
atomic_clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .itcm         00001af0  00000000  08000298  00020000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001a0d8  08001d90  08001d90  00021d90  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .user_flash   00000000  08100000  08100000  0004022c  2**0
                  CONTENTS
  4 .rodata       00003ac0  0801be68  0801be68  0003be68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM          00000008  0801f928  0801f928  0003f928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .init_array   00000004  0801f930  0801f930  0003f930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f934  0801f934  0003f934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000022c  20000000  0801f938  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007134  20000230  0801fb64  00040230  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20007364  0801fb64  00047364  2**0
                  ALLOC
 11 .lwip_sec     00044b83  30000000  30000000  00050000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0004022c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0004025a  2**0
                  CONTENTS, READONLY
 14 .debug_info   00039e71  00000000  00000000  0004029d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007674  00000000  00000000  0007a10e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002a00  00000000  00000000  00081788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002180  00000000  00000000  00084188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00011f17  00000000  00000000  00086308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004166f  00000000  00000000  0009821f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001a97df  00000000  00000000  000d988e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000c0ec  00000000  00000000  00283070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  0028f15c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .itcm:

00000000 <start_laser_tuning>:
/**
  * @brief  Function x.
  * @retval None
  */

void start_laser_tuning(void) {
       0:	b580      	push	{r7, lr}
       2:	af00      	add	r7, sp, #0
	stop_MW_operation(); //releases timers and ensures that sample pulse is generated for ADC
       4:	f001 f9ba 	bl	137c <stop_MW_operation>
	laser_state = LASER_STEPPED_UP;
       8:	4b17      	ldr	r3, [pc, #92]	; (68 <start_laser_tuning+0x68>)
       a:	2202      	movs	r2, #2
       c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LASER_TUNING_GPIO_Port, LASER_TUNING_Pin, GPIO_PIN_SET); //Laser_tuning output high
       e:	2201      	movs	r2, #1
      10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      14:	4815      	ldr	r0, [pc, #84]	; (6c <start_laser_tuning+0x6c>)
      16:	f001 fd5f 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	if (laser_mod_value > (LASER_MAX_MOD - LASER_STEP)) {
      1a:	4b15      	ldr	r3, [pc, #84]	; (70 <start_laser_tuning+0x70>)
      1c:	881b      	ldrh	r3, [r3, #0]
      1e:	461a      	mov	r2, r3
      20:	2303      	movs	r3, #3
      22:	4619      	mov	r1, r3
      24:	f240 63c7 	movw	r3, #1735	; 0x6c7
      28:	1a5b      	subs	r3, r3, r1
      2a:	429a      	cmp	r2, r3
      2c:	dd0a      	ble.n	44 <start_laser_tuning+0x44>
	    printf("LOSS OF LASER LOCK\r\n");
      2e:	4811      	ldr	r0, [pc, #68]	; (74 <start_laser_tuning+0x74>)
      30:	f001 fd32 	bl	1a98 <__puts_veneer>
	    printf("Modulation value outside bounds: %u\r\n", laser_mod_value);
      34:	4b0e      	ldr	r3, [pc, #56]	; (70 <start_laser_tuning+0x70>)
      36:	881b      	ldrh	r3, [r3, #0]
      38:	4619      	mov	r1, r3
      3a:	480f      	ldr	r0, [pc, #60]	; (78 <start_laser_tuning+0x78>)
      3c:	f001 fd30 	bl	1aa0 <__printf_veneer>
		Error_Handler();
      40:	f001 fd46 	bl	1ad0 <__Error_Handler_veneer>
	}
	laser_mod_value += LASER_STEP;
      44:	4b0a      	ldr	r3, [pc, #40]	; (70 <start_laser_tuning+0x70>)
      46:	881b      	ldrh	r3, [r3, #0]
      48:	2203      	movs	r2, #3
      4a:	4413      	add	r3, r2
      4c:	b29a      	uxth	r2, r3
      4e:	4b08      	ldr	r3, [pc, #32]	; (70 <start_laser_tuning+0x70>)
      50:	801a      	strh	r2, [r3, #0]
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, laser_mod_value); //
      52:	4b07      	ldr	r3, [pc, #28]	; (70 <start_laser_tuning+0x70>)
      54:	881b      	ldrh	r3, [r3, #0]
      56:	2200      	movs	r2, #0
      58:	2110      	movs	r1, #16
      5a:	4808      	ldr	r0, [pc, #32]	; (7c <start_laser_tuning+0x7c>)
      5c:	f001 fd28 	bl	1ab0 <__HAL_DAC_SetValue_veneer>
	reset_adc_samples(); //reset ADC samples including sample count
      60:	f000 fa5e 	bl	520 <reset_adc_samples>
	#ifdef LASER_VERBOSE
	printf("Started laser tuning\r\n");
	#endif //LASER_VERBOSE
}
      64:	bf00      	nop
      66:	bd80      	pop	{r7, pc}
      68:	2000024c 	.word	0x2000024c
      6c:	58020400 	.word	0x58020400
      70:	20000000 	.word	0x20000000
      74:	0801be68 	.word	0x0801be68
      78:	0801be7c 	.word	0x0801be7c
      7c:	200002c0 	.word	0x200002c0

00000080 <start_laser_ramp>:

/**
  * @brief  Starts a laser scan
  * @retval None
  */
void start_laser_ramp(void) {
      80:	b580      	push	{r7, lr}
      82:	af00      	add	r7, sp, #0
	stop_MW_operation(); //releases timers and ensures that sample pulse is generated for ADC
      84:	f001 f97a 	bl	137c <stop_MW_operation>
	laser_state = LASER_RAMP_PHASE_ONE;
      88:	4b11      	ldr	r3, [pc, #68]	; (d0 <start_laser_ramp+0x50>)
      8a:	2204      	movs	r2, #4
      8c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LASER_TUNING_GPIO_Port, LASER_TUNING_Pin, GPIO_PIN_SET); //Laser_tuning output high
      8e:	2201      	movs	r2, #1
      90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      94:	480f      	ldr	r0, [pc, #60]	; (d4 <start_laser_ramp+0x54>)
      96:	f001 fd1f 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	adc_averaged_max = 0;
      9a:	4b0f      	ldr	r3, [pc, #60]	; (d8 <start_laser_ramp+0x58>)
      9c:	2200      	movs	r2, #0
      9e:	601a      	str	r2, [r3, #0]
	adc_averaged_min = 60000;
      a0:	4b0e      	ldr	r3, [pc, #56]	; (dc <start_laser_ramp+0x5c>)
      a2:	f64e 2260 	movw	r2, #60000	; 0xea60
      a6:	601a      	str	r2, [r3, #0]
	laser_mod_value = LASER_MIN_MOD;
      a8:	4b0d      	ldr	r3, [pc, #52]	; (e0 <start_laser_ramp+0x60>)
      aa:	220a      	movs	r2, #10
      ac:	801a      	strh	r2, [r3, #0]
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, laser_mod_value); //
      ae:	4b0c      	ldr	r3, [pc, #48]	; (e0 <start_laser_ramp+0x60>)
      b0:	881b      	ldrh	r3, [r3, #0]
      b2:	2200      	movs	r2, #0
      b4:	2110      	movs	r1, #16
      b6:	480b      	ldr	r0, [pc, #44]	; (e4 <start_laser_ramp+0x64>)
      b8:	f001 fcfa 	bl	1ab0 <__HAL_DAC_SetValue_veneer>
	start_timer(MW_TIMER); //using MW for 1s delay
      bc:	4b0a      	ldr	r3, [pc, #40]	; (e8 <start_laser_ramp+0x68>)
      be:	681b      	ldr	r3, [r3, #0]
      c0:	4618      	mov	r0, r3
      c2:	f001 fbcb 	bl	185c <start_timer>
    printf("1s delay to allow LD temperature to equalise.\r\n");
      c6:	4809      	ldr	r0, [pc, #36]	; (ec <start_laser_ramp+0x6c>)
      c8:	f001 fce6 	bl	1a98 <__puts_veneer>
}
      cc:	bf00      	nop
      ce:	bd80      	pop	{r7, pc}
      d0:	2000024c 	.word	0x2000024c
      d4:	58020400 	.word	0x58020400
      d8:	2000061c 	.word	0x2000061c
      dc:	20000620 	.word	0x20000620
      e0:	20000000 	.word	0x20000000
      e4:	200002c0 	.word	0x200002c0
      e8:	2000001c 	.word	0x2000001c
      ec:	0801bea4 	.word	0x0801bea4

000000f0 <stop_laser_tuning>:

/**
  * @brief  Stops laser tuning ready to return to POP
  * @retval None
  */
void stop_laser_tuning(void) {
      f0:	b580      	push	{r7, lr}
      f2:	af00      	add	r7, sp, #0
	laser_state = LASER_ON_FREQ;
      f4:	4b08      	ldr	r3, [pc, #32]	; (118 <stop_laser_tuning+0x28>)
      f6:	2200      	movs	r2, #0
      f8:	701a      	strb	r2, [r3, #0]
	stop_timer(MW_TIMER); //release MW_timer
      fa:	4b08      	ldr	r3, [pc, #32]	; (11c <stop_laser_tuning+0x2c>)
      fc:	681b      	ldr	r3, [r3, #0]
      fe:	4618      	mov	r0, r3
     100:	f001 fbca 	bl	1898 <stop_timer>
//	stop_timer(SWEEP_TIMER); //release SWEEP_timer
	HAL_GPIO_WritePin(LASER_TUNING_GPIO_Port, LASER_TUNING_Pin, GPIO_PIN_RESET); // Laser_tuning output low
     104:	2200      	movs	r2, #0
     106:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     10a:	4805      	ldr	r0, [pc, #20]	; (120 <stop_laser_tuning+0x30>)
     10c:	f001 fce4 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	reset_adc_samples(); //reset ADC samples including sample count
     110:	f000 fa06 	bl	520 <reset_adc_samples>
}
     114:	bf00      	nop
     116:	bd80      	pop	{r7, pc}
     118:	2000024c 	.word	0x2000024c
     11c:	2000001c 	.word	0x2000001c
     120:	58020400 	.word	0x58020400

00000124 <laser_update>:

/**
  * @brief  Checks laser locking status to see if an action is needed.
  * @retval True if an action was taken
  */
const bool laser_update(void) {
     124:	b580      	push	{r7, lr}
     126:	b082      	sub	sp, #8
     128:	af00      	add	r7, sp, #0
	bool action_taken = false;
     12a:	2300      	movs	r3, #0
     12c:	71fb      	strb	r3, [r7, #7]
	uint8_t local_copy_of_laser_state = laser_state; //hack to make switch statement behave
     12e:	4ba3      	ldr	r3, [pc, #652]	; (3bc <_Min_Heap_Size+0x1bc>)
     130:	781b      	ldrb	r3, [r3, #0]
     132:	71bb      	strb	r3, [r7, #6]
	switch (local_copy_of_laser_state)
     134:	79bb      	ldrb	r3, [r7, #6]
     136:	2b08      	cmp	r3, #8
     138:	f200 81b7 	bhi.w	4aa <_Min_Stack_Size+0xaa>
     13c:	a201      	add	r2, pc, #4	; (adr r2, 144 <laser_update+0x20>)
     13e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     142:	bf00      	nop
     144:	000004c3 	.word	0x000004c3
     148:	00000169 	.word	0x00000169
     14c:	00000197 	.word	0x00000197
     150:	000001ff 	.word	0x000001ff
     154:	00000273 	.word	0x00000273
     158:	000002a7 	.word	0x000002a7
     15c:	00000335 	.word	0x00000335
     160:	00000409 	.word	0x00000409
     164:	00000477 	.word	0x00000477
	{
		case LASER_ON_FREQ:
			break; //no action to take
		case LASER_TEMP_STABILISING:
			if (check_timer(MW_TIMER) < LASER_STAB_US) return(false); //Still waiting, no action taken
     168:	4b95      	ldr	r3, [pc, #596]	; (3c0 <_Min_Heap_Size+0x1c0>)
     16a:	681b      	ldr	r3, [r3, #0]
     16c:	4618      	mov	r0, r3
     16e:	f001 fba5 	bl	18bc <check_timer>
     172:	4603      	mov	r3, r0
     174:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
     178:	d201      	bcs.n	17e <laser_update+0x5a>
     17a:	2300      	movs	r3, #0
     17c:	e1ad      	b.n	4da <_Min_Stack_Size+0xda>
			action_taken = true;
     17e:	2301      	movs	r3, #1
     180:	71fb      	strb	r3, [r7, #7]
			stop_timer(MW_TIMER); //release timer
     182:	4b8f      	ldr	r3, [pc, #572]	; (3c0 <_Min_Heap_Size+0x1c0>)
     184:	681b      	ldr	r3, [r3, #0]
     186:	4618      	mov	r0, r3
     188:	f001 fb86 	bl	1898 <stop_timer>
			laser_state = LASER_ON_FREQ;
     18c:	4b8b      	ldr	r3, [pc, #556]	; (3bc <_Min_Heap_Size+0x1bc>)
     18e:	2200      	movs	r2, #0
     190:	701a      	strb	r2, [r3, #0]
			reset_adc_samples(); //reset ADC samples including sample count
     192:	f000 f9c5 	bl	520 <reset_adc_samples>
		case LASER_STEPPED_UP:
			if(adc_average_updated) {
     196:	4b8b      	ldr	r3, [pc, #556]	; (3c4 <_Min_Heap_Size+0x1c4>)
     198:	781b      	ldrb	r3, [r3, #0]
     19a:	2b00      	cmp	r3, #0
     19c:	f000 8193 	beq.w	4c6 <_Min_Stack_Size+0xc6>
				adc_polled_above = adc_averaged_val;
     1a0:	4b89      	ldr	r3, [pc, #548]	; (3c8 <_Min_Heap_Size+0x1c8>)
     1a2:	681b      	ldr	r3, [r3, #0]
     1a4:	4a89      	ldr	r2, [pc, #548]	; (3cc <_Min_Heap_Size+0x1cc>)
     1a6:	6013      	str	r3, [r2, #0]
				laser_state = LASER_STEPPED_DOWN;
     1a8:	4b84      	ldr	r3, [pc, #528]	; (3bc <_Min_Heap_Size+0x1bc>)
     1aa:	2203      	movs	r2, #3
     1ac:	701a      	strb	r2, [r3, #0]
				if (laser_mod_value < LASER_MIN_MOD + (2 * LASER_STEP)) {
     1ae:	4b88      	ldr	r3, [pc, #544]	; (3d0 <_Min_Heap_Size+0x1d0>)
     1b0:	881b      	ldrh	r3, [r3, #0]
     1b2:	461a      	mov	r2, r3
     1b4:	2303      	movs	r3, #3
     1b6:	3305      	adds	r3, #5
     1b8:	005b      	lsls	r3, r3, #1
     1ba:	429a      	cmp	r2, r3
     1bc:	da0a      	bge.n	1d4 <laser_update+0xb0>
				    printf("LOSS OF LASER LOCK\r\n");
     1be:	4885      	ldr	r0, [pc, #532]	; (3d4 <_Min_Heap_Size+0x1d4>)
     1c0:	f001 fc6a 	bl	1a98 <__puts_veneer>
				    printf("Modulation value outside bounds: %u\r\n", laser_mod_value);
     1c4:	4b82      	ldr	r3, [pc, #520]	; (3d0 <_Min_Heap_Size+0x1d0>)
     1c6:	881b      	ldrh	r3, [r3, #0]
     1c8:	4619      	mov	r1, r3
     1ca:	4883      	ldr	r0, [pc, #524]	; (3d8 <_Min_Heap_Size+0x1d8>)
     1cc:	f001 fc68 	bl	1aa0 <__printf_veneer>
					Error_Handler();
     1d0:	f001 fc7e 	bl	1ad0 <__Error_Handler_veneer>
				}
				laser_mod_value = laser_mod_value - (2 * LASER_STEP);
     1d4:	4b7e      	ldr	r3, [pc, #504]	; (3d0 <_Min_Heap_Size+0x1d0>)
     1d6:	881a      	ldrh	r2, [r3, #0]
     1d8:	2303      	movs	r3, #3
     1da:	005b      	lsls	r3, r3, #1
     1dc:	b29b      	uxth	r3, r3
     1de:	1ad3      	subs	r3, r2, r3
     1e0:	b29a      	uxth	r2, r3
     1e2:	4b7b      	ldr	r3, [pc, #492]	; (3d0 <_Min_Heap_Size+0x1d0>)
     1e4:	801a      	strh	r2, [r3, #0]
				HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, laser_mod_value); //
     1e6:	4b7a      	ldr	r3, [pc, #488]	; (3d0 <_Min_Heap_Size+0x1d0>)
     1e8:	881b      	ldrh	r3, [r3, #0]
     1ea:	2200      	movs	r2, #0
     1ec:	2110      	movs	r1, #16
     1ee:	487b      	ldr	r0, [pc, #492]	; (3dc <_Min_Heap_Size+0x1dc>)
     1f0:	f001 fc5e 	bl	1ab0 <__HAL_DAC_SetValue_veneer>
				reset_adc_samples(); //reset ADC samples including sample count
     1f4:	f000 f994 	bl	520 <reset_adc_samples>
				action_taken = true;
     1f8:	2301      	movs	r3, #1
     1fa:	71fb      	strb	r3, [r7, #7]
			}
			break;
     1fc:	e163      	b.n	4c6 <_Min_Stack_Size+0xc6>
		case LASER_STEPPED_DOWN:
			if(adc_average_updated) {
     1fe:	4b71      	ldr	r3, [pc, #452]	; (3c4 <_Min_Heap_Size+0x1c4>)
     200:	781b      	ldrb	r3, [r3, #0]
     202:	2b00      	cmp	r3, #0
     204:	f000 8161 	beq.w	4ca <_Min_Stack_Size+0xca>
				adc_polled_below = adc_averaged_val;
     208:	4b6f      	ldr	r3, [pc, #444]	; (3c8 <_Min_Heap_Size+0x1c8>)
     20a:	681b      	ldr	r3, [r3, #0]
     20c:	4a74      	ldr	r2, [pc, #464]	; (3e0 <_Min_Heap_Size+0x1e0>)
     20e:	6013      	str	r3, [r2, #0]
				laser_mod_value += LASER_STEP; //return laser modulation value to pre-tuned value
     210:	4b6f      	ldr	r3, [pc, #444]	; (3d0 <_Min_Heap_Size+0x1d0>)
     212:	881b      	ldrh	r3, [r3, #0]
     214:	2203      	movs	r2, #3
     216:	4413      	add	r3, r2
     218:	b29a      	uxth	r2, r3
     21a:	4b6d      	ldr	r3, [pc, #436]	; (3d0 <_Min_Heap_Size+0x1d0>)
     21c:	801a      	strh	r2, [r3, #0]
				action_taken = true;
     21e:	2301      	movs	r3, #1
     220:	71fb      	strb	r3, [r7, #7]
				if (adc_polled_below > adc_polled_above) {
     222:	4b6f      	ldr	r3, [pc, #444]	; (3e0 <_Min_Heap_Size+0x1e0>)
     224:	681a      	ldr	r2, [r3, #0]
     226:	4b69      	ldr	r3, [pc, #420]	; (3cc <_Min_Heap_Size+0x1cc>)
     228:	681b      	ldr	r3, [r3, #0]
     22a:	429a      	cmp	r2, r3
     22c:	d905      	bls.n	23a <_Min_Heap_Size+0x3a>
					laser_mod_value++; //increase current by incrementing laser modulation value
     22e:	4b68      	ldr	r3, [pc, #416]	; (3d0 <_Min_Heap_Size+0x1d0>)
     230:	881b      	ldrh	r3, [r3, #0]
     232:	3301      	adds	r3, #1
     234:	b29a      	uxth	r2, r3
     236:	4b66      	ldr	r3, [pc, #408]	; (3d0 <_Min_Heap_Size+0x1d0>)
     238:	801a      	strh	r2, [r3, #0]
				}
				if (adc_polled_above > adc_polled_below) {
     23a:	4b64      	ldr	r3, [pc, #400]	; (3cc <_Min_Heap_Size+0x1cc>)
     23c:	681a      	ldr	r2, [r3, #0]
     23e:	4b68      	ldr	r3, [pc, #416]	; (3e0 <_Min_Heap_Size+0x1e0>)
     240:	681b      	ldr	r3, [r3, #0]
     242:	429a      	cmp	r2, r3
     244:	d905      	bls.n	252 <_Min_Heap_Size+0x52>
					laser_mod_value--; //decrease current by decrementing laser modulation value
     246:	4b62      	ldr	r3, [pc, #392]	; (3d0 <_Min_Heap_Size+0x1d0>)
     248:	881b      	ldrh	r3, [r3, #0]
     24a:	3b01      	subs	r3, #1
     24c:	b29a      	uxth	r2, r3
     24e:	4b60      	ldr	r3, [pc, #384]	; (3d0 <_Min_Heap_Size+0x1d0>)
     250:	801a      	strh	r2, [r3, #0]
				}
				HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, laser_mod_value);
     252:	4b5f      	ldr	r3, [pc, #380]	; (3d0 <_Min_Heap_Size+0x1d0>)
     254:	881b      	ldrh	r3, [r3, #0]
     256:	2200      	movs	r2, #0
     258:	2110      	movs	r1, #16
     25a:	4860      	ldr	r0, [pc, #384]	; (3dc <_Min_Heap_Size+0x1dc>)
     25c:	f001 fc28 	bl	1ab0 <__HAL_DAC_SetValue_veneer>
				/* If adding a short delay for LD to stabilise after polling */
				laser_state = LASER_TEMP_STABILISING;
     260:	4b56      	ldr	r3, [pc, #344]	; (3bc <_Min_Heap_Size+0x1bc>)
     262:	2201      	movs	r2, #1
     264:	701a      	strb	r2, [r3, #0]
				start_timer(MW_TIMER); //using MW for short delay
     266:	4b56      	ldr	r3, [pc, #344]	; (3c0 <_Min_Heap_Size+0x1c0>)
     268:	681b      	ldr	r3, [r3, #0]
     26a:	4618      	mov	r0, r3
     26c:	f001 faf6 	bl	185c <start_timer>
				/* Substituted with this if no stabilising time is required after polling
				 * laser_state = LASER_ON_FREQ;
				 * reset_adc_samples(); //reset ADC samples including sample count
				 */
			}
			break;
     270:	e12b      	b.n	4ca <_Min_Stack_Size+0xca>
		case LASER_RAMP_PHASE_ONE: //waiting for the LD temperature to stabilise
			if (check_timer(MW_TIMER) < 1000000) return(false); //Still waiting, no action taken
     272:	4b53      	ldr	r3, [pc, #332]	; (3c0 <_Min_Heap_Size+0x1c0>)
     274:	681b      	ldr	r3, [r3, #0]
     276:	4618      	mov	r0, r3
     278:	f001 fb20 	bl	18bc <check_timer>
     27c:	4603      	mov	r3, r0
     27e:	4a59      	ldr	r2, [pc, #356]	; (3e4 <_Min_Heap_Size+0x1e4>)
     280:	4293      	cmp	r3, r2
     282:	d801      	bhi.n	288 <_Min_Heap_Size+0x88>
     284:	2300      	movs	r3, #0
     286:	e128      	b.n	4da <_Min_Stack_Size+0xda>
			action_taken = true;
     288:	2301      	movs	r3, #1
     28a:	71fb      	strb	r3, [r7, #7]
			stop_timer(MW_TIMER); //release SWEEP_timer
     28c:	4b4c      	ldr	r3, [pc, #304]	; (3c0 <_Min_Heap_Size+0x1c0>)
     28e:	681b      	ldr	r3, [r3, #0]
     290:	4618      	mov	r0, r3
     292:	f001 fb01 	bl	1898 <stop_timer>
			laser_state = LASER_RAMP_PHASE_TWO;
     296:	4b49      	ldr	r3, [pc, #292]	; (3bc <_Min_Heap_Size+0x1bc>)
     298:	2205      	movs	r2, #5
     29a:	701a      	strb	r2, [r3, #0]
			reset_adc_samples(); //reset ADC samples including sample count
     29c:	f000 f940 	bl	520 <reset_adc_samples>
		    printf("Starting laser frequency scan.\r\n");
     2a0:	4851      	ldr	r0, [pc, #324]	; (3e8 <_Min_Heap_Size+0x1e8>)
     2a2:	f001 fbf9 	bl	1a98 <__puts_veneer>
		    //break statement not required here
		case LASER_RAMP_PHASE_TWO: //finding F=2 dip
			if(adc_average_updated) {
     2a6:	4b47      	ldr	r3, [pc, #284]	; (3c4 <_Min_Heap_Size+0x1c4>)
     2a8:	781b      	ldrb	r3, [r3, #0]
     2aa:	2b00      	cmp	r3, #0
     2ac:	f000 810f 	beq.w	4ce <_Min_Stack_Size+0xce>
				if (adc_averaged_val < adc_averaged_min) {//if new minimum detected
     2b0:	4b45      	ldr	r3, [pc, #276]	; (3c8 <_Min_Heap_Size+0x1c8>)
     2b2:	681a      	ldr	r2, [r3, #0]
     2b4:	4b4d      	ldr	r3, [pc, #308]	; (3ec <_Min_Heap_Size+0x1ec>)
     2b6:	681b      	ldr	r3, [r3, #0]
     2b8:	429a      	cmp	r2, r3
     2ba:	d207      	bcs.n	2cc <_Min_Heap_Size+0xcc>
					adc_averaged_min = adc_averaged_val; //record new mininum
     2bc:	4b42      	ldr	r3, [pc, #264]	; (3c8 <_Min_Heap_Size+0x1c8>)
     2be:	681b      	ldr	r3, [r3, #0]
     2c0:	4a4a      	ldr	r2, [pc, #296]	; (3ec <_Min_Heap_Size+0x1ec>)
     2c2:	6013      	str	r3, [r2, #0]
					saved_mod_value = laser_mod_value; //record the associated modulation value
     2c4:	4b42      	ldr	r3, [pc, #264]	; (3d0 <_Min_Heap_Size+0x1d0>)
     2c6:	881a      	ldrh	r2, [r3, #0]
     2c8:	4b49      	ldr	r3, [pc, #292]	; (3f0 <_Min_Heap_Size+0x1f0>)
     2ca:	801a      	strh	r2, [r3, #0]
				}
				/* Detect when we've passed F=2 dip
				 * If the latest reading is significantly higher than the minimum
				 * then record F=2 and look for F=3
				 */
				if ((adc_averaged_val - adc_averaged_min) >= DIP_THRESHOLD ) {//if the latest reading is significantly above the minimum
     2cc:	4b3e      	ldr	r3, [pc, #248]	; (3c8 <_Min_Heap_Size+0x1c8>)
     2ce:	681a      	ldr	r2, [r3, #0]
     2d0:	4b46      	ldr	r3, [pc, #280]	; (3ec <_Min_Heap_Size+0x1ec>)
     2d2:	681b      	ldr	r3, [r3, #0]
     2d4:	1ad3      	subs	r3, r2, r3
     2d6:	2b7b      	cmp	r3, #123	; 0x7b
     2d8:	d90a      	bls.n	2f0 <_Min_Heap_Size+0xf0>
					F2_mod_value = saved_mod_value; //record the modulation value for the F=2 dip
     2da:	4b45      	ldr	r3, [pc, #276]	; (3f0 <_Min_Heap_Size+0x1f0>)
     2dc:	881a      	ldrh	r2, [r3, #0]
     2de:	4b45      	ldr	r3, [pc, #276]	; (3f4 <_Min_Heap_Size+0x1f4>)
     2e0:	801a      	strh	r2, [r3, #0]
					adc_averaged_min = 60000; //reset the saved minimum
     2e2:	4b42      	ldr	r3, [pc, #264]	; (3ec <_Min_Heap_Size+0x1ec>)
     2e4:	f64e 2260 	movw	r2, #60000	; 0xea60
     2e8:	601a      	str	r2, [r3, #0]
					laser_state = LASER_RAMP_PHASE_THREE;
     2ea:	4b34      	ldr	r3, [pc, #208]	; (3bc <_Min_Heap_Size+0x1bc>)
     2ec:	2206      	movs	r2, #6
     2ee:	701a      	strb	r2, [r3, #0]
				}
				laser_mod_value += LASER_STEP; //next laser step
     2f0:	4b37      	ldr	r3, [pc, #220]	; (3d0 <_Min_Heap_Size+0x1d0>)
     2f2:	881b      	ldrh	r3, [r3, #0]
     2f4:	2203      	movs	r2, #3
     2f6:	4413      	add	r3, r2
     2f8:	b29a      	uxth	r2, r3
     2fa:	4b35      	ldr	r3, [pc, #212]	; (3d0 <_Min_Heap_Size+0x1d0>)
     2fc:	801a      	strh	r2, [r3, #0]
				if (laser_mod_value >= LASER_MAX_MOD) {//if no longer in range
     2fe:	4b34      	ldr	r3, [pc, #208]	; (3d0 <_Min_Heap_Size+0x1d0>)
     300:	881b      	ldrh	r3, [r3, #0]
     302:	f240 62c6 	movw	r2, #1734	; 0x6c6
     306:	4293      	cmp	r3, r2
     308:	d908      	bls.n	31c <_Min_Heap_Size+0x11c>
				    printf("Have completed absorption scan without detecting any dips.\r\n");
     30a:	483b      	ldr	r0, [pc, #236]	; (3f8 <_Min_Heap_Size+0x1f8>)
     30c:	f001 fbc4 	bl	1a98 <__puts_veneer>
				    printf("DIP_THRESHOLD: %u\r\n", DIP_THRESHOLD);
     310:	217c      	movs	r1, #124	; 0x7c
     312:	483a      	ldr	r0, [pc, #232]	; (3fc <_Min_Heap_Size+0x1fc>)
     314:	f001 fbc4 	bl	1aa0 <__printf_veneer>
					Error_Handler();
     318:	f001 fbda 	bl	1ad0 <__Error_Handler_veneer>
				}
				HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, laser_mod_value); //set DAC output pin
     31c:	4b2c      	ldr	r3, [pc, #176]	; (3d0 <_Min_Heap_Size+0x1d0>)
     31e:	881b      	ldrh	r3, [r3, #0]
     320:	2200      	movs	r2, #0
     322:	2110      	movs	r1, #16
     324:	482d      	ldr	r0, [pc, #180]	; (3dc <_Min_Heap_Size+0x1dc>)
     326:	f001 fbc3 	bl	1ab0 <__HAL_DAC_SetValue_veneer>
				reset_adc_samples(); //reset ADC samples including sample count
     32a:	f000 f8f9 	bl	520 <reset_adc_samples>
				action_taken = true;
     32e:	2301      	movs	r3, #1
     330:	71fb      	strb	r3, [r7, #7]
			}
			break;
     332:	e0cc      	b.n	4ce <_Min_Stack_Size+0xce>
		case LASER_RAMP_PHASE_THREE: //finding F=3 dip
			if(adc_average_updated) {
     334:	4b23      	ldr	r3, [pc, #140]	; (3c4 <_Min_Heap_Size+0x1c4>)
     336:	781b      	ldrb	r3, [r3, #0]
     338:	2b00      	cmp	r3, #0
     33a:	f000 80ca 	beq.w	4d2 <_Min_Stack_Size+0xd2>
				if (adc_averaged_val < adc_averaged_min) {//if new minimum detected
     33e:	4b22      	ldr	r3, [pc, #136]	; (3c8 <_Min_Heap_Size+0x1c8>)
     340:	681a      	ldr	r2, [r3, #0]
     342:	4b2a      	ldr	r3, [pc, #168]	; (3ec <_Min_Heap_Size+0x1ec>)
     344:	681b      	ldr	r3, [r3, #0]
     346:	429a      	cmp	r2, r3
     348:	d207      	bcs.n	35a <_Min_Heap_Size+0x15a>
					adc_averaged_min = adc_averaged_val; //record new mininum
     34a:	4b1f      	ldr	r3, [pc, #124]	; (3c8 <_Min_Heap_Size+0x1c8>)
     34c:	681b      	ldr	r3, [r3, #0]
     34e:	4a27      	ldr	r2, [pc, #156]	; (3ec <_Min_Heap_Size+0x1ec>)
     350:	6013      	str	r3, [r2, #0]
					saved_mod_value = laser_mod_value; //record the associated modulation value
     352:	4b1f      	ldr	r3, [pc, #124]	; (3d0 <_Min_Heap_Size+0x1d0>)
     354:	881a      	ldrh	r2, [r3, #0]
     356:	4b26      	ldr	r3, [pc, #152]	; (3f0 <_Min_Heap_Size+0x1f0>)
     358:	801a      	strh	r2, [r3, #0]
				}
				/* Detect when we've passed F=3 dip
				 * If the latest reading is significantly higher than the minimum
				 * then record F=3
				 */
				if ((adc_averaged_val - adc_averaged_min) >= DIP_THRESHOLD) {//if the latest reading is significant above the minimum
     35a:	4b1b      	ldr	r3, [pc, #108]	; (3c8 <_Min_Heap_Size+0x1c8>)
     35c:	681a      	ldr	r2, [r3, #0]
     35e:	4b23      	ldr	r3, [pc, #140]	; (3ec <_Min_Heap_Size+0x1ec>)
     360:	681b      	ldr	r3, [r3, #0]
     362:	1ad3      	subs	r3, r2, r3
     364:	2b7b      	cmp	r3, #123	; 0x7b
     366:	d906      	bls.n	376 <_Min_Heap_Size+0x176>
					F3_mod_value = saved_mod_value; //record the modulation value for the F=3 dip
     368:	4b21      	ldr	r3, [pc, #132]	; (3f0 <_Min_Heap_Size+0x1f0>)
     36a:	881a      	ldrh	r2, [r3, #0]
     36c:	4b24      	ldr	r3, [pc, #144]	; (400 <_Min_Stack_Size>)
     36e:	801a      	strh	r2, [r3, #0]
					laser_state = LASER_RAMP_PHASE_FOUR;
     370:	4b12      	ldr	r3, [pc, #72]	; (3bc <_Min_Heap_Size+0x1bc>)
     372:	2207      	movs	r2, #7
     374:	701a      	strb	r2, [r3, #0]
				}
				laser_mod_value += LASER_STEP; //next laser step
     376:	4b16      	ldr	r3, [pc, #88]	; (3d0 <_Min_Heap_Size+0x1d0>)
     378:	881b      	ldrh	r3, [r3, #0]
     37a:	2203      	movs	r2, #3
     37c:	4413      	add	r3, r2
     37e:	b29a      	uxth	r2, r3
     380:	4b13      	ldr	r3, [pc, #76]	; (3d0 <_Min_Heap_Size+0x1d0>)
     382:	801a      	strh	r2, [r3, #0]
				if (laser_mod_value >= LASER_MAX_MOD) {//if no longer in range
     384:	4b12      	ldr	r3, [pc, #72]	; (3d0 <_Min_Heap_Size+0x1d0>)
     386:	881b      	ldrh	r3, [r3, #0]
     388:	f240 62c6 	movw	r2, #1734	; 0x6c6
     38c:	4293      	cmp	r3, r2
     38e:	d908      	bls.n	3a2 <_Min_Heap_Size+0x1a2>
					printf("Have completed absorption scan without detecting F=3 DIP.\r\n");
     390:	481c      	ldr	r0, [pc, #112]	; (404 <_Min_Stack_Size+0x4>)
     392:	f001 fb81 	bl	1a98 <__puts_veneer>
					printf("DIP_THRESHOLD: %u\r\n", DIP_THRESHOLD);
     396:	217c      	movs	r1, #124	; 0x7c
     398:	4818      	ldr	r0, [pc, #96]	; (3fc <_Min_Heap_Size+0x1fc>)
     39a:	f001 fb81 	bl	1aa0 <__printf_veneer>
					Error_Handler();
     39e:	f001 fb97 	bl	1ad0 <__Error_Handler_veneer>
				}
				HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, laser_mod_value); //set DAC output pin
     3a2:	4b0b      	ldr	r3, [pc, #44]	; (3d0 <_Min_Heap_Size+0x1d0>)
     3a4:	881b      	ldrh	r3, [r3, #0]
     3a6:	2200      	movs	r2, #0
     3a8:	2110      	movs	r1, #16
     3aa:	480c      	ldr	r0, [pc, #48]	; (3dc <_Min_Heap_Size+0x1dc>)
     3ac:	f001 fb80 	bl	1ab0 <__HAL_DAC_SetValue_veneer>
				reset_adc_samples(); //reset ADC samples including sample count
     3b0:	f000 f8b6 	bl	520 <reset_adc_samples>
				action_taken = true;
     3b4:	2301      	movs	r3, #1
     3b6:	71fb      	strb	r3, [r7, #7]
			}
			break;
     3b8:	e08b      	b.n	4d2 <_Min_Stack_Size+0xd2>
     3ba:	bf00      	nop
     3bc:	2000024c 	.word	0x2000024c
     3c0:	2000001c 	.word	0x2000001c
     3c4:	20000610 	.word	0x20000610
     3c8:	20000604 	.word	0x20000604
     3cc:	20000254 	.word	0x20000254
     3d0:	20000000 	.word	0x20000000
     3d4:	0801be68 	.word	0x0801be68
     3d8:	0801be7c 	.word	0x0801be7c
     3dc:	200002c0 	.word	0x200002c0
     3e0:	20000258 	.word	0x20000258
     3e4:	000f423f 	.word	0x000f423f
     3e8:	0801bed4 	.word	0x0801bed4
     3ec:	20000620 	.word	0x20000620
     3f0:	2000024e 	.word	0x2000024e
     3f4:	20000250 	.word	0x20000250
     3f8:	0801bef4 	.word	0x0801bef4
     3fc:	0801bf30 	.word	0x0801bf30
     400:	20000252 	.word	0x20000252
     404:	0801bf44 	.word	0x0801bf44
		case LASER_RAMP_PHASE_FOUR: //finishing the current sweep
			if(adc_average_updated) {
     408:	4b36      	ldr	r3, [pc, #216]	; (4e4 <_Min_Stack_Size+0xe4>)
     40a:	781b      	ldrb	r3, [r3, #0]
     40c:	2b00      	cmp	r3, #0
     40e:	d062      	beq.n	4d6 <_Min_Stack_Size+0xd6>
				laser_mod_value += LASER_STEP; //next laser step
     410:	4b35      	ldr	r3, [pc, #212]	; (4e8 <_Min_Stack_Size+0xe8>)
     412:	881b      	ldrh	r3, [r3, #0]
     414:	2203      	movs	r2, #3
     416:	4413      	add	r3, r2
     418:	b29a      	uxth	r2, r3
     41a:	4b33      	ldr	r3, [pc, #204]	; (4e8 <_Min_Stack_Size+0xe8>)
     41c:	801a      	strh	r2, [r3, #0]
				if (laser_mod_value >= LASER_MAX_MOD) {//if no longer in range
     41e:	4b32      	ldr	r3, [pc, #200]	; (4e8 <_Min_Stack_Size+0xe8>)
     420:	881b      	ldrh	r3, [r3, #0]
     422:	f240 62c6 	movw	r2, #1734	; 0x6c6
     426:	4293      	cmp	r3, r2
     428:	d919      	bls.n	45e <_Min_Stack_Size+0x5e>
					printf("Absorption spectroscopy complete.\r\n");
     42a:	4830      	ldr	r0, [pc, #192]	; (4ec <_Min_Stack_Size+0xec>)
     42c:	f001 fb34 	bl	1a98 <__puts_veneer>
					printf("F=2 dip detected at step %u.\r\n", F2_mod_value);
     430:	4b2f      	ldr	r3, [pc, #188]	; (4f0 <_Min_Stack_Size+0xf0>)
     432:	881b      	ldrh	r3, [r3, #0]
     434:	4619      	mov	r1, r3
     436:	482f      	ldr	r0, [pc, #188]	; (4f4 <_Min_Stack_Size+0xf4>)
     438:	f001 fb32 	bl	1aa0 <__printf_veneer>
					printf("F=3 dip detected at step %u.\r\n", F3_mod_value);
     43c:	4b2e      	ldr	r3, [pc, #184]	; (4f8 <_Min_Stack_Size+0xf8>)
     43e:	881b      	ldrh	r3, [r3, #0]
     440:	4619      	mov	r1, r3
     442:	482e      	ldr	r0, [pc, #184]	; (4fc <_Min_Stack_Size+0xfc>)
     444:	f001 fb2c 	bl	1aa0 <__printf_veneer>
					if (LOCK_TO_DIP == 2) {
						laser_mod_value = F2_mod_value;
     448:	4b29      	ldr	r3, [pc, #164]	; (4f0 <_Min_Stack_Size+0xf0>)
     44a:	881a      	ldrh	r2, [r3, #0]
     44c:	4b26      	ldr	r3, [pc, #152]	; (4e8 <_Min_Stack_Size+0xe8>)
     44e:	801a      	strh	r2, [r3, #0]
						laser_mod_value = F3_mod_value;
					} else {
						printf("Illegal DIP specified. LOCK_TO_DIP = %u.\r\n", LOCK_TO_DIP);
						Error_Handler();
					}
					printf("F=%u dip selected.\r\n", LOCK_TO_DIP);
     450:	2102      	movs	r1, #2
     452:	482b      	ldr	r0, [pc, #172]	; (500 <_Min_Stack_Size+0x100>)
     454:	f001 fb24 	bl	1aa0 <__printf_veneer>
					laser_state = LASER_TEMP_STABILISING;
     458:	4b2a      	ldr	r3, [pc, #168]	; (504 <_Min_Stack_Size+0x104>)
     45a:	2201      	movs	r2, #1
     45c:	701a      	strb	r2, [r3, #0]
				}
				HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, laser_mod_value); //set DAC output pin
     45e:	4b22      	ldr	r3, [pc, #136]	; (4e8 <_Min_Stack_Size+0xe8>)
     460:	881b      	ldrh	r3, [r3, #0]
     462:	2200      	movs	r2, #0
     464:	2110      	movs	r1, #16
     466:	4828      	ldr	r0, [pc, #160]	; (508 <_Min_Stack_Size+0x108>)
     468:	f001 fb22 	bl	1ab0 <__HAL_DAC_SetValue_veneer>
				reset_adc_samples(); //reset ADC samples including sample count
     46c:	f000 f858 	bl	520 <reset_adc_samples>
				action_taken = true;
     470:	2301      	movs	r3, #1
     472:	71fb      	strb	r3, [r7, #7]
			}
			break;
     474:	e02f      	b.n	4d6 <_Min_Stack_Size+0xd6>
		case LASER_RAMP_PHASE_FIVE: //waiting for the LD temperature to stabilise
			if (check_timer(MW_TIMER) < 1000000) return(false); //Still waiting, no action taken
     476:	4b25      	ldr	r3, [pc, #148]	; (50c <_Min_Stack_Size+0x10c>)
     478:	681b      	ldr	r3, [r3, #0]
     47a:	4618      	mov	r0, r3
     47c:	f001 fa1e 	bl	18bc <check_timer>
     480:	4603      	mov	r3, r0
     482:	4a23      	ldr	r2, [pc, #140]	; (510 <_Min_Stack_Size+0x110>)
     484:	4293      	cmp	r3, r2
     486:	d801      	bhi.n	48c <_Min_Stack_Size+0x8c>
     488:	2300      	movs	r3, #0
     48a:	e026      	b.n	4da <_Min_Stack_Size+0xda>
			action_taken = true;
     48c:	2301      	movs	r3, #1
     48e:	71fb      	strb	r3, [r7, #7]
			stop_timer(MW_TIMER); //release MW_timer
     490:	4b1e      	ldr	r3, [pc, #120]	; (50c <_Min_Stack_Size+0x10c>)
     492:	681b      	ldr	r3, [r3, #0]
     494:	4618      	mov	r0, r3
     496:	f001 f9ff 	bl	1898 <stop_timer>
			laser_state = LASER_ON_FREQ;
     49a:	4b1a      	ldr	r3, [pc, #104]	; (504 <_Min_Stack_Size+0x104>)
     49c:	2200      	movs	r2, #0
     49e:	701a      	strb	r2, [r3, #0]
			reset_adc_samples(); //reset ADC samples including sample count
     4a0:	f000 f83e 	bl	520 <reset_adc_samples>
		    printf("LD temperature stabilised.\r\n");
     4a4:	481b      	ldr	r0, [pc, #108]	; (514 <_Min_Stack_Size+0x114>)
     4a6:	f001 faf7 	bl	1a98 <__puts_veneer>

		default: // Other state
	       printf("laser_update has detected illegal state: %u \r\n", laser_state);
     4aa:	4b16      	ldr	r3, [pc, #88]	; (504 <_Min_Stack_Size+0x104>)
     4ac:	781b      	ldrb	r3, [r3, #0]
     4ae:	4619      	mov	r1, r3
     4b0:	4819      	ldr	r0, [pc, #100]	; (518 <_Min_Stack_Size+0x118>)
     4b2:	f001 faf5 	bl	1aa0 <__printf_veneer>
	       printf("local version: %u \r\n", local_copy_of_laser_state);
     4b6:	79bb      	ldrb	r3, [r7, #6]
     4b8:	4619      	mov	r1, r3
     4ba:	4818      	ldr	r0, [pc, #96]	; (51c <_Min_Stack_Size+0x11c>)
     4bc:	f001 faf0 	bl	1aa0 <__printf_veneer>
     4c0:	e00a      	b.n	4d8 <_Min_Stack_Size+0xd8>
			break; //no action to take
     4c2:	bf00      	nop
     4c4:	e008      	b.n	4d8 <_Min_Stack_Size+0xd8>
			break;
     4c6:	bf00      	nop
     4c8:	e006      	b.n	4d8 <_Min_Stack_Size+0xd8>
			break;
     4ca:	bf00      	nop
     4cc:	e004      	b.n	4d8 <_Min_Stack_Size+0xd8>
			break;
     4ce:	bf00      	nop
     4d0:	e002      	b.n	4d8 <_Min_Stack_Size+0xd8>
			break;
     4d2:	bf00      	nop
     4d4:	e000      	b.n	4d8 <_Min_Stack_Size+0xd8>
			break;
     4d6:	bf00      	nop
	}
    return(action_taken);
     4d8:	79fb      	ldrb	r3, [r7, #7]
}
     4da:	4618      	mov	r0, r3
     4dc:	3708      	adds	r7, #8
     4de:	46bd      	mov	sp, r7
     4e0:	bd80      	pop	{r7, pc}
     4e2:	bf00      	nop
     4e4:	20000610 	.word	0x20000610
     4e8:	20000000 	.word	0x20000000
     4ec:	0801bf80 	.word	0x0801bf80
     4f0:	20000250 	.word	0x20000250
     4f4:	0801bfa4 	.word	0x0801bfa4
     4f8:	20000252 	.word	0x20000252
     4fc:	0801bfc4 	.word	0x0801bfc4
     500:	0801bfe4 	.word	0x0801bfe4
     504:	2000024c 	.word	0x2000024c
     508:	200002c0 	.word	0x200002c0
     50c:	2000001c 	.word	0x2000001c
     510:	000f423f 	.word	0x000f423f
     514:	0801bffc 	.word	0x0801bffc
     518:	0801c018 	.word	0x0801c018
     51c:	0801c048 	.word	0x0801c048

00000520 <reset_adc_samples>:
  * @brief  Clears the ADC sample buffer
  * @param  None
  * @retval None
  */
void reset_adc_samples (void)
{
     520:	b480      	push	{r7}
     522:	af00      	add	r7, sp, #0
/* No need to reset the adc_readings array */
	adc_average_updated = false; //signals to other functions that adc_averaged_val shouldn't be read
     524:	4b08      	ldr	r3, [pc, #32]	; (548 <reset_adc_samples+0x28>)
     526:	2200      	movs	r2, #0
     528:	701a      	strb	r2, [r3, #0]
	adc_sample_no = 0; //reset cyclical sample counter
     52a:	4b08      	ldr	r3, [pc, #32]	; (54c <reset_adc_samples+0x2c>)
     52c:	2200      	movs	r2, #0
     52e:	801a      	strh	r2, [r3, #0]
	adc_readings_total = 0; //zeroes the total counter
     530:	4b07      	ldr	r3, [pc, #28]	; (550 <reset_adc_samples+0x30>)
     532:	2200      	movs	r2, #0
     534:	601a      	str	r2, [r3, #0]
	sample_count=0; //reset the main ADC sample counter
     536:	4b07      	ldr	r3, [pc, #28]	; (554 <reset_adc_samples+0x34>)
     538:	2200      	movs	r2, #0
     53a:	801a      	strh	r2, [r3, #0]
}
     53c:	bf00      	nop
     53e:	46bd      	mov	sp, r7
     540:	f85d 7b04 	ldr.w	r7, [sp], #4
     544:	4770      	bx	lr
     546:	bf00      	nop
     548:	20000610 	.word	0x20000610
     54c:	20000608 	.word	0x20000608
     550:	2000060c 	.word	0x2000060c
     554:	200005fa 	.word	0x200005fa

00000558 <synth_writereg>:
  * @param  Address
  * @param  Chip address
  * @param  Verify
  * @retval Contents read back from register
  */
static uint32_t synth_writereg(const uint32_t data, const uint32_t reg_address, const uint32_t chip_address, const bool verify) {
     558:	b580      	push	{r7, lr}
     55a:	b08a      	sub	sp, #40	; 0x28
     55c:	af00      	add	r7, sp, #0
     55e:	60f8      	str	r0, [r7, #12]
     560:	60b9      	str	r1, [r7, #8]
     562:	607a      	str	r2, [r7, #4]
     564:	70fb      	strb	r3, [r7, #3]

	uint32_t read_data = 0;
     566:	2300      	movs	r3, #0
     568:	627b      	str	r3, [r7, #36]	; 0x24
	const uint32_t write_data = (data << 8) | (reg_address << 3) | chip_address; // This is what we will write, 32 bits in total.
     56a:	68fb      	ldr	r3, [r7, #12]
     56c:	021a      	lsls	r2, r3, #8
     56e:	68bb      	ldr	r3, [r7, #8]
     570:	00db      	lsls	r3, r3, #3
     572:	4313      	orrs	r3, r2
     574:	687a      	ldr	r2, [r7, #4]
     576:	4313      	orrs	r3, r2
     578:	61fb      	str	r3, [r7, #28]
	#ifdef SPI_DEBUG
		printf("SPI BYTES WRITTEN: 0x%X \r\n", write_data);
	#endif //SPI_DEBUG
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
     57a:	2200      	movs	r2, #0
     57c:	f44f 7180 	mov.w	r1, #256	; 0x100
     580:	4830      	ldr	r0, [pc, #192]	; (644 <synth_writereg+0xec>)
     582:	f001 faa9 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 0); // Take SEN low to indicate we are sending data
     586:	2200      	movs	r2, #0
     588:	f44f 6100 	mov.w	r1, #2048	; 0x800
     58c:	482d      	ldr	r0, [pc, #180]	; (644 <synth_writereg+0xec>)
     58e:	f001 faa3 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>

	/* Clock in the data */
	for (uint32_t i = 0; i < SYNTH_SPI_BITS; i++) {
     592:	2300      	movs	r3, #0
     594:	623b      	str	r3, [r7, #32]
     596:	e036      	b.n	606 <synth_writereg+0xae>

		/* Data written on the rising edge */
		uint32_t bit = (SYNTH_SPI_BITS - 1 - i);
     598:	2220      	movs	r2, #32
     59a:	6a3b      	ldr	r3, [r7, #32]
     59c:	1ad3      	subs	r3, r2, r3
     59e:	3b01      	subs	r3, #1
     5a0:	617b      	str	r3, [r7, #20]
		HAL_GPIO_WritePin(MOSI_GPIO_Port, MOSI_Pin, !!(write_data & (1 << bit)));
     5a2:	2201      	movs	r2, #1
     5a4:	697b      	ldr	r3, [r7, #20]
     5a6:	fa02 f303 	lsl.w	r3, r2, r3
     5aa:	461a      	mov	r2, r3
     5ac:	69fb      	ldr	r3, [r7, #28]
     5ae:	4013      	ands	r3, r2
     5b0:	2b00      	cmp	r3, #0
     5b2:	bf14      	ite	ne
     5b4:	2301      	movne	r3, #1
     5b6:	2300      	moveq	r3, #0
     5b8:	b2db      	uxtb	r3, r3
     5ba:	461a      	mov	r2, r3
     5bc:	f44f 7100 	mov.w	r1, #512	; 0x200
     5c0:	4820      	ldr	r0, [pc, #128]	; (644 <synth_writereg+0xec>)
     5c2:	f001 fa89 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 1);
     5c6:	2201      	movs	r2, #1
     5c8:	f44f 7180 	mov.w	r1, #256	; 0x100
     5cc:	481d      	ldr	r0, [pc, #116]	; (644 <synth_writereg+0xec>)
     5ce:	f001 fa83 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
     5d2:	2200      	movs	r2, #0
     5d4:	f44f 7180 	mov.w	r1, #256	; 0x100
     5d8:	481a      	ldr	r0, [pc, #104]	; (644 <synth_writereg+0xec>)
     5da:	f001 fa7d 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>

		/* Data read on the falling edge */
		read_data = read_data
				| (HAL_GPIO_ReadPin(MISO_GPIO_Port, MISO_Pin)
     5de:	f44f 6180 	mov.w	r1, #1024	; 0x400
     5e2:	4818      	ldr	r0, [pc, #96]	; (644 <synth_writereg+0xec>)
     5e4:	f001 fa70 	bl	1ac8 <__HAL_GPIO_ReadPin_veneer>
     5e8:	4603      	mov	r3, r0
     5ea:	4619      	mov	r1, r3
						<< (SYNTH_SPI_BITS - 1 - i));
     5ec:	2220      	movs	r2, #32
     5ee:	6a3b      	ldr	r3, [r7, #32]
     5f0:	1ad3      	subs	r3, r2, r3
     5f2:	3b01      	subs	r3, #1
     5f4:	fa01 f303 	lsl.w	r3, r1, r3
     5f8:	461a      	mov	r2, r3
		read_data = read_data
     5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     5fc:	4313      	orrs	r3, r2
     5fe:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t i = 0; i < SYNTH_SPI_BITS; i++) {
     600:	6a3b      	ldr	r3, [r7, #32]
     602:	3301      	adds	r3, #1
     604:	623b      	str	r3, [r7, #32]
     606:	2220      	movs	r2, #32
     608:	6a3b      	ldr	r3, [r7, #32]
     60a:	4293      	cmp	r3, r2
     60c:	d3c4      	bcc.n	598 <synth_writereg+0x40>
	}

	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 1); // Assert the SEN line to register the transmitted data
     60e:	2201      	movs	r2, #1
     610:	f44f 6100 	mov.w	r1, #2048	; 0x800
     614:	480b      	ldr	r0, [pc, #44]	; (644 <synth_writereg+0xec>)
     616:	f001 fa5f 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>

	if (verify) {
     61a:	78fb      	ldrb	r3, [r7, #3]
     61c:	2b00      	cmp	r3, #0
     61e:	d00c      	beq.n	63a <synth_writereg+0xe2>
		const uint32_t verify_data = synth_readreg(reg_address); // Data returned on the second cycle
     620:	68b8      	ldr	r0, [r7, #8]
     622:	f000 f813 	bl	64c <synth_readreg>
     626:	61b8      	str	r0, [r7, #24]
		if (verify_data != data) {
     628:	69ba      	ldr	r2, [r7, #24]
     62a:	68fb      	ldr	r3, [r7, #12]
     62c:	429a      	cmp	r2, r3
     62e:	d004      	beq.n	63a <synth_writereg+0xe2>
			printf("SPI transmission error!\n");
     630:	4805      	ldr	r0, [pc, #20]	; (648 <synth_writereg+0xf0>)
     632:	f001 fa31 	bl	1a98 <__puts_veneer>
			Error_Handler(); // We enter an infinite loop here
     636:	f001 fa4b 	bl	1ad0 <__Error_Handler_veneer>
		}
	}

	return read_data;
     63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
     63c:	4618      	mov	r0, r3
     63e:	3728      	adds	r7, #40	; 0x28
     640:	46bd      	mov	sp, r7
     642:	bd80      	pop	{r7, pc}
     644:	58020800 	.word	0x58020800
     648:	0801c340 	.word	0x0801c340

0000064c <synth_readreg>:
/**
  * @brief  Reads a register.
  * @param  Address
  * @retval Register contents
  */
static uint32_t synth_readreg(const uint32_t reg_address){
     64c:	b580      	push	{r7, lr}
     64e:	b084      	sub	sp, #16
     650:	af00      	add	r7, sp, #0
     652:	6078      	str	r0, [r7, #4]

    synth_writereg(reg_address, 0x0, 0x0, DONT_VERIFY); // First cycle to send the read address
     654:	2300      	movs	r3, #0
     656:	2200      	movs	r2, #0
     658:	2100      	movs	r1, #0
     65a:	6878      	ldr	r0, [r7, #4]
     65c:	f7ff ff7c 	bl	558 <synth_writereg>
    const uint32_t read_data = synth_writereg(reg_address, 0x0, 0x0, DONT_VERIFY);  // Data returned on the second cycle
     660:	2300      	movs	r3, #0
     662:	2200      	movs	r2, #0
     664:	2100      	movs	r1, #0
     666:	6878      	ldr	r0, [r7, #4]
     668:	f7ff ff76 	bl	558 <synth_writereg>
     66c:	60f8      	str	r0, [r7, #12]

    return (read_data >> 8); // We only care about the first 24 bits returned.
     66e:	68fb      	ldr	r3, [r7, #12]
     670:	0a1b      	lsrs	r3, r3, #8

}
     672:	4618      	mov	r0, r3
     674:	3710      	adds	r7, #16
     676:	46bd      	mov	sp, r7
     678:	bd80      	pop	{r7, pc}

0000067a <set_MW_power>:
/**
  * @brief  Program LO2 output gain.
  * @param  MW power setting
  * @retval Success/fail
  */
uint32_t set_MW_power (const uint8_t mw_power) {
     67a:	b580      	push	{r7, lr}
     67c:	b084      	sub	sp, #16
     67e:	af00      	add	r7, sp, #0
     680:	4603      	mov	r3, r0
     682:	71fb      	strb	r3, [r7, #7]
	if (mw_power > 3) {//check that LO2GAIN is an integer from 0 to 3 inclusive
     684:	79fb      	ldrb	r3, [r7, #7]
     686:	2b03      	cmp	r3, #3
     688:	d904      	bls.n	694 <set_MW_power+0x1a>
		printf("illegal mw_power - must be an integer from 0 to 3!\n");
     68a:	4811      	ldr	r0, [pc, #68]	; (6d0 <set_MW_power+0x56>)
     68c:	f001 fa04 	bl	1a98 <__puts_veneer>
		Error_Handler(); // We enter an infinite loop here
     690:	f001 fa1e 	bl	1ad0 <__Error_Handler_veneer>
	}
	uint32_t read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     694:	2016      	movs	r0, #22
     696:	f7ff ffd9 	bl	64c <synth_readreg>
     69a:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFCFF; 		// Zero bits 8:9.
     69c:	68fb      	ldr	r3, [r7, #12]
     69e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
     6a2:	60fb      	str	r3, [r7, #12]
	read_data |= (mw_power << 8);	// Set LO2GAIN value.
     6a4:	79fb      	ldrb	r3, [r7, #7]
     6a6:	021b      	lsls	r3, r3, #8
     6a8:	461a      	mov	r2, r3
     6aa:	68fb      	ldr	r3, [r7, #12]
     6ac:	4313      	orrs	r3, r2
     6ae:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     6b0:	2301      	movs	r3, #1
     6b2:	2200      	movs	r2, #0
     6b4:	2116      	movs	r1, #22
     6b6:	68f8      	ldr	r0, [r7, #12]
     6b8:	f7ff ff4e 	bl	558 <synth_writereg>
	#ifdef MW_VERBOSE
		printf("PROGRAMMED GAIN DIVIDER REGISTER: 0x%lX \r\n", read_data);
	#endif
	printf("LO2 gain setting: %u \r\n", mw_power);
     6bc:	79fb      	ldrb	r3, [r7, #7]
     6be:	4619      	mov	r1, r3
     6c0:	4804      	ldr	r0, [pc, #16]	; (6d4 <set_MW_power+0x5a>)
     6c2:	f001 f9ed 	bl	1aa0 <__printf_veneer>
	return SUCCESS;
     6c6:	2300      	movs	r3, #0
}
     6c8:	4618      	mov	r0, r3
     6ca:	3710      	adds	r7, #16
     6cc:	46bd      	mov	sp, r7
     6ce:	bd80      	pop	{r7, pc}
     6d0:	0801c358 	.word	0x0801c358
     6d4:	0801c38c 	.word	0x0801c38c

000006d8 <init_synthesiser>:
/**
  * @brief  Initialises HMC835 synthesiser.
  * @param  MW power setting
  * @retval Success/fail
  */
uint32_t init_synthesiser(const uint8_t mw_power) {
     6d8:	b580      	push	{r7, lr}
     6da:	b084      	sub	sp, #16
     6dc:	af00      	add	r7, sp, #0
     6de:	4603      	mov	r3, r0
     6e0:	71fb      	strb	r3, [r7, #7]

	//Set pins to required initial conditions
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET); // Turn off the amber lock LED
     6e2:	2200      	movs	r2, #0
     6e4:	2102      	movs	r1, #2
     6e6:	4856      	ldr	r0, [pc, #344]	; (840 <init_synthesiser+0x168>)
     6e8:	f001 f9f6 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
     6ec:	2201      	movs	r2, #1
     6ee:	2101      	movs	r1, #1
     6f0:	4854      	ldr	r0, [pc, #336]	; (844 <init_synthesiser+0x16c>)
     6f2:	f001 f9f1 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
     6f6:	2200      	movs	r2, #0
     6f8:	f44f 7180 	mov.w	r1, #256	; 0x100
     6fc:	4852      	ldr	r0, [pc, #328]	; (848 <init_synthesiser+0x170>)
     6fe:	f001 f9eb 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 1);
     702:	2201      	movs	r2, #1
     704:	f44f 6100 	mov.w	r1, #2048	; 0x800
     708:	484f      	ldr	r0, [pc, #316]	; (848 <init_synthesiser+0x170>)
     70a:	f001 f9e5 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 1); // Enable the main regulator.
     70e:	2201      	movs	r2, #1
     710:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     714:	484c      	ldr	r0, [pc, #304]	; (848 <init_synthesiser+0x170>)
     716:	f001 f9df 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>

	HAL_Delay(100); // Wait 100 ms for the supply to stabilise.
     71a:	2064      	movs	r0, #100	; 0x64
     71c:	f001 f9c4 	bl	1aa8 <__HAL_Delay_veneer>

	synth_writereg(0x1UL << 5, OPEN_MODE_READ_ADDRESS, 0x0, DONT_VERIFY); // Soft reset.
     720:	2300      	movs	r3, #0
     722:	2200      	movs	r2, #0
     724:	2100      	movs	r1, #0
     726:	2020      	movs	r0, #32
     728:	f7ff ff16 	bl	558 <synth_writereg>
	synth_writereg(0x41BFFF, ANALOG_EN_REGISTER, 0x0, VERIFY); // Set the SDO output level to 3.3 Volts
     72c:	2301      	movs	r3, #1
     72e:	2200      	movs	r2, #0
     730:	2108      	movs	r1, #8
     732:	4846      	ldr	r0, [pc, #280]	; (84c <init_synthesiser+0x174>)
     734:	f7ff ff10 	bl	558 <synth_writereg>

	uint32_t read_data = synth_readreg(ID_REGISTER); // Read the ID register to check the chip is communicating
     738:	2000      	movs	r0, #0
     73a:	f7ff ff87 	bl	64c <synth_readreg>
     73e:	60f8      	str	r0, [r7, #12]
	/* Check we have the correct ID */
	if (read_data != SYNTH_ID) {
     740:	4a43      	ldr	r2, [pc, #268]	; (850 <init_synthesiser+0x178>)
     742:	68fb      	ldr	r3, [r7, #12]
     744:	4293      	cmp	r3, r2
     746:	d00a      	beq.n	75e <init_synthesiser+0x86>
		HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 0); // Disable the main regulator.
     748:	2200      	movs	r2, #0
     74a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     74e:	483e      	ldr	r0, [pc, #248]	; (848 <init_synthesiser+0x170>)
     750:	f001 f9c2 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
		printf("Incorrect synthesiser ID!\r\n");
     754:	483f      	ldr	r0, [pc, #252]	; (854 <init_synthesiser+0x17c>)
     756:	f001 f99f 	bl	1a98 <__puts_veneer>
		return ERROR;
     75a:	2301      	movs	r3, #1
     75c:	e06b      	b.n	836 <init_synthesiser+0x15e>
	}

	/* Everything looks good, we can communicate with the chip :-) */
	printf("HMC835 Detected.\r\n");
     75e:	483e      	ldr	r0, [pc, #248]	; (858 <init_synthesiser+0x180>)
     760:	f001 f99a 	bl	1a98 <__puts_veneer>

	/* Enables Single-Ended output mode for LO2 output */
	read_data = synth_readreg(MODES_REGISTER); // Get the current value of the modes register
     764:	2017      	movs	r0, #23
     766:	f7ff ff71 	bl	64c <synth_readreg>
     76a:	60f8      	str	r0, [r7, #12]
#ifdef MW_VERBOSE
	printf("READ MODES REGISTER: 0x%lX \r\n", read_data);
#endif
	read_data |= (0x1UL << 9);     // Enable single ended output for LO2 (LO2_P)
     76c:	68fb      	ldr	r3, [r7, #12]
     76e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     772:	60fb      	str	r3, [r7, #12]
	read_data  &= ~(!AUTO_MUTE << 7); //can disable auto_mute - see variable declarations
     774:	2301      	movs	r3, #1
     776:	f083 0301 	eor.w	r3, r3, #1
     77a:	b2db      	uxtb	r3, r3
     77c:	01db      	lsls	r3, r3, #7
     77e:	43db      	mvns	r3, r3
     780:	461a      	mov	r2, r3
     782:	68fb      	ldr	r3, [r7, #12]
     784:	4013      	ands	r3, r2
     786:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, MODES_REGISTER, 0x0, VERIFY); // Send
     788:	2301      	movs	r3, #1
     78a:	2200      	movs	r2, #0
     78c:	2117      	movs	r1, #23
     78e:	68f8      	ldr	r0, [r7, #12]
     790:	f7ff fee2 	bl	558 <synth_writereg>
	//read_data = synth_readreg(LOCK_DETECT_REGISTER); // Get the current value.
	//read_data &= 0xFFFFFFF8; // Zero the first 3 LSBs.
	//read_data |= 0x07;
	//synth_writereg(read_data, LOCK_DETECT_REGISTER, 0x0, VERIFY); // Update the VCO divide register.

	synth_writereg(1, REFDIV_REGISTER, 0x0, VERIFY); // Reference divider setting.
     794:	2301      	movs	r3, #1
     796:	2200      	movs	r2, #0
     798:	2102      	movs	r1, #2
     79a:	2001      	movs	r0, #1
     79c:	f7ff fedc 	bl	558 <synth_writereg>
	printf("PROGRAMMED DIVIDER REGISTER: 0x01 \r\n");
#endif

	/* Lock detect training: This must be done after any change to the PD
	 * reference frequency or after power cycle. */
	read_data = synth_readreg(LOCK_DETECT_REGISTER); // Get contents of lock detect register
     7a0:	2007      	movs	r0, #7
     7a2:	f7ff ff53 	bl	64c <synth_readreg>
     7a6:	60f8      	str	r0, [r7, #12]
#ifdef MW_VERBOSE
	printf("READ LOCK_DETECT_REGISTER: 0x%lX \r\n", read_data);
#endif
	read_data |= (0x1UL << 11);      // Enable lock-detect counters.
     7a8:	68fb      	ldr	r3, [r7, #12]
     7aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
     7ae:	60fb      	str	r3, [r7, #12]
	read_data |= (0x1UL << 14);      // Enable the lock-detect timer.
     7b0:	68fb      	ldr	r3, [r7, #12]
     7b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     7b6:	60fb      	str	r3, [r7, #12]
	read_data |= (0x1UL << 20);      // Train the lock-detect timer.
     7b8:	68fb      	ldr	r3, [r7, #12]
     7ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     7be:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, LOCK_DETECT_REGISTER, 0x0, VERIFY); // Send
     7c0:	2301      	movs	r3, #1
     7c2:	2200      	movs	r2, #0
     7c4:	2107      	movs	r1, #7
     7c6:	68f8      	ldr	r0, [r7, #12]
     7c8:	f7ff fec6 	bl	558 <synth_writereg>
#ifdef MW_VERBOSE
	printf("PROGRAMMED LOCK DETECT REGISTER: 0x%lX \r\n", read_data);
#endif
	HAL_Delay(10); // Wait 10 ms for training to complete, not sure if we really need to do this.
     7cc:	200a      	movs	r0, #10
     7ce:	f001 f96b 	bl	1aa8 <__HAL_Delay_veneer>

	/* Program LO2 output gain */
	if (mw_power > 3) {//check that LO2GAIN is an integer from 0 to 3 inclusive
     7d2:	79fb      	ldrb	r3, [r7, #7]
     7d4:	2b03      	cmp	r3, #3
     7d6:	d904      	bls.n	7e2 <init_synthesiser+0x10a>
		printf("illegal mw_power - must be an integer from 0 to 3!\n");
     7d8:	4820      	ldr	r0, [pc, #128]	; (85c <init_synthesiser+0x184>)
     7da:	f001 f95d 	bl	1a98 <__puts_veneer>
		Error_Handler();
     7de:	f001 f977 	bl	1ad0 <__Error_Handler_veneer>
	}
	read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     7e2:	2016      	movs	r0, #22
     7e4:	f7ff ff32 	bl	64c <synth_readreg>
     7e8:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFCFF; 		// Zero bits 8:9.
     7ea:	68fb      	ldr	r3, [r7, #12]
     7ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
     7f0:	60fb      	str	r3, [r7, #12]
	read_data |= (mw_power << 8);	// Set LO2GAIN value.
     7f2:	79fb      	ldrb	r3, [r7, #7]
     7f4:	021b      	lsls	r3, r3, #8
     7f6:	461a      	mov	r2, r3
     7f8:	68fb      	ldr	r3, [r7, #12]
     7fa:	4313      	orrs	r3, r2
     7fc:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     7fe:	2301      	movs	r3, #1
     800:	2200      	movs	r2, #0
     802:	2116      	movs	r1, #22
     804:	68f8      	ldr	r0, [r7, #12]
     806:	f7ff fea7 	bl	558 <synth_writereg>
	printf("PROGRAMMED GAIN DIVIDER REGISTER: 0x%lX \r\n", read_data);
	printf("LO2 gain setting: %u \r\n", mw_power);
#endif

	/* Sets output frequency to the hyperfine value */
	set_frequency_hz(HYPERFINE);
     80a:	4b15      	ldr	r3, [pc, #84]	; (860 <init_synthesiser+0x188>)
     80c:	ed93 7b00 	vldr	d7, [r3]
     810:	eeb0 0b47 	vmov.f64	d0, d7
     814:	f000 f83f 	bl	896 <set_frequency_hz>
	//printf("Single frequency output: %f Hz \r\n", HYPERFINE);
	printf("Single frequency output: %.10g Hz \r\n", HYPERFINE);
     818:	4b11      	ldr	r3, [pc, #68]	; (860 <init_synthesiser+0x188>)
     81a:	e9d3 2300 	ldrd	r2, r3, [r3]
     81e:	4811      	ldr	r0, [pc, #68]	; (864 <init_synthesiser+0x18c>)
     820:	f001 f93e 	bl	1aa0 <__printf_veneer>
//	struct MW_struct *mw_sweep_settings = 0;  //create a structure to store the sweep settings
	mw_sweep_settings.state = MW_FIXED_FREQ;
     824:	4b10      	ldr	r3, [pc, #64]	; (868 <init_synthesiser+0x190>)
     826:	2201      	movs	r2, #1
     828:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); // MW_invalid output low
     82a:	2200      	movs	r2, #0
     82c:	2102      	movs	r1, #2
     82e:	480f      	ldr	r0, [pc, #60]	; (86c <init_synthesiser+0x194>)
     830:	f001 f952 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	return SUCCESS;
     834:	2300      	movs	r3, #0
}
     836:	4618      	mov	r0, r3
     838:	3710      	adds	r7, #16
     83a:	46bd      	mov	sp, r7
     83c:	bd80      	pop	{r7, pc}
     83e:	bf00      	nop
     840:	58021000 	.word	0x58021000
     844:	58021800 	.word	0x58021800
     848:	58020800 	.word	0x58020800
     84c:	0041bfff 	.word	0x0041bfff
     850:	00c7701a 	.word	0x00c7701a
     854:	0801c3a4 	.word	0x0801c3a4
     858:	0801c3c0 	.word	0x0801c3c0
     85c:	0801c358 	.word	0x0801c358
     860:	0801f418 	.word	0x0801f418
     864:	0801c3d4 	.word	0x0801c3d4
     868:	20000628 	.word	0x20000628
     86c:	58020400 	.word	0x58020400

00000870 <lock_status>:
/**
  * @brief  Checks for MW frequency lock
  * @param  None
  * @retval Lock status
  */
static const bool lock_status(void) {
     870:	b580      	push	{r7, lr}
     872:	b082      	sub	sp, #8
     874:	af00      	add	r7, sp, #0

	bool locked = synth_readreg(GPOLD_REGISTER) & (1UL << 1);
     876:	2012      	movs	r0, #18
     878:	f7ff fee8 	bl	64c <synth_readreg>
     87c:	4603      	mov	r3, r0
     87e:	f003 0302 	and.w	r3, r3, #2
     882:	2b00      	cmp	r3, #0
     884:	bf14      	ite	ne
     886:	2301      	movne	r3, #1
     888:	2300      	moveq	r3, #0
     88a:	71fb      	strb	r3, [r7, #7]
	return locked;
     88c:	79fb      	ldrb	r3, [r7, #7]

}
     88e:	4618      	mov	r0, r3
     890:	3708      	adds	r7, #8
     892:	46bd      	mov	sp, r7
     894:	bd80      	pop	{r7, pc}

00000896 <set_frequency_hz>:
/**
  * @brief  Translate a frequency into register values for programming to HMC835
  * @param  Frequency
  * @retval None
  */
void set_frequency_hz(const double fo) {
     896:	b580      	push	{r7, lr}
     898:	b088      	sub	sp, #32
     89a:	af00      	add	r7, sp, #0
     89c:	ed87 0b00 	vstr	d0, [r7]

#ifdef OPTIMISED_FOR_3_035GHZ_GENERATION
	/* Code optimisation for Generation of frequencies close to 3.035GHz
	 * k always equals 1
	 */
	uint32_t k = 1;
     8a0:	2301      	movs	r3, #1
     8a2:	61fb      	str	r3, [r7, #28]
		}
	}
#endif //OPTIMISED_FOR_3_035GHZ_GENERATION

	/* Calculate the N division ratio */
	const double N = ((fo * k) / REF_FREQ);
     8a4:	69fb      	ldr	r3, [r7, #28]
     8a6:	ee07 3a90 	vmov	s15, r3
     8aa:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     8ae:	ed97 7b00 	vldr	d7, [r7]
     8b2:	ee26 6b07 	vmul.f64	d6, d6, d7
     8b6:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 960 <set_frequency_hz+0xca>
     8ba:	ee86 7b05 	vdiv.f64	d7, d6, d5
     8be:	ed87 7b04 	vstr	d7, [r7, #16]

	/* Extract the fractional and integer parts */
	const uint32_t NINT = N;
     8c2:	ed97 7b04 	vldr	d7, [r7, #16]
     8c6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     8ca:	ee17 3a90 	vmov	r3, s15
     8ce:	60fb      	str	r3, [r7, #12]
	const uint32_t NFRAC = ((N - NINT) * (1 << 24)) + 0.5;
     8d0:	68fb      	ldr	r3, [r7, #12]
     8d2:	ee07 3a90 	vmov	s15, r3
     8d6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     8da:	ed97 6b04 	vldr	d6, [r7, #16]
     8de:	ee36 7b47 	vsub.f64	d7, d6, d7
     8e2:	ed9f 6b21 	vldr	d6, [pc, #132]	; 968 <set_frequency_hz+0xd2>
     8e6:	ee27 7b06 	vmul.f64	d7, d7, d6
     8ea:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     8ee:	ee37 7b06 	vadd.f64	d7, d7, d6
     8f2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     8f6:	ee17 3a90 	vmov	r3, s15
     8fa:	60bb      	str	r3, [r7, #8]
		printf("Failed to establish synthesiser frequency accurately\r\n");
		Error_Handler();
	}
#endif

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high
     8fc:	2201      	movs	r2, #1
     8fe:	2102      	movs	r1, #2
     900:	481b      	ldr	r0, [pc, #108]	; (970 <set_frequency_hz+0xda>)
     902:	f001 f8e9 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	//set_frequency(NINT, NFRAC, k, MANUAL_MUTE); //Sets only the necessary Hittite registers
	set_freq_regs(NINT, NFRAC, k); //Sets only the necessary Hittite registers
     906:	69fa      	ldr	r2, [r7, #28]
     908:	68b9      	ldr	r1, [r7, #8]
     90a:	68f8      	ldr	r0, [r7, #12]
     90c:	f000 f838 	bl	980 <set_freq_regs>

	//MW stabilisation delay and check for lock
	timer_delay(MW_TIMER, MW_STABILISE_TIME_US);
     910:	4b18      	ldr	r3, [pc, #96]	; (974 <set_frequency_hz+0xde>)
     912:	681b      	ldr	r3, [r3, #0]
     914:	f241 7270 	movw	r2, #6000	; 0x1770
     918:	4611      	mov	r1, r2
     91a:	4618      	mov	r0, r3
     91c:	f000 ffda 	bl	18d4 <timer_delay>
	//if (!poll_until_locked(LOCK_WAIT_US)) {
	if (!lock_status()) {
     920:	f7ff ffa6 	bl	870 <lock_status>
     924:	4603      	mov	r3, r0
     926:	f083 0301 	eor.w	r3, r3, #1
     92a:	b2db      	uxtb	r3, r3
     92c:	2b00      	cmp	r3, #0
     92e:	d011      	beq.n	954 <set_frequency_hz+0xbe>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET); //turn off amber LED
     930:	2200      	movs	r2, #0
     932:	2102      	movs	r1, #2
     934:	4810      	ldr	r0, [pc, #64]	; (978 <set_frequency_hz+0xe2>)
     936:	f001 f8cf 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
		printf("Failed to establish MW Lock within %ld us of setting frequency!\r\n", MW_STABILISE_TIME_US);
     93a:	f241 7370 	movw	r3, #6000	; 0x1770
     93e:	4619      	mov	r1, r3
     940:	480e      	ldr	r0, [pc, #56]	; (97c <set_frequency_hz+0xe6>)
     942:	f001 f8ad 	bl	1aa0 <__printf_veneer>
#ifdef HALT_ON_LOSS_OF_LOCK
		Error_Handler();
     946:	f001 f8c3 	bl	1ad0 <__Error_Handler_veneer>
#endif //HALT_ON_LOSS_OF_LOCK
		HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Sets MW_invalid pin low
     94a:	2200      	movs	r2, #0
     94c:	2102      	movs	r1, #2
     94e:	4808      	ldr	r0, [pc, #32]	; (970 <set_frequency_hz+0xda>)
     950:	f001 f8c2 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	}

}
     954:	bf00      	nop
     956:	3720      	adds	r7, #32
     958:	46bd      	mov	sp, r7
     95a:	bd80      	pop	{r7, pc}
     95c:	f3af 8000 	nop.w
     960:	00000000 	.word	0x00000000
     964:	4187d784 	.word	0x4187d784
     968:	00000000 	.word	0x00000000
     96c:	41700000 	.word	0x41700000
     970:	58020400 	.word	0x58020400
     974:	2000001c 	.word	0x2000001c
     978:	58021000 	.word	0x58021000
     97c:	0801c3fc 	.word	0x0801c3fc

00000980 <set_freq_regs>:
static void set_freq_regs(const uint32_t integer, const uint32_t fraction, const uint32_t vco_divider) {
     980:	b580      	push	{r7, lr}
     982:	b086      	sub	sp, #24
     984:	af00      	add	r7, sp, #0
     986:	60f8      	str	r0, [r7, #12]
     988:	60b9      	str	r1, [r7, #8]
     98a:	607a      	str	r2, [r7, #4]
	uint32_t read_data = 0x0;
     98c:	2300      	movs	r3, #0
     98e:	617b      	str	r3, [r7, #20]
	if (last_vcodiv == -1 || (last_vcodiv != vco_divider)) {
     990:	4b24      	ldr	r3, [pc, #144]	; (a24 <set_freq_regs+0xa4>)
     992:	681b      	ldr	r3, [r3, #0]
     994:	f1b3 3fff 	cmp.w	r3, #4294967295
     998:	d004      	beq.n	9a4 <set_freq_regs+0x24>
     99a:	4b22      	ldr	r3, [pc, #136]	; (a24 <set_freq_regs+0xa4>)
     99c:	681b      	ldr	r3, [r3, #0]
     99e:	687a      	ldr	r2, [r7, #4]
     9a0:	429a      	cmp	r2, r3
     9a2:	d014      	beq.n	9ce <set_freq_regs+0x4e>
		read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     9a4:	2016      	movs	r0, #22
     9a6:	f7ff fe51 	bl	64c <synth_readreg>
     9aa:	6178      	str	r0, [r7, #20]
		read_data &= 0xFFFFFFC0; // Zero the first 6 LSBs (VCO division value - mute).
     9ac:	697b      	ldr	r3, [r7, #20]
     9ae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
     9b2:	617b      	str	r3, [r7, #20]
		read_data |= vco_divider; // This will set k which will un-mute the outputs */
     9b4:	697a      	ldr	r2, [r7, #20]
     9b6:	687b      	ldr	r3, [r7, #4]
     9b8:	4313      	orrs	r3, r2
     9ba:	617b      	str	r3, [r7, #20]
		synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     9bc:	2301      	movs	r3, #1
     9be:	2200      	movs	r2, #0
     9c0:	2116      	movs	r1, #22
     9c2:	6978      	ldr	r0, [r7, #20]
     9c4:	f7ff fdc8 	bl	558 <synth_writereg>
		last_vcodiv = vco_divider;
     9c8:	4a16      	ldr	r2, [pc, #88]	; (a24 <set_freq_regs+0xa4>)
     9ca:	687b      	ldr	r3, [r7, #4]
     9cc:	6013      	str	r3, [r2, #0]
	if (last_integer == -1 || (last_integer != integer)) {
     9ce:	4b16      	ldr	r3, [pc, #88]	; (a28 <set_freq_regs+0xa8>)
     9d0:	681b      	ldr	r3, [r3, #0]
     9d2:	f1b3 3fff 	cmp.w	r3, #4294967295
     9d6:	d004      	beq.n	9e2 <set_freq_regs+0x62>
     9d8:	4b13      	ldr	r3, [pc, #76]	; (a28 <set_freq_regs+0xa8>)
     9da:	681b      	ldr	r3, [r3, #0]
     9dc:	68fa      	ldr	r2, [r7, #12]
     9de:	429a      	cmp	r2, r3
     9e0:	d008      	beq.n	9f4 <set_freq_regs+0x74>
		synth_writereg(integer, INTEGER_FREQUENCY_REGISTER, 0x0, VERIFY);   // Integer register.
     9e2:	2301      	movs	r3, #1
     9e4:	2200      	movs	r2, #0
     9e6:	2103      	movs	r1, #3
     9e8:	68f8      	ldr	r0, [r7, #12]
     9ea:	f7ff fdb5 	bl	558 <synth_writereg>
		last_integer = integer;
     9ee:	4a0e      	ldr	r2, [pc, #56]	; (a28 <set_freq_regs+0xa8>)
     9f0:	68fb      	ldr	r3, [r7, #12]
     9f2:	6013      	str	r3, [r2, #0]
	if (last_fraction == -1 || (last_fraction != fraction)) {
     9f4:	4b0d      	ldr	r3, [pc, #52]	; (a2c <set_freq_regs+0xac>)
     9f6:	681b      	ldr	r3, [r3, #0]
     9f8:	f1b3 3fff 	cmp.w	r3, #4294967295
     9fc:	d004      	beq.n	a08 <set_freq_regs+0x88>
     9fe:	4b0b      	ldr	r3, [pc, #44]	; (a2c <set_freq_regs+0xac>)
     a00:	681b      	ldr	r3, [r3, #0]
     a02:	68ba      	ldr	r2, [r7, #8]
     a04:	429a      	cmp	r2, r3
     a06:	d008      	beq.n	a1a <set_freq_regs+0x9a>
		synth_writereg(fraction, FRACTIONAL_FREQUENCY_REGISTER, 0x0, VERIFY);  // Fractional register.
     a08:	2301      	movs	r3, #1
     a0a:	2200      	movs	r2, #0
     a0c:	2104      	movs	r1, #4
     a0e:	68b8      	ldr	r0, [r7, #8]
     a10:	f7ff fda2 	bl	558 <synth_writereg>
		last_fraction = fraction;
     a14:	4a05      	ldr	r2, [pc, #20]	; (a2c <set_freq_regs+0xac>)
     a16:	68bb      	ldr	r3, [r7, #8]
     a18:	6013      	str	r3, [r2, #0]
}
     a1a:	bf00      	nop
     a1c:	3718      	adds	r7, #24
     a1e:	46bd      	mov	sp, r7
     a20:	bd80      	pop	{r7, pc}
     a22:	bf00      	nop
     a24:	20000004 	.word	0x20000004
     a28:	20000008 	.word	0x20000008
     a2c:	2000000c 	.word	0x2000000c

00000a30 <print_mw_sweep_settings>:
/**
  * @brief  Print out the contents of the mw_sweep_settings structure
  * @param  None
  * @retval None
  */
  static void print_mw_sweep_settings (void) {
     a30:	b580      	push	{r7, lr}
     a32:	af00      	add	r7, sp, #0
  	// Check that I've populated everything
    printf("state: %u \r\n", mw_sweep_settings.state);
     a34:	4b34      	ldr	r3, [pc, #208]	; (b08 <print_mw_sweep_settings+0xd8>)
     a36:	781b      	ldrb	r3, [r3, #0]
     a38:	4619      	mov	r1, r3
     a3a:	4834      	ldr	r0, [pc, #208]	; (b0c <print_mw_sweep_settings+0xdc>)
     a3c:	f001 f830 	bl	1aa0 <__printf_veneer>
  	printf("k: %u \r\n", mw_sweep_settings.k);
     a40:	4b31      	ldr	r3, [pc, #196]	; (b08 <print_mw_sweep_settings+0xd8>)
     a42:	785b      	ldrb	r3, [r3, #1]
     a44:	4619      	mov	r1, r3
     a46:	4832      	ldr	r0, [pc, #200]	; (b10 <print_mw_sweep_settings+0xe0>)
     a48:	f001 f82a 	bl	1aa0 <__printf_veneer>
  	printf("NINT: %lu \r\n", mw_sweep_settings.NINT);
     a4c:	4b2e      	ldr	r3, [pc, #184]	; (b08 <print_mw_sweep_settings+0xd8>)
     a4e:	685b      	ldr	r3, [r3, #4]
     a50:	4619      	mov	r1, r3
     a52:	4830      	ldr	r0, [pc, #192]	; (b14 <print_mw_sweep_settings+0xe4>)
     a54:	f001 f824 	bl	1aa0 <__printf_veneer>
  	printf("NFRAC_start: %lu \r\n", mw_sweep_settings.NFRAC_start);
     a58:	4b2b      	ldr	r3, [pc, #172]	; (b08 <print_mw_sweep_settings+0xd8>)
     a5a:	689b      	ldr	r3, [r3, #8]
     a5c:	4619      	mov	r1, r3
     a5e:	482e      	ldr	r0, [pc, #184]	; (b18 <print_mw_sweep_settings+0xe8>)
     a60:	f001 f81e 	bl	1aa0 <__printf_veneer>
  	printf("num_steps: %lu \r\n", mw_sweep_settings.num_steps);
     a64:	4b28      	ldr	r3, [pc, #160]	; (b08 <print_mw_sweep_settings+0xd8>)
     a66:	68db      	ldr	r3, [r3, #12]
     a68:	4619      	mov	r1, r3
     a6a:	482c      	ldr	r0, [pc, #176]	; (b1c <print_mw_sweep_settings+0xec>)
     a6c:	f001 f818 	bl	1aa0 <__printf_veneer>
  	printf("step_size: %lu \r\n", mw_sweep_settings.step_size);
     a70:	4b25      	ldr	r3, [pc, #148]	; (b08 <print_mw_sweep_settings+0xd8>)
     a72:	691b      	ldr	r3, [r3, #16]
     a74:	4619      	mov	r1, r3
     a76:	482a      	ldr	r0, [pc, #168]	; (b20 <print_mw_sweep_settings+0xf0>)
     a78:	f001 f812 	bl	1aa0 <__printf_veneer>
  	printf("pop_cycles_per_point: %lu \r\n", mw_sweep_settings.pop_cycles_per_point);
     a7c:	4b22      	ldr	r3, [pc, #136]	; (b08 <print_mw_sweep_settings+0xd8>)
     a7e:	695b      	ldr	r3, [r3, #20]
     a80:	4619      	mov	r1, r3
     a82:	4828      	ldr	r0, [pc, #160]	; (b24 <print_mw_sweep_settings+0xf4>)
     a84:	f001 f80c 	bl	1aa0 <__printf_veneer>
  	printf("stabilise_time: %lu us\r\n", mw_sweep_settings.stabilise_time);
     a88:	4b1f      	ldr	r3, [pc, #124]	; (b08 <print_mw_sweep_settings+0xd8>)
     a8a:	699b      	ldr	r3, [r3, #24]
     a8c:	4619      	mov	r1, r3
     a8e:	4826      	ldr	r0, [pc, #152]	; (b28 <print_mw_sweep_settings+0xf8>)
     a90:	f001 f806 	bl	1aa0 <__printf_veneer>
  	printf("dwell_time: %lu us\r\n", mw_sweep_settings.dwell_time);
     a94:	4b1c      	ldr	r3, [pc, #112]	; (b08 <print_mw_sweep_settings+0xd8>)
     a96:	69db      	ldr	r3, [r3, #28]
     a98:	4619      	mov	r1, r3
     a9a:	4824      	ldr	r0, [pc, #144]	; (b2c <print_mw_sweep_settings+0xfc>)
     a9c:	f001 f800 	bl	1aa0 <__printf_veneer>
  	printf("MW_processing_time: %lu us\r\n", mw_sweep_settings.MW_processing_time);
     aa0:	4b19      	ldr	r3, [pc, #100]	; (b08 <print_mw_sweep_settings+0xd8>)
     aa2:	6a1b      	ldr	r3, [r3, #32]
     aa4:	4619      	mov	r1, r3
     aa6:	4822      	ldr	r0, [pc, #136]	; (b30 <print_mw_sweep_settings+0x100>)
     aa8:	f000 fffa 	bl	1aa0 <__printf_veneer>
  	printf("current_point: %lu\r\n", mw_sweep_settings.current_point);
     aac:	4b16      	ldr	r3, [pc, #88]	; (b08 <print_mw_sweep_settings+0xd8>)
     aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     ab0:	4619      	mov	r1, r3
     ab2:	4820      	ldr	r0, [pc, #128]	; (b34 <print_mw_sweep_settings+0x104>)
     ab4:	f000 fff4 	bl	1aa0 <__printf_veneer>
  	printf("centre_freq: %f Hz\r\n", mw_sweep_settings.centre_freq);
     ab8:	4b13      	ldr	r3, [pc, #76]	; (b08 <print_mw_sweep_settings+0xd8>)
     aba:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
     abe:	481e      	ldr	r0, [pc, #120]	; (b38 <print_mw_sweep_settings+0x108>)
     ac0:	f000 ffee 	bl	1aa0 <__printf_veneer>
  	printf("span: %f Hz\r\n", mw_sweep_settings.span);
     ac4:	4b10      	ldr	r3, [pc, #64]	; (b08 <print_mw_sweep_settings+0xd8>)
     ac6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
     aca:	481c      	ldr	r0, [pc, #112]	; (b3c <print_mw_sweep_settings+0x10c>)
     acc:	f000 ffe8 	bl	1aa0 <__printf_veneer>
  	printf("sweep_period: %f s\r\n", mw_sweep_settings.sweep_period);
     ad0:	4b0d      	ldr	r3, [pc, #52]	; (b08 <print_mw_sweep_settings+0xd8>)
     ad2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
     ad6:	481a      	ldr	r0, [pc, #104]	; (b40 <print_mw_sweep_settings+0x110>)
     ad8:	f000 ffe2 	bl	1aa0 <__printf_veneer>
    printf("sweep_type: %s \r\n", mw_sweep_settings.sweep_type ? "FIXED_TIME" : "FIXED_STEPS");
     adc:	4b0a      	ldr	r3, [pc, #40]	; (b08 <print_mw_sweep_settings+0xd8>)
     ade:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
     ae2:	2b00      	cmp	r3, #0
     ae4:	d001      	beq.n	aea <print_mw_sweep_settings+0xba>
     ae6:	4b17      	ldr	r3, [pc, #92]	; (b44 <print_mw_sweep_settings+0x114>)
     ae8:	e000      	b.n	aec <print_mw_sweep_settings+0xbc>
     aea:	4b17      	ldr	r3, [pc, #92]	; (b48 <print_mw_sweep_settings+0x118>)
     aec:	4619      	mov	r1, r3
     aee:	4817      	ldr	r0, [pc, #92]	; (b4c <print_mw_sweep_settings+0x11c>)
     af0:	f000 ffd6 	bl	1aa0 <__printf_veneer>
    printf("sweep_mode: %d\r\n", mw_sweep_settings.sweep_mode);
     af4:	4b04      	ldr	r3, [pc, #16]	; (b08 <print_mw_sweep_settings+0xd8>)
     af6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
     afa:	4619      	mov	r1, r3
     afc:	4814      	ldr	r0, [pc, #80]	; (b50 <print_mw_sweep_settings+0x120>)
     afe:	f000 ffcf 	bl	1aa0 <__printf_veneer>
}
     b02:	bf00      	nop
     b04:	bd80      	pop	{r7, pc}
     b06:	bf00      	nop
     b08:	20000628 	.word	0x20000628
     b0c:	0801c440 	.word	0x0801c440
     b10:	0801c450 	.word	0x0801c450
     b14:	0801c45c 	.word	0x0801c45c
     b18:	0801c46c 	.word	0x0801c46c
     b1c:	0801c480 	.word	0x0801c480
     b20:	0801c494 	.word	0x0801c494
     b24:	0801c4a8 	.word	0x0801c4a8
     b28:	0801c4c8 	.word	0x0801c4c8
     b2c:	0801c4e4 	.word	0x0801c4e4
     b30:	0801c4fc 	.word	0x0801c4fc
     b34:	0801c51c 	.word	0x0801c51c
     b38:	0801c534 	.word	0x0801c534
     b3c:	0801c54c 	.word	0x0801c54c
     b40:	0801c55c 	.word	0x0801c55c
     b44:	0801c574 	.word	0x0801c574
     b48:	0801c580 	.word	0x0801c580
     b4c:	0801c58c 	.word	0x0801c58c
     b50:	0801c5a0 	.word	0x0801c5a0

00000b54 <calc_defined_step_MW_sweep>:
  * @param  POP cycles per point
  * @param  Number of points
  * @param	POP_period in us
  * @retval Success/failure or early termination
  */
bool calc_defined_step_MW_sweep(const double centre_freq, const double span, const uint32_t pop_cycles_per_point, const uint32_t num_points_req) {
     b54:	b580      	push	{r7, lr}
     b56:	b094      	sub	sp, #80	; 0x50
     b58:	af02      	add	r7, sp, #8
     b5a:	ed87 0b04 	vstr	d0, [r7, #16]
     b5e:	ed87 1b02 	vstr	d1, [r7, #8]
     b62:	6078      	str	r0, [r7, #4]
     b64:	6039      	str	r1, [r7, #0]
	printf("MW sweep will have %.10g GHz centre frequency with %.5g Hz span\r\n", centre_freq/1000000000, span);
     b66:	ed97 7b04 	vldr	d7, [r7, #16]
     b6a:	ed9f 6b8d 	vldr	d6, [pc, #564]	; da0 <calc_defined_step_MW_sweep+0x24c>
     b6e:	ee87 5b06 	vdiv.f64	d5, d7, d6
     b72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     b76:	e9cd 2300 	strd	r2, r3, [sp]
     b7a:	ec53 2b15 	vmov	r2, r3, d5
     b7e:	4892      	ldr	r0, [pc, #584]	; (dc8 <calc_defined_step_MW_sweep+0x274>)
     b80:	f000 ff8e 	bl	1aa0 <__printf_veneer>
	printf("and %ld POP cycles per point\r\n", pop_cycles_per_point);
     b84:	6879      	ldr	r1, [r7, #4]
     b86:	4891      	ldr	r0, [pc, #580]	; (dcc <calc_defined_step_MW_sweep+0x278>)
     b88:	f000 ff8a 	bl	1aa0 <__printf_veneer>
	mw_sweep_settings.sweep_type = FIXED_STEPS;
     b8c:	4b90      	ldr	r3, [pc, #576]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     b8e:	2200      	movs	r2, #0
     b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	mw_sweep_settings.pop_cycles_per_point = pop_cycles_per_point;
     b94:	4a8e      	ldr	r2, [pc, #568]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     b96:	687b      	ldr	r3, [r7, #4]
     b98:	6153      	str	r3, [r2, #20]
	mw_sweep_settings.centre_freq = centre_freq;
     b9a:	498d      	ldr	r1, [pc, #564]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     b9c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     ba0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	mw_sweep_settings.span = span;
     ba4:	498a      	ldr	r1, [pc, #552]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     ba6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     baa:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	/* Calculate start frequency */
	double start_freq = centre_freq - 0.5* span;
     bae:	ed97 7b02 	vldr	d7, [r7, #8]
     bb2:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     bb6:	ee27 7b06 	vmul.f64	d7, d7, d6
     bba:	ed97 6b04 	vldr	d6, [r7, #16]
     bbe:	ee36 7b47 	vsub.f64	d7, d6, d7
     bc2:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
	mw_sweep_settings.k = calculate_k(start_freq);
     bc6:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
     bca:	f000 fb1f 	bl	120c <calculate_k>
     bce:	4603      	mov	r3, r0
     bd0:	b2da      	uxtb	r2, r3
     bd2:	4b7f      	ldr	r3, [pc, #508]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     bd4:	705a      	strb	r2, [r3, #1]

	/* Extrapolate step size requested versus achievable  */
	const double step_size_Hz = span / (num_points_req - 1);
     bd6:	683b      	ldr	r3, [r7, #0]
     bd8:	3b01      	subs	r3, #1
     bda:	ee07 3a90 	vmov	s15, r3
     bde:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     be2:	ed97 5b02 	vldr	d5, [r7, #8]
     be6:	ee85 7b06 	vdiv.f64	d7, d5, d6
     bea:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
	printf("Requested %ld steps, therefore step size of %.3g Hz\r\n", num_points_req, step_size_Hz);
     bee:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
     bf2:	6839      	ldr	r1, [r7, #0]
     bf4:	4877      	ldr	r0, [pc, #476]	; (dd4 <calc_defined_step_MW_sweep+0x280>)
     bf6:	f000 ff53 	bl	1aa0 <__printf_veneer>
	const double unit_step_size_Hz = REF_FREQ / (double) (mw_sweep_settings.k * (1 << 24)); //minimum step size possible
     bfa:	ed9f 5b6b 	vldr	d5, [pc, #428]	; da8 <calc_defined_step_MW_sweep+0x254>
     bfe:	4b74      	ldr	r3, [pc, #464]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     c00:	785b      	ldrb	r3, [r3, #1]
     c02:	061b      	lsls	r3, r3, #24
     c04:	ee07 3a90 	vmov	s15, r3
     c08:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     c0c:	ee85 7b06 	vdiv.f64	d7, d5, d6
     c10:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
	//printf("Unit step size: %.3g Hz\r\n", unit_step_size_Hz);
	mw_sweep_settings.step_size = (step_size_Hz / unit_step_size_Hz + 0.5);
     c14:	ed97 5b0e 	vldr	d5, [r7, #56]	; 0x38
     c18:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     c1c:	ee85 7b06 	vdiv.f64	d7, d5, d6
     c20:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     c24:	ee37 7b06 	vadd.f64	d7, d7, d6
     c28:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     c2c:	ee17 2a90 	vmov	r2, s15
     c30:	4b67      	ldr	r3, [pc, #412]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     c32:	611a      	str	r2, [r3, #16]
	if (!mw_sweep_settings.step_size) { //step_size must be a positive non-zero integer
     c34:	4b66      	ldr	r3, [pc, #408]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     c36:	691b      	ldr	r3, [r3, #16]
     c38:	2b00      	cmp	r3, #0
     c3a:	d104      	bne.n	c46 <calc_defined_step_MW_sweep+0xf2>
		mw_sweep_settings.step_size++;
     c3c:	4b64      	ldr	r3, [pc, #400]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     c3e:	691b      	ldr	r3, [r3, #16]
     c40:	3301      	adds	r3, #1
     c42:	4a63      	ldr	r2, [pc, #396]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     c44:	6113      	str	r3, [r2, #16]
	}
	const double achieved_step_size = (double) (mw_sweep_settings.step_size * unit_step_size_Hz);
     c46:	4b62      	ldr	r3, [pc, #392]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     c48:	691b      	ldr	r3, [r3, #16]
     c4a:	ee07 3a90 	vmov	s15, r3
     c4e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     c52:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     c56:	ee26 7b07 	vmul.f64	d7, d6, d7
     c5a:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	printf("Step size achieved: %.3g Hz\r\n", achieved_step_size);
     c5e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
     c62:	485d      	ldr	r0, [pc, #372]	; (dd8 <calc_defined_step_MW_sweep+0x284>)
     c64:	f000 ff1c 	bl	1aa0 <__printf_veneer>
	mw_sweep_settings.num_steps = span / achieved_step_size;
     c68:	ed97 5b02 	vldr	d5, [r7, #8]
     c6c:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
     c70:	ee85 7b06 	vdiv.f64	d7, d5, d6
     c74:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     c78:	ee17 2a90 	vmov	r2, s15
     c7c:	4b54      	ldr	r3, [pc, #336]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     c7e:	60da      	str	r2, [r3, #12]

	/* Can avoid spurs if frequency requested can be encoded exactly  */
	start_freq = ((long)(start_freq/unit_step_size_Hz)) * unit_step_size_Hz;
     c80:	ed97 5b10 	vldr	d5, [r7, #64]	; 0x40
     c84:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     c88:	ee85 7b06 	vdiv.f64	d7, d5, d6
     c8c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
     c90:	eeb8 7be7 	vcvt.f64.s32	d7, s15
     c94:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     c98:	ee26 7b07 	vmul.f64	d7, d6, d7
     c9c:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40

	/* Calculate the N division ratio, extracting the fractional and integer parts */
	const double N = ((start_freq * mw_sweep_settings.k) / REF_FREQ);
     ca0:	4b4b      	ldr	r3, [pc, #300]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     ca2:	785b      	ldrb	r3, [r3, #1]
     ca4:	ee07 3a90 	vmov	s15, r3
     ca8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     cac:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
     cb0:	ee26 6b07 	vmul.f64	d6, d6, d7
     cb4:	ed9f 5b3c 	vldr	d5, [pc, #240]	; da8 <calc_defined_step_MW_sweep+0x254>
     cb8:	ee86 7b05 	vdiv.f64	d7, d6, d5
     cbc:	ed87 7b08 	vstr	d7, [r7, #32]
	mw_sweep_settings.NINT = N;
     cc0:	ed97 7b08 	vldr	d7, [r7, #32]
     cc4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     cc8:	ee17 2a90 	vmov	r2, s15
     ccc:	4b40      	ldr	r3, [pc, #256]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     cce:	605a      	str	r2, [r3, #4]
	mw_sweep_settings.NFRAC_start = ((N - mw_sweep_settings.NINT) * (1 << 24)) + 0.5;
     cd0:	4b3f      	ldr	r3, [pc, #252]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     cd2:	685b      	ldr	r3, [r3, #4]
     cd4:	ee07 3a90 	vmov	s15, r3
     cd8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     cdc:	ed97 6b08 	vldr	d6, [r7, #32]
     ce0:	ee36 7b47 	vsub.f64	d7, d6, d7
     ce4:	ed9f 6b32 	vldr	d6, [pc, #200]	; db0 <calc_defined_step_MW_sweep+0x25c>
     ce8:	ee27 7b06 	vmul.f64	d7, d7, d6
     cec:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     cf0:	ee37 7b06 	vadd.f64	d7, d7, d6
     cf4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     cf8:	ee17 2a90 	vmov	r2, s15
     cfc:	4b34      	ldr	r3, [pc, #208]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     cfe:	609a      	str	r2, [r3, #8]

	/* Calculate dwell time at each MW frequency */
	mw_sweep_settings.stabilise_time = MW_STABILISE_TIME_US; //Global MW stabilisation time
     d00:	f241 7270 	movw	r2, #6000	; 0x1770
     d04:	4b32      	ldr	r3, [pc, #200]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     d06:	619a      	str	r2, [r3, #24]
	mw_sweep_settings.dwell_time = pop_cycles_per_point * POP_period_us + TIMING_MARGIN_US;
     d08:	4b34      	ldr	r3, [pc, #208]	; (ddc <calc_defined_step_MW_sweep+0x288>)
     d0a:	681b      	ldr	r3, [r3, #0]
     d0c:	687a      	ldr	r2, [r7, #4]
     d0e:	fb02 f303 	mul.w	r3, r2, r3
     d12:	2264      	movs	r2, #100	; 0x64
     d14:	4413      	add	r3, r2
     d16:	4a2e      	ldr	r2, [pc, #184]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     d18:	61d3      	str	r3, [r2, #28]

	/* Calculate the period of a sweep */
	const double calc_sweep_time = (double)(MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time) * (double)(mw_sweep_settings.num_steps+1)/1000000;
     d1a:	f241 7270 	movw	r2, #6000	; 0x1770
     d1e:	2301      	movs	r3, #1
     d20:	441a      	add	r2, r3
     d22:	4b2b      	ldr	r3, [pc, #172]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     d24:	69db      	ldr	r3, [r3, #28]
     d26:	4413      	add	r3, r2
     d28:	ee07 3a90 	vmov	s15, r3
     d2c:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     d30:	4b27      	ldr	r3, [pc, #156]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     d32:	68db      	ldr	r3, [r3, #12]
     d34:	3301      	adds	r3, #1
     d36:	ee07 3a90 	vmov	s15, r3
     d3a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     d3e:	ee26 6b07 	vmul.f64	d6, d6, d7
     d42:	ed9f 5b1d 	vldr	d5, [pc, #116]	; db8 <calc_defined_step_MW_sweep+0x264>
     d46:	ee86 7b05 	vdiv.f64	d7, d6, d5
     d4a:	ed87 7b06 	vstr	d7, [r7, #24]
	printf("Sweep period: %.3g s\r\n", calc_sweep_time);
     d4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     d52:	4823      	ldr	r0, [pc, #140]	; (de0 <calc_defined_step_MW_sweep+0x28c>)
     d54:	f000 fea4 	bl	1aa0 <__printf_veneer>
	printf("%ld points, %.3g ms each\r\n", mw_sweep_settings.num_steps, 1000 * calc_sweep_time / (mw_sweep_settings.num_steps + 1));
     d58:	4b1d      	ldr	r3, [pc, #116]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     d5a:	68d9      	ldr	r1, [r3, #12]
     d5c:	ed97 7b06 	vldr	d7, [r7, #24]
     d60:	ed9f 6b17 	vldr	d6, [pc, #92]	; dc0 <calc_defined_step_MW_sweep+0x26c>
     d64:	ee27 6b06 	vmul.f64	d6, d7, d6
     d68:	4b19      	ldr	r3, [pc, #100]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     d6a:	68db      	ldr	r3, [r3, #12]
     d6c:	3301      	adds	r3, #1
     d6e:	ee07 3a90 	vmov	s15, r3
     d72:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     d76:	ee86 5b07 	vdiv.f64	d5, d6, d7
     d7a:	ec53 2b15 	vmov	r2, r3, d5
     d7e:	4819      	ldr	r0, [pc, #100]	; (de4 <calc_defined_step_MW_sweep+0x290>)
     d80:	f000 fe8e 	bl	1aa0 <__printf_veneer>

	mw_sweep_settings.current_point = 0;
     d84:	4b12      	ldr	r3, [pc, #72]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     d86:	2200      	movs	r2, #0
     d88:	625a      	str	r2, [r3, #36]	; 0x24
	mw_sweep_settings.sweep_period = calc_sweep_time;
     d8a:	4911      	ldr	r1, [pc, #68]	; (dd0 <calc_defined_step_MW_sweep+0x27c>)
     d8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     d90:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	//print_mw_sweep_settings();
	return(true);
     d94:	2301      	movs	r3, #1
}
     d96:	4618      	mov	r0, r3
     d98:	3748      	adds	r7, #72	; 0x48
     d9a:	46bd      	mov	sp, r7
     d9c:	bd80      	pop	{r7, pc}
     d9e:	bf00      	nop
     da0:	00000000 	.word	0x00000000
     da4:	41cdcd65 	.word	0x41cdcd65
     da8:	00000000 	.word	0x00000000
     dac:	4187d784 	.word	0x4187d784
     db0:	00000000 	.word	0x00000000
     db4:	41700000 	.word	0x41700000
     db8:	00000000 	.word	0x00000000
     dbc:	412e8480 	.word	0x412e8480
     dc0:	00000000 	.word	0x00000000
     dc4:	408f4000 	.word	0x408f4000
     dc8:	0801c5b4 	.word	0x0801c5b4
     dcc:	0801c5f8 	.word	0x0801c5f8
     dd0:	20000628 	.word	0x20000628
     dd4:	0801c618 	.word	0x0801c618
     dd8:	0801c650 	.word	0x0801c650
     ddc:	200005fc 	.word	0x200005fc
     de0:	0801c670 	.word	0x0801c670
     de4:	0801c688 	.word	0x0801c688

00000de8 <calc_fixed_time_MW_sweep>:
  * @param  Span in Hz
  * @param  Sweep period in s
  * @param  Additional time for scope sync
  * @retval Success/failure or early termination
  */
bool calc_fixed_time_MW_sweep(const double centre_freq, const double span, const double requested_sweep_period, const bool scope_sync_time) {
     de8:	b580      	push	{r7, lr}
     dea:	b09e      	sub	sp, #120	; 0x78
     dec:	af04      	add	r7, sp, #16
     dee:	ed87 0b06 	vstr	d0, [r7, #24]
     df2:	ed87 1b04 	vstr	d1, [r7, #16]
     df6:	ed87 2b02 	vstr	d2, [r7, #8]
     dfa:	4603      	mov	r3, r0
     dfc:	71fb      	strb	r3, [r7, #7]
	//Dwell time must be a minimum of one POP cycle
	//Overall dwell time should be at least 50% of sweep time
	//Number of points shall be maximised within the available time

	printf("MW sweep will have %.10g GHz centre frequency with %.5g Hz span, over %.3g s\r\n", centre_freq/1000000000, span, requested_sweep_period);
     dfe:	ed97 7b06 	vldr	d7, [r7, #24]
     e02:	ed9f 6b97 	vldr	d6, [pc, #604]	; 1060 <calc_fixed_time_MW_sweep+0x278>
     e06:	ee87 5b06 	vdiv.f64	d5, d7, d6
     e0a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     e0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
     e12:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     e16:	e9cd 2300 	strd	r2, r3, [sp]
     e1a:	ec53 2b15 	vmov	r2, r3, d5
     e1e:	4898      	ldr	r0, [pc, #608]	; (1080 <calc_fixed_time_MW_sweep+0x298>)
     e20:	f000 fe3e 	bl	1aa0 <__printf_veneer>
	mw_sweep_settings.sweep_type = FIXED_TIME;
     e24:	4b97      	ldr	r3, [pc, #604]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     e26:	2201      	movs	r2, #1
     e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	mw_sweep_settings.centre_freq = centre_freq;
     e2c:	4995      	ldr	r1, [pc, #596]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     e2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     e32:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	mw_sweep_settings.span = span;
     e36:	4993      	ldr	r1, [pc, #588]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     e38:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     e3c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	mw_sweep_settings.dwell_time = POP_period_us + TIMING_MARGIN_US; //minimum possible value of dwell_time in us
     e40:	4b91      	ldr	r3, [pc, #580]	; (1088 <calc_fixed_time_MW_sweep+0x2a0>)
     e42:	681b      	ldr	r3, [r3, #0]
     e44:	2264      	movs	r2, #100	; 0x64
     e46:	4413      	add	r3, r2
     e48:	4a8e      	ldr	r2, [pc, #568]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     e4a:	61d3      	str	r3, [r2, #28]
	uint32_t point_time = MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time; //minimum possible value in us
     e4c:	f241 7270 	movw	r2, #6000	; 0x1770
     e50:	2301      	movs	r3, #1
     e52:	441a      	add	r2, r3
     e54:	4b8b      	ldr	r3, [pc, #556]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     e56:	69db      	ldr	r3, [r3, #28]
     e58:	4413      	add	r3, r2
     e5a:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint32_t points_in_sweep = requested_sweep_period * (double)(1000000 / point_time); //maximum possible number of steps in sweep, rounded down to an integer
     e5c:	4a8b      	ldr	r2, [pc, #556]	; (108c <calc_fixed_time_MW_sweep+0x2a4>)
     e5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     e60:	fbb2 f3f3 	udiv	r3, r2, r3
     e64:	ee07 3a90 	vmov	s15, r3
     e68:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     e6c:	ed97 7b02 	vldr	d7, [r7, #8]
     e70:	ee26 7b07 	vmul.f64	d7, d6, d7
     e74:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     e78:	ee17 3a90 	vmov	r3, s15
     e7c:	65bb      	str	r3, [r7, #88]	; 0x58
	//printf("%lu points in sweep, maximum\r\n", points_in_sweep);

	/* now figure out the unit_step_size and how many steps will be taken in the span */

	/* Calculate start frequency */
	double start_freq = centre_freq - 0.5* span;
     e7e:	ed97 7b04 	vldr	d7, [r7, #16]
     e82:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     e86:	ee27 7b06 	vmul.f64	d7, d7, d6
     e8a:	ed97 6b06 	vldr	d6, [r7, #24]
     e8e:	ee36 7b47 	vsub.f64	d7, d6, d7
     e92:	ed87 7b14 	vstr	d7, [r7, #80]	; 0x50
	mw_sweep_settings.k = calculate_k(start_freq);
     e96:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
     e9a:	f000 f9b7 	bl	120c <calculate_k>
     e9e:	4603      	mov	r3, r0
     ea0:	b2da      	uxtb	r2, r3
     ea2:	4b78      	ldr	r3, [pc, #480]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     ea4:	705a      	strb	r2, [r3, #1]

	//steps should be evenly sized
	//selected step size should be an integer multiple of the unit step size
	//increase the step_size value until the sweep fits into the available period
	const double unit_step_size_Hz = REF_FREQ / (double) (mw_sweep_settings.k * (1 << 24)); //minimum step size possible
     ea6:	ed9f 5b70 	vldr	d5, [pc, #448]	; 1068 <calc_fixed_time_MW_sweep+0x280>
     eaa:	4b76      	ldr	r3, [pc, #472]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     eac:	785b      	ldrb	r3, [r3, #1]
     eae:	061b      	lsls	r3, r3, #24
     eb0:	ee07 3a90 	vmov	s15, r3
     eb4:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     eb8:	ee85 7b06 	vdiv.f64	d7, d5, d6
     ebc:	ed87 7b12 	vstr	d7, [r7, #72]	; 0x48
	//printf("Unit step size: %.3g Hz\r\n", unit_step_size_Hz);
	mw_sweep_settings.step_size = 1;
     ec0:	4b70      	ldr	r3, [pc, #448]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     ec2:	2201      	movs	r2, #1
     ec4:	611a      	str	r2, [r3, #16]
	while ((mw_sweep_settings.step_size * points_in_sweep) < (span / unit_step_size_Hz)) {
     ec6:	e004      	b.n	ed2 <calc_fixed_time_MW_sweep+0xea>
		mw_sweep_settings.step_size++;
     ec8:	4b6e      	ldr	r3, [pc, #440]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     eca:	691b      	ldr	r3, [r3, #16]
     ecc:	3301      	adds	r3, #1
     ece:	4a6d      	ldr	r2, [pc, #436]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     ed0:	6113      	str	r3, [r2, #16]
	while ((mw_sweep_settings.step_size * points_in_sweep) < (span / unit_step_size_Hz)) {
     ed2:	4b6c      	ldr	r3, [pc, #432]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     ed4:	691b      	ldr	r3, [r3, #16]
     ed6:	6dba      	ldr	r2, [r7, #88]	; 0x58
     ed8:	fb02 f303 	mul.w	r3, r2, r3
     edc:	ee07 3a90 	vmov	s15, r3
     ee0:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     ee4:	ed97 4b04 	vldr	d4, [r7, #16]
     ee8:	ed97 5b12 	vldr	d5, [r7, #72]	; 0x48
     eec:	ee84 7b05 	vdiv.f64	d7, d4, d5
     ef0:	eeb4 6bc7 	vcmpe.f64	d6, d7
     ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     ef8:	d4e6      	bmi.n	ec8 <calc_fixed_time_MW_sweep+0xe0>
	}
	const double achieved_step_size = (double) (mw_sweep_settings.step_size * unit_step_size_Hz);
     efa:	4b62      	ldr	r3, [pc, #392]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     efc:	691b      	ldr	r3, [r3, #16]
     efe:	ee07 3a90 	vmov	s15, r3
     f02:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     f06:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
     f0a:	ee26 7b07 	vmul.f64	d7, d6, d7
     f0e:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
	printf("Step size: %lu x unit step i.e. %.3g Hz\r\n", mw_sweep_settings.step_size, achieved_step_size);
     f12:	4b5c      	ldr	r3, [pc, #368]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     f14:	6919      	ldr	r1, [r3, #16]
     f16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
     f1a:	485d      	ldr	r0, [pc, #372]	; (1090 <calc_fixed_time_MW_sweep+0x2a8>)
     f1c:	f000 fdc0 	bl	1aa0 <__printf_veneer>

	//calculate number of steps in sweep and round down to an integer (must fit in time available)
	mw_sweep_settings.num_steps = (span / achieved_step_size);
     f20:	ed97 5b04 	vldr	d5, [r7, #16]
     f24:	ed97 6b10 	vldr	d6, [r7, #64]	; 0x40
     f28:	ee85 7b06 	vdiv.f64	d7, d5, d6
     f2c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     f30:	ee17 2a90 	vmov	r2, s15
     f34:	4b53      	ldr	r3, [pc, #332]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     f36:	60da      	str	r2, [r3, #12]

	const uint32_t point_time_us = 1000000 * requested_sweep_period / (mw_sweep_settings.num_steps + 1); //period of each point in us
     f38:	ed97 7b02 	vldr	d7, [r7, #8]
     f3c:	ed9f 6b4c 	vldr	d6, [pc, #304]	; 1070 <calc_fixed_time_MW_sweep+0x288>
     f40:	ee27 5b06 	vmul.f64	d5, d7, d6
     f44:	4b4f      	ldr	r3, [pc, #316]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     f46:	68db      	ldr	r3, [r3, #12]
     f48:	3301      	adds	r3, #1
     f4a:	ee07 3a90 	vmov	s15, r3
     f4e:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     f52:	ee85 7b06 	vdiv.f64	d7, d5, d6
     f56:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     f5a:	ee17 3a90 	vmov	r3, s15
     f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
//	printf("DEBUG point_time_us: %lu \r\n", point_time_us);
//	printf("DEBUG sweep time in us: %lu \r\n", point_time_us * (mw_sweep_settings.num_steps + 1));
	mw_sweep_settings.pop_cycles_per_point = (point_time_us - MW_STABILISE_TIME_US - TIMING_MARGIN_US - MW_PROCESSING_TIME_US)/POP_period_us;
     f60:	f241 7270 	movw	r2, #6000	; 0x1770
     f64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     f66:	1a9b      	subs	r3, r3, r2
     f68:	2264      	movs	r2, #100	; 0x64
     f6a:	1a9b      	subs	r3, r3, r2
     f6c:	2201      	movs	r2, #1
     f6e:	1a9a      	subs	r2, r3, r2
     f70:	4b45      	ldr	r3, [pc, #276]	; (1088 <calc_fixed_time_MW_sweep+0x2a0>)
     f72:	681b      	ldr	r3, [r3, #0]
     f74:	fbb2 f3f3 	udiv	r3, r2, r3
     f78:	4a42      	ldr	r2, [pc, #264]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     f7a:	6153      	str	r3, [r2, #20]
	printf("%lu points in sweep, %lu ms and %lu POP cycles each\r\n", mw_sweep_settings.num_steps + 1, point_time_us / 1000, mw_sweep_settings.pop_cycles_per_point);
     f7c:	4b41      	ldr	r3, [pc, #260]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     f7e:	68db      	ldr	r3, [r3, #12]
     f80:	1c59      	adds	r1, r3, #1
     f82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     f84:	4a43      	ldr	r2, [pc, #268]	; (1094 <calc_fixed_time_MW_sweep+0x2ac>)
     f86:	fba2 2303 	umull	r2, r3, r2, r3
     f8a:	099a      	lsrs	r2, r3, #6
     f8c:	4b3d      	ldr	r3, [pc, #244]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     f8e:	695b      	ldr	r3, [r3, #20]
     f90:	4841      	ldr	r0, [pc, #260]	; (1098 <calc_fixed_time_MW_sweep+0x2b0>)
     f92:	f000 fd85 	bl	1aa0 <__printf_veneer>
	uint32_t min_dwell_required_us = mw_sweep_settings.pop_cycles_per_point * POP_period_us + TIMING_MARGIN_US; //minimum dwell_time to achieve above
     f96:	4b3b      	ldr	r3, [pc, #236]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     f98:	695b      	ldr	r3, [r3, #20]
     f9a:	4a3b      	ldr	r2, [pc, #236]	; (1088 <calc_fixed_time_MW_sweep+0x2a0>)
     f9c:	6812      	ldr	r2, [r2, #0]
     f9e:	fb02 f303 	mul.w	r3, r2, r3
     fa2:	2264      	movs	r2, #100	; 0x64
     fa4:	4413      	add	r3, r2
     fa6:	63bb      	str	r3, [r7, #56]	; 0x38
	mw_sweep_settings.dwell_time = point_time_us - MW_STABILISE_TIME_US - MW_PROCESSING_TIME_US; //actual programmed dwell time
     fa8:	f241 7270 	movw	r2, #6000	; 0x1770
     fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     fae:	1a9b      	subs	r3, r3, r2
     fb0:	2201      	movs	r2, #1
     fb2:	1a9b      	subs	r3, r3, r2
     fb4:	4a33      	ldr	r2, [pc, #204]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     fb6:	61d3      	str	r3, [r2, #28]
	if (mw_sweep_settings.dwell_time < min_dwell_required_us) {
     fb8:	4b32      	ldr	r3, [pc, #200]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     fba:	69db      	ldr	r3, [r3, #28]
     fbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
     fbe:	429a      	cmp	r2, r3
     fc0:	d902      	bls.n	fc8 <calc_fixed_time_MW_sweep+0x1e0>
		mw_sweep_settings.dwell_time = min_dwell_required_us;
     fc2:	4a30      	ldr	r2, [pc, #192]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     fc6:	61d3      	str	r3, [r2, #28]
	}
//	printf("DEBUG dwell_time: %lu \r\n", mw_sweep_settings.dwell_time);
//	printf("DEBUG sweep time in us: %lu \r\n", (mw_sweep_settings.dwell_time + MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US) * (mw_sweep_settings.num_steps + 1));

	/* Double check - calculate the period of a sweep */
	double point_period = (double)(MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time)/1000000;
     fc8:	f241 7270 	movw	r2, #6000	; 0x1770
     fcc:	2301      	movs	r3, #1
     fce:	441a      	add	r2, r3
     fd0:	4b2c      	ldr	r3, [pc, #176]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     fd2:	69db      	ldr	r3, [r3, #28]
     fd4:	4413      	add	r3, r2
     fd6:	ee07 3a90 	vmov	s15, r3
     fda:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     fde:	ed9f 5b24 	vldr	d5, [pc, #144]	; 1070 <calc_fixed_time_MW_sweep+0x288>
     fe2:	ee86 7b05 	vdiv.f64	d7, d6, d5
     fe6:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
//	printf("Point period %f\r\n", point_period);
	double calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
     fea:	4b26      	ldr	r3, [pc, #152]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
     fec:	68db      	ldr	r3, [r3, #12]
     fee:	3301      	adds	r3, #1
     ff0:	ee07 3a90 	vmov	s15, r3
     ff4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     ff8:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     ffc:	ee26 7b07 	vmul.f64	d7, d6, d7
    1000:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60
//	printf("calc_sweep_time %f\r\n", calc_sweep_time);
	double min_sweep_time = (double)((min_dwell_required_us + MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US) * (mw_sweep_settings.num_steps + 1)) / 1000000;
    1004:	f241 7270 	movw	r2, #6000	; 0x1770
    1008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    100a:	4413      	add	r3, r2
    100c:	2201      	movs	r2, #1
    100e:	4413      	add	r3, r2
    1010:	4a1c      	ldr	r2, [pc, #112]	; (1084 <calc_fixed_time_MW_sweep+0x29c>)
    1012:	68d2      	ldr	r2, [r2, #12]
    1014:	3201      	adds	r2, #1
    1016:	fb02 f303 	mul.w	r3, r2, r3
    101a:	ee07 3a90 	vmov	s15, r3
    101e:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    1022:	ed9f 5b13 	vldr	d5, [pc, #76]	; 1070 <calc_fixed_time_MW_sweep+0x288>
    1026:	ee86 7b05 	vdiv.f64	d7, d6, d5
    102a:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	if (calc_sweep_time/min_sweep_time > 1.02) {
    102e:	ed97 5b18 	vldr	d5, [r7, #96]	; 0x60
    1032:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
    1036:	ee85 7b06 	vdiv.f64	d7, d5, d6
    103a:	ed9f 6b0f 	vldr	d6, [pc, #60]	; 1078 <calc_fixed_time_MW_sweep+0x290>
    103e:	eeb4 7bc6 	vcmpe.f64	d7, d6
    1042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1046:	dd2b      	ble.n	10a0 <calc_fixed_time_MW_sweep+0x2b8>
		printf("Sweep period %.4g s but could be reduced to %.4g s\r\n", calc_sweep_time, min_sweep_time);
    1048:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
    104c:	e9cd 2300 	strd	r2, r3, [sp]
    1050:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
    1054:	4811      	ldr	r0, [pc, #68]	; (109c <calc_fixed_time_MW_sweep+0x2b4>)
    1056:	f000 fd23 	bl	1aa0 <__printf_veneer>
    105a:	e029      	b.n	10b0 <calc_fixed_time_MW_sweep+0x2c8>
    105c:	f3af 8000 	nop.w
    1060:	00000000 	.word	0x00000000
    1064:	41cdcd65 	.word	0x41cdcd65
    1068:	00000000 	.word	0x00000000
    106c:	4187d784 	.word	0x4187d784
    1070:	00000000 	.word	0x00000000
    1074:	412e8480 	.word	0x412e8480
    1078:	851eb852 	.word	0x851eb852
    107c:	3ff051eb 	.word	0x3ff051eb
    1080:	0801c6a4 	.word	0x0801c6a4
    1084:	20000628 	.word	0x20000628
    1088:	200005fc 	.word	0x200005fc
    108c:	000f4240 	.word	0x000f4240
    1090:	0801c6f4 	.word	0x0801c6f4
    1094:	10624dd3 	.word	0x10624dd3
    1098:	0801c720 	.word	0x0801c720
    109c:	0801c758 	.word	0x0801c758
	} else {
		printf("Sweep period %.4g s is pretty much optimal for %lu POP samples per point\r\n", calc_sweep_time, mw_sweep_settings.pop_cycles_per_point);
    10a0:	4b57      	ldr	r3, [pc, #348]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    10a2:	695b      	ldr	r3, [r3, #20]
    10a4:	9300      	str	r3, [sp, #0]
    10a6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
    10aa:	4856      	ldr	r0, [pc, #344]	; (1204 <calc_fixed_time_MW_sweep+0x41c>)
    10ac:	f000 fcf8 	bl	1aa0 <__printf_veneer>

	//Period of MW sweep isn't precise as it's based on measured average processing time
	//Steps are increased by up to 10% to increase the sweep period to guarantee horizontal scope sync
	//These are added to the end of the sweep so that the centre frequency is still central
	//Sweep period will be increased by a maximum of 1s
	if (scope_sync_time) {
    10b0:	79fb      	ldrb	r3, [r7, #7]
    10b2:	2b00      	cmp	r3, #0
    10b4:	d044      	beq.n	1140 <calc_fixed_time_MW_sweep+0x358>

		mw_sweep_settings.num_steps = mw_sweep_settings.num_steps * 1.1 + 0.5;
    10b6:	4b52      	ldr	r3, [pc, #328]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    10b8:	68db      	ldr	r3, [r3, #12]
    10ba:	ee07 3a90 	vmov	s15, r3
    10be:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    10c2:	ed9f 6b49 	vldr	d6, [pc, #292]	; 11e8 <calc_fixed_time_MW_sweep+0x400>
    10c6:	ee27 7b06 	vmul.f64	d7, d7, d6
    10ca:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    10ce:	ee37 7b06 	vadd.f64	d7, d7, d6
    10d2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    10d6:	ee17 2a90 	vmov	r2, s15
    10da:	4b49      	ldr	r3, [pc, #292]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    10dc:	60da      	str	r2, [r3, #12]
//		printf("DEBUG #steps: %lu \r\n", mw_sweep_settings.num_steps);
		calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
    10de:	4b48      	ldr	r3, [pc, #288]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    10e0:	68db      	ldr	r3, [r3, #12]
    10e2:	3301      	adds	r3, #1
    10e4:	ee07 3a90 	vmov	s15, r3
    10e8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    10ec:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
    10f0:	ee26 7b07 	vmul.f64	d7, d6, d7
    10f4:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60

		/* Decrease number of steps if additional 10% is >1s */
//		printf("DEBUG calc_sweep_time - requested_sweep_period: %f \r\n", calc_sweep_time - requested_sweep_period);
		if ((calc_sweep_time - requested_sweep_period) > 1){
    10f8:	ed97 6b18 	vldr	d6, [r7, #96]	; 0x60
    10fc:	ed97 7b02 	vldr	d7, [r7, #8]
    1100:	ee36 7b47 	vsub.f64	d7, d6, d7
    1104:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
    1108:	eeb4 7bc6 	vcmpe.f64	d7, d6
    110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1110:	dd11      	ble.n	1136 <calc_fixed_time_MW_sweep+0x34e>
			mw_sweep_settings.num_steps--;
    1112:	4b3b      	ldr	r3, [pc, #236]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    1114:	68db      	ldr	r3, [r3, #12]
    1116:	3b01      	subs	r3, #1
    1118:	4a39      	ldr	r2, [pc, #228]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    111a:	60d3      	str	r3, [r2, #12]
			calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
    111c:	4b38      	ldr	r3, [pc, #224]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    111e:	68db      	ldr	r3, [r3, #12]
    1120:	3301      	adds	r3, #1
    1122:	ee07 3a90 	vmov	s15, r3
    1126:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    112a:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
    112e:	ee26 7b07 	vmul.f64	d7, d6, d7
    1132:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60
		}
//		printf("DEBUG #steps: %lu \r\n", mw_sweep_settings.num_steps);

		//Double check of the sweep period selected
		printf("Final calculated sweep period, including scope sync: %.3g s\r\n", calc_sweep_time);
    1136:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
    113a:	4833      	ldr	r0, [pc, #204]	; (1208 <calc_fixed_time_MW_sweep+0x420>)
    113c:	f000 fcb0 	bl	1aa0 <__printf_veneer>
	}

	/* Can avoid spurs if frequency requested can be encoded exactly  */
	start_freq = ((long)(start_freq/unit_step_size_Hz)) * unit_step_size_Hz;
    1140:	ed97 5b14 	vldr	d5, [r7, #80]	; 0x50
    1144:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
    1148:	ee85 7b06 	vdiv.f64	d7, d5, d6
    114c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
    1150:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    1154:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
    1158:	ee26 7b07 	vmul.f64	d7, d6, d7
    115c:	ed87 7b14 	vstr	d7, [r7, #80]	; 0x50

	/* Calculate the N division ratio, extracting the fractional and integer parts */
	const double N = ((start_freq * mw_sweep_settings.k) / REF_FREQ);
    1160:	4b27      	ldr	r3, [pc, #156]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    1162:	785b      	ldrb	r3, [r3, #1]
    1164:	ee07 3a90 	vmov	s15, r3
    1168:	eeb8 6be7 	vcvt.f64.s32	d6, s15
    116c:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
    1170:	ee26 6b07 	vmul.f64	d6, d6, d7
    1174:	ed9f 5b1e 	vldr	d5, [pc, #120]	; 11f0 <calc_fixed_time_MW_sweep+0x408>
    1178:	ee86 7b05 	vdiv.f64	d7, d6, d5
    117c:	ed87 7b08 	vstr	d7, [r7, #32]
	mw_sweep_settings.NINT = N;
    1180:	ed97 7b08 	vldr	d7, [r7, #32]
    1184:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1188:	ee17 2a90 	vmov	r2, s15
    118c:	4b1c      	ldr	r3, [pc, #112]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    118e:	605a      	str	r2, [r3, #4]
	mw_sweep_settings.NFRAC_start = ((N - mw_sweep_settings.NINT) * (1 << 24)) + 0.5;
    1190:	4b1b      	ldr	r3, [pc, #108]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    1192:	685b      	ldr	r3, [r3, #4]
    1194:	ee07 3a90 	vmov	s15, r3
    1198:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    119c:	ed97 6b08 	vldr	d6, [r7, #32]
    11a0:	ee36 7b47 	vsub.f64	d7, d6, d7
    11a4:	ed9f 6b14 	vldr	d6, [pc, #80]	; 11f8 <calc_fixed_time_MW_sweep+0x410>
    11a8:	ee27 7b06 	vmul.f64	d7, d7, d6
    11ac:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    11b0:	ee37 7b06 	vadd.f64	d7, d7, d6
    11b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    11b8:	ee17 2a90 	vmov	r2, s15
    11bc:	4b10      	ldr	r3, [pc, #64]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    11be:	609a      	str	r2, [r3, #8]
	mw_sweep_settings.current_point = 0;
    11c0:	4b0f      	ldr	r3, [pc, #60]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    11c2:	2200      	movs	r2, #0
    11c4:	625a      	str	r2, [r3, #36]	; 0x24
	mw_sweep_settings.sweep_period = calc_sweep_time;
    11c6:	490e      	ldr	r1, [pc, #56]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    11c8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
    11cc:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	mw_sweep_settings.stabilise_time = MW_STABILISE_TIME_US; //Global MW stabilisation time
    11d0:	f241 7270 	movw	r2, #6000	; 0x1770
    11d4:	4b0a      	ldr	r3, [pc, #40]	; (1200 <calc_fixed_time_MW_sweep+0x418>)
    11d6:	619a      	str	r2, [r3, #24]
//	print_mw_sweep_settings();
	return(true);
    11d8:	2301      	movs	r3, #1
}
    11da:	4618      	mov	r0, r3
    11dc:	3768      	adds	r7, #104	; 0x68
    11de:	46bd      	mov	sp, r7
    11e0:	bd80      	pop	{r7, pc}
    11e2:	bf00      	nop
    11e4:	f3af 8000 	nop.w
    11e8:	9999999a 	.word	0x9999999a
    11ec:	3ff19999 	.word	0x3ff19999
    11f0:	00000000 	.word	0x00000000
    11f4:	4187d784 	.word	0x4187d784
    11f8:	00000000 	.word	0x00000000
    11fc:	41700000 	.word	0x41700000
    1200:	20000628 	.word	0x20000628
    1204:	0801c790 	.word	0x0801c790
    1208:	0801c7dc 	.word	0x0801c7dc

0000120c <calculate_k>:

/**
  * @brief  Calculates k value
  * @retval k
  */
static const uint32_t calculate_k(const double frequency) {
    120c:	b480      	push	{r7}
    120e:	b085      	sub	sp, #20
    1210:	af00      	add	r7, sp, #0
    1212:	ed87 0b00 	vstr	d0, [r7]
	uint32_t k = VCO_MAX_FREQ / frequency;
    1216:	ed9f 5b10 	vldr	d5, [pc, #64]	; 1258 <calculate_k+0x4c>
    121a:	ed97 6b00 	vldr	d6, [r7]
    121e:	ee85 7b06 	vdiv.f64	d7, d5, d6
    1222:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1226:	ee17 3a90 	vmov	r3, s15
    122a:	60fb      	str	r3, [r7, #12]

	if (k != 1) {
    122c:	68fb      	ldr	r3, [r7, #12]
    122e:	2b01      	cmp	r3, #1
    1230:	d00b      	beq.n	124a <calculate_k+0x3e>
		while (k > 62 || k % 2) {
    1232:	e002      	b.n	123a <calculate_k+0x2e>
			k --;
    1234:	68fb      	ldr	r3, [r7, #12]
    1236:	3b01      	subs	r3, #1
    1238:	60fb      	str	r3, [r7, #12]
		while (k > 62 || k % 2) {
    123a:	68fb      	ldr	r3, [r7, #12]
    123c:	2b3e      	cmp	r3, #62	; 0x3e
    123e:	d8f9      	bhi.n	1234 <calculate_k+0x28>
    1240:	68fb      	ldr	r3, [r7, #12]
    1242:	f003 0301 	and.w	r3, r3, #1
    1246:	2b00      	cmp	r3, #0
    1248:	d1f4      	bne.n	1234 <calculate_k+0x28>
		}
	}
	return (k);
    124a:	68fb      	ldr	r3, [r7, #12]
}
    124c:	4618      	mov	r0, r3
    124e:	3714      	adds	r7, #20
    1250:	46bd      	mov	sp, r7
    1252:	f85d 7b04 	ldr.w	r7, [sp], #4
    1256:	4770      	bx	lr
    1258:	20000000 	.word	0x20000000
    125c:	41ee8c21 	.word	0x41ee8c21

00001260 <start_POP_calibration>:

/**
  * @brief  Starts the process of measuring the POP period
  * @retval None
  */
void start_POP_calibration(const bool cal_only) {
    1260:	b580      	push	{r7, lr}
    1262:	b082      	sub	sp, #8
    1264:	af00      	add	r7, sp, #0
    1266:	4603      	mov	r3, r0
    1268:	71fb      	strb	r3, [r7, #7]
	/* Requires ADC to be initialised and for HAL_ADC_ConvCpltCallback to be active */
	if (cal_only == true) {
    126a:	79fb      	ldrb	r3, [r7, #7]
    126c:	2b00      	cmp	r3, #0
    126e:	d003      	beq.n	1278 <start_POP_calibration+0x18>
		mw_sweep_settings.sweep_mode = POP_CAL_ONLY;
    1270:	4b0f      	ldr	r3, [pc, #60]	; (12b0 <start_POP_calibration+0x50>)
    1272:	2201      	movs	r2, #1
    1274:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); 	//Sets MW_invalid pin high to reset POP cycle
    1278:	2201      	movs	r2, #1
    127a:	2102      	movs	r1, #2
    127c:	480d      	ldr	r0, [pc, #52]	; (12b4 <start_POP_calibration+0x54>)
    127e:	f000 fc2b 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	HAL_Delay(10); // 10ms in case ADC was part-way through a conversion
    1282:	200a      	movs	r0, #10
    1284:	f000 fc10 	bl	1aa8 <__HAL_Delay_veneer>
	sample_count = 0; //reset sample count
    1288:	4b0b      	ldr	r3, [pc, #44]	; (12b8 <start_POP_calibration+0x58>)
    128a:	2200      	movs	r2, #0
    128c:	801a      	strh	r2, [r3, #0]
	mw_sweep_settings.state = MW_CALIBRATE;
    128e:	4b08      	ldr	r3, [pc, #32]	; (12b0 <start_POP_calibration+0x50>)
    1290:	2204      	movs	r2, #4
    1292:	701a      	strb	r2, [r3, #0]
	start_timer(MW_TIMER); //reset MW_timer and start counting
    1294:	4b09      	ldr	r3, [pc, #36]	; (12bc <start_POP_calibration+0x5c>)
    1296:	681b      	ldr	r3, [r3, #0]
    1298:	4618      	mov	r0, r3
    129a:	f000 fadf 	bl	185c <start_timer>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Restart POP cycle
    129e:	2200      	movs	r2, #0
    12a0:	2102      	movs	r1, #2
    12a2:	4804      	ldr	r0, [pc, #16]	; (12b4 <start_POP_calibration+0x54>)
    12a4:	f000 fc18 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	#ifdef MW_VERBOSE
		printf("POP calibration started\r\n");
	#endif //MW_VERBOSE
}
    12a8:	bf00      	nop
    12aa:	3708      	adds	r7, #8
    12ac:	46bd      	mov	sp, r7
    12ae:	bd80      	pop	{r7, pc}
    12b0:	20000628 	.word	0x20000628
    12b4:	58020400 	.word	0x58020400
    12b8:	200005fa 	.word	0x200005fa
    12bc:	2000001c 	.word	0x2000001c

000012c0 <start_MW_sweep>:

/**
  * @brief  Starts a MW sweep
  * @retval Success/failure
  */
static const bool start_MW_sweep(const bool single_sweep) {
    12c0:	b580      	push	{r7, lr}
    12c2:	b082      	sub	sp, #8
    12c4:	af00      	add	r7, sp, #0
    12c6:	4603      	mov	r3, r0
    12c8:	71fb      	strb	r3, [r7, #7]
	//uses settings from the mw_sweep_settings structure
	if (single_sweep == true) {
    12ca:	79fb      	ldrb	r3, [r7, #7]
    12cc:	2b00      	cmp	r3, #0
    12ce:	d003      	beq.n	12d8 <start_MW_sweep+0x18>
		mw_sweep_settings.sweep_mode = SWEEP_ONCE;
    12d0:	4b1c      	ldr	r3, [pc, #112]	; (1344 <start_MW_sweep+0x84>)
    12d2:	2202      	movs	r2, #2
    12d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET); // Assume MW lock, the LED will be disabled if lock fails.
    12d8:	2201      	movs	r2, #1
    12da:	2102      	movs	r1, #2
    12dc:	481a      	ldr	r0, [pc, #104]	; (1348 <start_MW_sweep+0x88>)
    12de:	f000 fbfb 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>

	#ifdef MW_VERBOSE
		printf("Setting trigger output low \r\n");
	#endif //MW_VERBOSE

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high
    12e2:	2201      	movs	r2, #1
    12e4:	2102      	movs	r1, #2
    12e6:	4819      	ldr	r0, [pc, #100]	; (134c <start_MW_sweep+0x8c>)
    12e8:	f000 fbf6 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
//	set_frequency(mw_sweep_settings.NINT, mw_sweep_settings.NFRAC_start, mw_sweep_settings.k, MANUAL_MUTE); //program initial MW frequency
	set_freq_regs(mw_sweep_settings.NINT, mw_sweep_settings.NFRAC_start, mw_sweep_settings.k); //program initial MW frequency
    12ec:	4b15      	ldr	r3, [pc, #84]	; (1344 <start_MW_sweep+0x84>)
    12ee:	685b      	ldr	r3, [r3, #4]
    12f0:	4a14      	ldr	r2, [pc, #80]	; (1344 <start_MW_sweep+0x84>)
    12f2:	6891      	ldr	r1, [r2, #8]
    12f4:	4a13      	ldr	r2, [pc, #76]	; (1344 <start_MW_sweep+0x84>)
    12f6:	7852      	ldrb	r2, [r2, #1]
    12f8:	4618      	mov	r0, r3
    12fa:	f7ff fb41 	bl	980 <set_freq_regs>
	mw_sweep_settings.state = MW_STABILISING; //waiting for MW output to stabilise
    12fe:	4b11      	ldr	r3, [pc, #68]	; (1344 <start_MW_sweep+0x84>)
    1300:	2202      	movs	r2, #2
    1302:	701a      	strb	r2, [r3, #0]
	mw_sweep_settings.current_point = 0; //currently on at start of ramp i.e. point 0
    1304:	4b0f      	ldr	r3, [pc, #60]	; (1344 <start_MW_sweep+0x84>)
    1306:	2200      	movs	r2, #0
    1308:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_Delay(10); // 10ms in case ADC was part-way through a conversion
    130a:	200a      	movs	r0, #10
    130c:	f000 fbcc 	bl	1aa8 <__HAL_Delay_veneer>
	sample_count = 0; //reset sample count
    1310:	4b0f      	ldr	r3, [pc, #60]	; (1350 <start_MW_sweep+0x90>)
    1312:	2200      	movs	r2, #0
    1314:	801a      	strh	r2, [r3, #0]
	/* Output used for triggering external scope */
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET); // Sets trigger output low
    1316:	2200      	movs	r2, #0
    1318:	2101      	movs	r1, #1
    131a:	480e      	ldr	r0, [pc, #56]	; (1354 <start_MW_sweep+0x94>)
    131c:	f000 fbdc 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	start_timer(MW_TIMER); //reset MW_timer (MW step timer) and start counting
    1320:	4b0d      	ldr	r3, [pc, #52]	; (1358 <start_MW_sweep+0x98>)
    1322:	681b      	ldr	r3, [r3, #0]
    1324:	4618      	mov	r0, r3
    1326:	f000 fa99 	bl	185c <start_timer>
	start_timer(SWEEP_TIMER); //reset general (sweep) timer and start counting
    132a:	4b0c      	ldr	r3, [pc, #48]	; (135c <start_MW_sweep+0x9c>)
    132c:	681b      	ldr	r3, [r3, #0]
    132e:	4618      	mov	r0, r3
    1330:	f000 fa94 	bl	185c <start_timer>
	sample_count = 0; //reset sample count
    1334:	4b06      	ldr	r3, [pc, #24]	; (1350 <start_MW_sweep+0x90>)
    1336:	2200      	movs	r2, #0
    1338:	801a      	strh	r2, [r3, #0]
	//known limitation - if the ADC has been recently triggered and HAL_ADC_ConvCpltCallback will increment sample_count by 1
	return(true);
    133a:	2301      	movs	r3, #1
}
    133c:	4618      	mov	r0, r3
    133e:	3708      	adds	r7, #8
    1340:	46bd      	mov	sp, r7
    1342:	bd80      	pop	{r7, pc}
    1344:	20000628 	.word	0x20000628
    1348:	58021000 	.word	0x58021000
    134c:	58020400 	.word	0x58020400
    1350:	200005fa 	.word	0x200005fa
    1354:	58021800 	.word	0x58021800
    1358:	2000001c 	.word	0x2000001c
    135c:	20000020 	.word	0x20000020

00001360 <start_continuous_MW_sweep>:

/**
  * @brief  Starts a continuous MW calibrate/sweep cycle
  * @retval None
  */
void start_continuous_MW_sweep(void) {
    1360:	b580      	push	{r7, lr}
    1362:	af00      	add	r7, sp, #0
	mw_sweep_settings.sweep_mode = CONTINUOUS_SWEEP;
    1364:	4b04      	ldr	r3, [pc, #16]	; (1378 <start_continuous_MW_sweep+0x18>)
    1366:	2200      	movs	r2, #0
    1368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	start_POP_calibration(false);
    136c:	2000      	movs	r0, #0
    136e:	f7ff ff77 	bl	1260 <start_POP_calibration>
}
    1372:	bf00      	nop
    1374:	bd80      	pop	{r7, pc}
    1376:	bf00      	nop
    1378:	20000628 	.word	0x20000628

0000137c <stop_MW_operation>:

/**
  * @brief  Stops MW operation e.g. for laser tuning
  * @retval None
  */
void stop_MW_operation(void) {
    137c:	b580      	push	{r7, lr}
    137e:	af00      	add	r7, sp, #0
	mw_sweep_settings.sweep_mode = MW_STOPPED;
    1380:	4b07      	ldr	r3, [pc, #28]	; (13a0 <stop_MW_operation+0x24>)
    1382:	2200      	movs	r2, #0
    1384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	stop_timer(MW_TIMER);
    1388:	4b06      	ldr	r3, [pc, #24]	; (13a4 <stop_MW_operation+0x28>)
    138a:	681b      	ldr	r3, [r3, #0]
    138c:	4618      	mov	r0, r3
    138e:	f000 fa83 	bl	1898 <stop_timer>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Ensures the ADC sample pulse is being generated
    1392:	2200      	movs	r2, #0
    1394:	2102      	movs	r1, #2
    1396:	4804      	ldr	r0, [pc, #16]	; (13a8 <stop_MW_operation+0x2c>)
    1398:	f000 fb9e 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
}
    139c:	bf00      	nop
    139e:	bd80      	pop	{r7, pc}
    13a0:	20000628 	.word	0x20000628
    13a4:	2000001c 	.word	0x2000001c
    13a8:	58020400 	.word	0x58020400

000013ac <MW_update>:

/**
  * @brief  Checks MW status to see if a timer has elapsed and if frequency needs changing.
  * @retval True if an action was taken
  */
const bool MW_update(void) {
    13ac:	b580      	push	{r7, lr}
    13ae:	b08a      	sub	sp, #40	; 0x28
    13b0:	af04      	add	r7, sp, #16
	uint8_t local_copy_of_MW_state = mw_sweep_settings.state; //hack to make switch statement behave
    13b2:	4b97      	ldr	r3, [pc, #604]	; (1610 <MW_update+0x264>)
    13b4:	781b      	ldrb	r3, [r3, #0]
    13b6:	75bb      	strb	r3, [r7, #22]
	//switch (mw_sweep_settings.state)
	bool action_taken = false;
    13b8:	2300      	movs	r3, #0
    13ba:	75fb      	strb	r3, [r7, #23]
	uint32_t sweep_period_us;
	switch (local_copy_of_MW_state)
    13bc:	7dbb      	ldrb	r3, [r7, #22]
    13be:	2b04      	cmp	r3, #4
    13c0:	f200 810b 	bhi.w	15da <MW_update+0x22e>
    13c4:	a201      	add	r2, pc, #4	; (adr r2, 13cc <MW_update+0x20>)
    13c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    13ca:	bf00      	nop
    13cc:	000015f3 	.word	0x000015f3
    13d0:	000015f3 	.word	0x000015f3
    13d4:	000013e1 	.word	0x000013e1
    13d8:	00001427 	.word	0x00001427
    13dc:	00001567 	.word	0x00001567
		case MW_STOPPED:
		case MW_FIXED_FREQ:
			break; //no action to take

		case MW_STABILISING: //waiting for MW output to stabilise
			if (check_timer(MW_TIMER) < MW_STABILISE_TIME_US) return(false); //Still waiting, no action taken
    13e0:	4b8c      	ldr	r3, [pc, #560]	; (1614 <MW_update+0x268>)
    13e2:	681b      	ldr	r3, [r3, #0]
    13e4:	4618      	mov	r0, r3
    13e6:	f000 fa69 	bl	18bc <check_timer>
    13ea:	4603      	mov	r3, r0
    13ec:	f241 7270 	movw	r2, #6000	; 0x1770
    13f0:	4293      	cmp	r3, r2
    13f2:	d201      	bcs.n	13f8 <MW_update+0x4c>
    13f4:	2300      	movs	r3, #0
    13f6:	e100      	b.n	15fa <MW_update+0x24e>
			//Otherwise MW stabilisation timer has elapsed
			stop_timer(MW_TIMER);
    13f8:	4b86      	ldr	r3, [pc, #536]	; (1614 <MW_update+0x268>)
    13fa:	681b      	ldr	r3, [r3, #0]
    13fc:	4618      	mov	r0, r3
    13fe:	f000 fa4b 	bl	1898 <stop_timer>
			HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Sets MW_invalid pin low as MW now stable
    1402:	2200      	movs	r2, #0
    1404:	2102      	movs	r1, #2
    1406:	4884      	ldr	r0, [pc, #528]	; (1618 <MW_update+0x26c>)
    1408:	f000 fb66 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
			reset_adc_samples(); //clear any data in the adc sample buffer
    140c:	f7ff f888 	bl	520 <reset_adc_samples>
			mw_sweep_settings.state = MW_DWELL;
    1410:	4b7f      	ldr	r3, [pc, #508]	; (1610 <MW_update+0x264>)
    1412:	2203      	movs	r2, #3
    1414:	701a      	strb	r2, [r3, #0]
			start_timer(MW_TIMER); //Restart timer for DWELL time
    1416:	4b7f      	ldr	r3, [pc, #508]	; (1614 <MW_update+0x268>)
    1418:	681b      	ldr	r3, [r3, #0]
    141a:	4618      	mov	r0, r3
    141c:	f000 fa1e 	bl	185c <start_timer>
			action_taken = true;
    1420:	2301      	movs	r3, #1
    1422:	75fb      	strb	r3, [r7, #23]
			break;
    1424:	e0e8      	b.n	15f8 <MW_update+0x24c>

		case MW_DWELL: //valid MW output waiting for end of dwell time
			if (check_timer(MW_TIMER) < mw_sweep_settings.dwell_time) return(false); //Still waiting
    1426:	4b7b      	ldr	r3, [pc, #492]	; (1614 <MW_update+0x268>)
    1428:	681b      	ldr	r3, [r3, #0]
    142a:	4618      	mov	r0, r3
    142c:	f000 fa46 	bl	18bc <check_timer>
    1430:	4602      	mov	r2, r0
    1432:	4b77      	ldr	r3, [pc, #476]	; (1610 <MW_update+0x264>)
    1434:	69db      	ldr	r3, [r3, #28]
    1436:	429a      	cmp	r2, r3
    1438:	d201      	bcs.n	143e <MW_update+0x92>
    143a:	2300      	movs	r3, #0
    143c:	e0dd      	b.n	15fa <MW_update+0x24e>
			//Otherwise dwell timer has elapsed
			action_taken = true;
    143e:	2301      	movs	r3, #1
    1440:	75fb      	strb	r3, [r7, #23]
			stop_timer(MW_TIMER);
    1442:	4b74      	ldr	r3, [pc, #464]	; (1614 <MW_update+0x268>)
    1444:	681b      	ldr	r3, [r3, #0]
    1446:	4618      	mov	r0, r3
    1448:	f000 fa26 	bl	1898 <stop_timer>
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggles red LED
    144c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    1450:	4871      	ldr	r0, [pc, #452]	; (1618 <MW_update+0x26c>)
    1452:	f000 fb49 	bl	1ae8 <__HAL_GPIO_TogglePin_veneer>
			HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high as about to change frequency
    1456:	2201      	movs	r2, #1
    1458:	2102      	movs	r1, #2
    145a:	486f      	ldr	r0, [pc, #444]	; (1618 <MW_update+0x26c>)
    145c:	f000 fb3c 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
			mw_sweep_settings.state = MW_STABILISING;
    1460:	4b6b      	ldr	r3, [pc, #428]	; (1610 <MW_update+0x264>)
    1462:	2202      	movs	r2, #2
    1464:	701a      	strb	r2, [r3, #0]
			if (mw_sweep_settings.current_point == mw_sweep_settings.num_steps) { // All steps completed, tidy up and restart next sweep
    1466:	4b6a      	ldr	r3, [pc, #424]	; (1610 <MW_update+0x264>)
    1468:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    146a:	4b69      	ldr	r3, [pc, #420]	; (1610 <MW_update+0x264>)
    146c:	68db      	ldr	r3, [r3, #12]
    146e:	429a      	cmp	r2, r3
    1470:	d15c      	bne.n	152c <MW_update+0x180>
				HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
    1472:	2201      	movs	r2, #1
    1474:	2101      	movs	r1, #1
    1476:	4869      	ldr	r0, [pc, #420]	; (161c <MW_update+0x270>)
    1478:	f000 fb2e 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
				sweep_period_us=check_timer(SWEEP_TIMER);
    147c:	4b68      	ldr	r3, [pc, #416]	; (1620 <MW_update+0x274>)
    147e:	681b      	ldr	r3, [r3, #0]
    1480:	4618      	mov	r0, r3
    1482:	f000 fa1b 	bl	18bc <check_timer>
    1486:	60b8      	str	r0, [r7, #8]
				stop_timer(SWEEP_TIMER);
    1488:	4b65      	ldr	r3, [pc, #404]	; (1620 <MW_update+0x274>)
    148a:	681b      	ldr	r3, [r3, #0]
    148c:	4618      	mov	r0, r3
    148e:	f000 fa03 	bl	1898 <stop_timer>
				printf("Sweep complete in %.4g s. Expected %.4g s. %u samples\r\n", (double)(sweep_period_us)/1000000, mw_sweep_settings.sweep_period, sample_count);
    1492:	68bb      	ldr	r3, [r7, #8]
    1494:	ee07 3a90 	vmov	s15, r3
    1498:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    149c:	ed9f 6b5a 	vldr	d6, [pc, #360]	; 1608 <MW_update+0x25c>
    14a0:	ee87 5b06 	vdiv.f64	d5, d7, d6
    14a4:	4b5a      	ldr	r3, [pc, #360]	; (1610 <MW_update+0x264>)
    14a6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
    14aa:	495e      	ldr	r1, [pc, #376]	; (1624 <MW_update+0x278>)
    14ac:	8809      	ldrh	r1, [r1, #0]
    14ae:	b289      	uxth	r1, r1
    14b0:	9102      	str	r1, [sp, #8]
    14b2:	e9cd 2300 	strd	r2, r3, [sp]
    14b6:	ec53 2b15 	vmov	r2, r3, d5
    14ba:	485b      	ldr	r0, [pc, #364]	; (1628 <MW_update+0x27c>)
    14bc:	f000 faf0 	bl	1aa0 <__printf_veneer>
				/* Check if the ADC registered the correct number of samples */
				uint16_t expected_samples = mw_sweep_settings.pop_cycles_per_point * (mw_sweep_settings.num_steps + 1);
    14c0:	4b53      	ldr	r3, [pc, #332]	; (1610 <MW_update+0x264>)
    14c2:	695b      	ldr	r3, [r3, #20]
    14c4:	b29a      	uxth	r2, r3
    14c6:	4b52      	ldr	r3, [pc, #328]	; (1610 <MW_update+0x264>)
    14c8:	68db      	ldr	r3, [r3, #12]
    14ca:	3301      	adds	r3, #1
    14cc:	b29b      	uxth	r3, r3
    14ce:	fb12 f303 	smulbb	r3, r2, r3
    14d2:	80fb      	strh	r3, [r7, #6]
				uint16_t possible_samples = expected_samples + mw_sweep_settings.num_steps + 1;
    14d4:	4b4e      	ldr	r3, [pc, #312]	; (1610 <MW_update+0x264>)
    14d6:	68db      	ldr	r3, [r3, #12]
    14d8:	b29a      	uxth	r2, r3
    14da:	88fb      	ldrh	r3, [r7, #6]
    14dc:	4413      	add	r3, r2
    14de:	b29b      	uxth	r3, r3
    14e0:	3301      	adds	r3, #1
    14e2:	80bb      	strh	r3, [r7, #4]
//				printf("Sweep generated %u full POP cycles and registered %u samples\r\n", expected_samples, sample_count);
				if ((sample_count == expected_samples) || (sample_count == possible_samples)) {
    14e4:	4b4f      	ldr	r3, [pc, #316]	; (1624 <MW_update+0x278>)
    14e6:	881b      	ldrh	r3, [r3, #0]
    14e8:	b29b      	uxth	r3, r3
    14ea:	88fa      	ldrh	r2, [r7, #6]
    14ec:	429a      	cmp	r2, r3
    14ee:	d010      	beq.n	1512 <MW_update+0x166>
    14f0:	4b4c      	ldr	r3, [pc, #304]	; (1624 <MW_update+0x278>)
    14f2:	881b      	ldrh	r3, [r3, #0]
    14f4:	b29b      	uxth	r3, r3
    14f6:	88ba      	ldrh	r2, [r7, #4]
    14f8:	429a      	cmp	r2, r3
    14fa:	d00a      	beq.n	1512 <MW_update+0x166>
					#ifdef MW_VERBOSE
					printf("Sweep generated and successfully registered %u samples\r\n", sample_count);
					#endif //MW_VERBOSE
				} else {
					printf("Warning - sweep generated %u samples but %u registered\r\n", expected_samples, sample_count);
    14fc:	88fb      	ldrh	r3, [r7, #6]
    14fe:	4a49      	ldr	r2, [pc, #292]	; (1624 <MW_update+0x278>)
    1500:	8812      	ldrh	r2, [r2, #0]
    1502:	b292      	uxth	r2, r2
    1504:	4619      	mov	r1, r3
    1506:	4849      	ldr	r0, [pc, #292]	; (162c <MW_update+0x280>)
    1508:	f000 faca 	bl	1aa0 <__printf_veneer>
					printf("Timing of last sample is marginal\r\n");
    150c:	4848      	ldr	r0, [pc, #288]	; (1630 <MW_update+0x284>)
    150e:	f000 fac3 	bl	1a98 <__puts_veneer>
//				printf("MW processing time: %lu us\r\n", measured_processing_time_us);
//				if ((double)(measured_processing_time_us)/MW_PROCESSING_TIME_US > 1.1) {
//					printf("Warning - measured MW processing time (%lu us)is larger than the %lu us expected\r\n", measured_processing_time_us, MW_PROCESSING_TIME_US);
//				}
				#endif //MW_VERBOSE
				if (mw_sweep_settings.sweep_mode == SWEEP_ONCE) {//have reached the end of a single sweep and should stop
    1512:	4b3f      	ldr	r3, [pc, #252]	; (1610 <MW_update+0x264>)
    1514:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
    1518:	2b02      	cmp	r3, #2
    151a:	d103      	bne.n	1524 <MW_update+0x178>
					mw_sweep_settings.state = MW_STOPPED;
    151c:	4b3c      	ldr	r3, [pc, #240]	; (1610 <MW_update+0x264>)
    151e:	2200      	movs	r2, #0
    1520:	701a      	strb	r2, [r3, #0]
						printf("Failure to program value to DAC \r\n");
						Error_Handler();
					}
				#endif //RAMP_DAC
			}
			break;
    1522:	e069      	b.n	15f8 <MW_update+0x24c>
					start_MW_sweep(false); //restart the next MW sweep without updating mw_sweep_settings.sweep_mode
    1524:	2000      	movs	r0, #0
    1526:	f7ff fecb 	bl	12c0 <start_MW_sweep>
			break;
    152a:	e065      	b.n	15f8 <MW_update+0x24c>
				mw_sweep_settings.current_point++; //increment point counter
    152c:	4b38      	ldr	r3, [pc, #224]	; (1610 <MW_update+0x264>)
    152e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1530:	3301      	adds	r3, #1
    1532:	4a37      	ldr	r2, [pc, #220]	; (1610 <MW_update+0x264>)
    1534:	6253      	str	r3, [r2, #36]	; 0x24
				uint32_t local_NFRAC = mw_sweep_settings.NFRAC_start + mw_sweep_settings.step_size * mw_sweep_settings.current_point;
    1536:	4b36      	ldr	r3, [pc, #216]	; (1610 <MW_update+0x264>)
    1538:	689a      	ldr	r2, [r3, #8]
    153a:	4b35      	ldr	r3, [pc, #212]	; (1610 <MW_update+0x264>)
    153c:	691b      	ldr	r3, [r3, #16]
    153e:	4934      	ldr	r1, [pc, #208]	; (1610 <MW_update+0x264>)
    1540:	6a49      	ldr	r1, [r1, #36]	; 0x24
    1542:	fb01 f303 	mul.w	r3, r1, r3
    1546:	4413      	add	r3, r2
    1548:	60fb      	str	r3, [r7, #12]
				set_freq_regs(mw_sweep_settings.NINT, local_NFRAC, mw_sweep_settings.k); //program new MW frequency
    154a:	4b31      	ldr	r3, [pc, #196]	; (1610 <MW_update+0x264>)
    154c:	685b      	ldr	r3, [r3, #4]
    154e:	4a30      	ldr	r2, [pc, #192]	; (1610 <MW_update+0x264>)
    1550:	7852      	ldrb	r2, [r2, #1]
    1552:	68f9      	ldr	r1, [r7, #12]
    1554:	4618      	mov	r0, r3
    1556:	f7ff fa13 	bl	980 <set_freq_regs>
				start_timer(MW_TIMER); //Restart timer for MW stabilisation time
    155a:	4b2e      	ldr	r3, [pc, #184]	; (1614 <MW_update+0x268>)
    155c:	681b      	ldr	r3, [r3, #0]
    155e:	4618      	mov	r0, r3
    1560:	f000 f97c 	bl	185c <start_timer>
			break;
    1564:	e048      	b.n	15f8 <MW_update+0x24c>

		case MW_CALIBRATE: //Measures the elapsed time taken for 101 samples (100 POP cycles)
			if (sample_count >= 100) {//100 or more POP cycles have elapsed
    1566:	4b2f      	ldr	r3, [pc, #188]	; (1624 <MW_update+0x278>)
    1568:	881b      	ldrh	r3, [r3, #0]
    156a:	b29b      	uxth	r3, r3
    156c:	2b63      	cmp	r3, #99	; 0x63
    156e:	d942      	bls.n	15f6 <MW_update+0x24a>
				uint32_t total_POP_cal_period = check_timer(MW_TIMER);
    1570:	4b28      	ldr	r3, [pc, #160]	; (1614 <MW_update+0x268>)
    1572:	681b      	ldr	r3, [r3, #0]
    1574:	4618      	mov	r0, r3
    1576:	f000 f9a1 	bl	18bc <check_timer>
    157a:	6138      	str	r0, [r7, #16]
				POP_period_us = (float)(total_POP_cal_period) / 100 + 0.5;
    157c:	693b      	ldr	r3, [r7, #16]
    157e:	ee07 3a90 	vmov	s15, r3
    1582:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    1586:	eddf 6a2b 	vldr	s13, [pc, #172]	; 1634 <MW_update+0x288>
    158a:	eec7 7a26 	vdiv.f32	s15, s14, s13
    158e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
    1592:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    1596:	ee37 7b06 	vadd.f64	d7, d7, d6
    159a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    159e:	ee17 2a90 	vmov	r2, s15
    15a2:	4b25      	ldr	r3, [pc, #148]	; (1638 <MW_update+0x28c>)
    15a4:	601a      	str	r2, [r3, #0]
				stop_timer(MW_TIMER);
    15a6:	4b1b      	ldr	r3, [pc, #108]	; (1614 <MW_update+0x268>)
    15a8:	681b      	ldr	r3, [r3, #0]
    15aa:	4618      	mov	r0, r3
    15ac:	f000 f974 	bl	1898 <stop_timer>
				printf("POP period, averaged over 100 cycles: %lu us\r\n", POP_period_us);
    15b0:	4b21      	ldr	r3, [pc, #132]	; (1638 <MW_update+0x28c>)
    15b2:	681b      	ldr	r3, [r3, #0]
    15b4:	4619      	mov	r1, r3
    15b6:	4821      	ldr	r0, [pc, #132]	; (163c <MW_update+0x290>)
    15b8:	f000 fa72 	bl	1aa0 <__printf_veneer>
				action_taken = true;
    15bc:	2301      	movs	r3, #1
    15be:	75fb      	strb	r3, [r7, #23]
				if (mw_sweep_settings.sweep_mode == POP_CAL_ONLY) {//have reached the end of calibration and should stop
    15c0:	4b13      	ldr	r3, [pc, #76]	; (1610 <MW_update+0x264>)
    15c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
    15c6:	2b01      	cmp	r3, #1
    15c8:	d103      	bne.n	15d2 <MW_update+0x226>
					mw_sweep_settings.state = MW_STOPPED;
    15ca:	4b11      	ldr	r3, [pc, #68]	; (1610 <MW_update+0x264>)
    15cc:	2200      	movs	r2, #0
    15ce:	701a      	strb	r2, [r3, #0]
				} else {
						start_MW_sweep(false); //start MW_sweep without updating mw_sweep_settings.sweep_mode
				}
			}
			break;
    15d0:	e011      	b.n	15f6 <MW_update+0x24a>
						start_MW_sweep(false); //start MW_sweep without updating mw_sweep_settings.sweep_mode
    15d2:	2000      	movs	r0, #0
    15d4:	f7ff fe74 	bl	12c0 <start_MW_sweep>
			break;
    15d8:	e00d      	b.n	15f6 <MW_update+0x24a>

		default: // Other state
	       printf("MW_update has detected illegal state: %u \r\n", mw_sweep_settings.state);
    15da:	4b0d      	ldr	r3, [pc, #52]	; (1610 <MW_update+0x264>)
    15dc:	781b      	ldrb	r3, [r3, #0]
    15de:	4619      	mov	r1, r3
    15e0:	4817      	ldr	r0, [pc, #92]	; (1640 <MW_update+0x294>)
    15e2:	f000 fa5d 	bl	1aa0 <__printf_veneer>
	       printf("local version: %u \r\n", local_copy_of_MW_state);
    15e6:	7dbb      	ldrb	r3, [r7, #22]
    15e8:	4619      	mov	r1, r3
    15ea:	4816      	ldr	r0, [pc, #88]	; (1644 <MW_update+0x298>)
    15ec:	f000 fa58 	bl	1aa0 <__printf_veneer>
    15f0:	e002      	b.n	15f8 <MW_update+0x24c>
			break; //no action to take
    15f2:	bf00      	nop
    15f4:	e000      	b.n	15f8 <MW_update+0x24c>
			break;
    15f6:	bf00      	nop
	}
    return(action_taken);
    15f8:	7dfb      	ldrb	r3, [r7, #23]
}
    15fa:	4618      	mov	r0, r3
    15fc:	3718      	adds	r7, #24
    15fe:	46bd      	mov	sp, r7
    1600:	bd80      	pop	{r7, pc}
    1602:	bf00      	nop
    1604:	f3af 8000 	nop.w
    1608:	00000000 	.word	0x00000000
    160c:	412e8480 	.word	0x412e8480
    1610:	20000628 	.word	0x20000628
    1614:	2000001c 	.word	0x2000001c
    1618:	58020400 	.word	0x58020400
    161c:	58021800 	.word	0x58021800
    1620:	20000020 	.word	0x20000020
    1624:	200005fa 	.word	0x200005fa
    1628:	0801c81c 	.word	0x0801c81c
    162c:	0801c854 	.word	0x0801c854
    1630:	0801c890 	.word	0x0801c890
    1634:	42c80000 	.word	0x42c80000
    1638:	200005fc 	.word	0x200005fc
    163c:	0801c8b4 	.word	0x0801c8b4
    1640:	0801c8e4 	.word	0x0801c8e4
    1644:	0801c910 	.word	0x0801c910

00001648 <MW_frequency_toggle>:
//}

/* Function to check MW settling time
 * Toggles between two MW frequencies
 */
void MW_frequency_toggle (const double f_one, const double f_two) {
    1648:	b580      	push	{r7, lr}
    164a:	b090      	sub	sp, #64	; 0x40
    164c:	af02      	add	r7, sp, #8
    164e:	ed87 0b02 	vstr	d0, [r7, #8]
    1652:	ed87 1b00 	vstr	d1, [r7]
	printf("MW frequency toggling experiment\r\n");
    1656:	486a      	ldr	r0, [pc, #424]	; (1800 <MW_frequency_toggle+0x1b8>)
    1658:	f000 fa1e 	bl	1a98 <__puts_veneer>
	printf("Toggling between %.10g and %.10g GHz\r\n", f_one/1000000000, f_two/1000000000);
    165c:	ed97 7b02 	vldr	d7, [r7, #8]
    1660:	ed9f 6b5f 	vldr	d6, [pc, #380]	; 17e0 <MW_frequency_toggle+0x198>
    1664:	ee87 4b06 	vdiv.f64	d4, d7, d6
    1668:	ed97 6b00 	vldr	d6, [r7]
    166c:	ed9f 5b5c 	vldr	d5, [pc, #368]	; 17e0 <MW_frequency_toggle+0x198>
    1670:	ee86 7b05 	vdiv.f64	d7, d6, d5
    1674:	ed8d 7b00 	vstr	d7, [sp]
    1678:	ec53 2b14 	vmov	r2, r3, d4
    167c:	4861      	ldr	r0, [pc, #388]	; (1804 <MW_frequency_toggle+0x1bc>)
    167e:	f000 fa0f 	bl	1aa0 <__printf_veneer>

	/* For the k divider we need to find the smallest even integer or use a max of 62*/
	uint32_t k_one = VCO_MAX_FREQ / f_one;
    1682:	ed9f 5b59 	vldr	d5, [pc, #356]	; 17e8 <MW_frequency_toggle+0x1a0>
    1686:	ed97 6b02 	vldr	d6, [r7, #8]
    168a:	ee85 7b06 	vdiv.f64	d7, d5, d6
    168e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1692:	ee17 3a90 	vmov	r3, s15
    1696:	637b      	str	r3, [r7, #52]	; 0x34
	if (k_one != 1) {
    1698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    169a:	2b01      	cmp	r3, #1
    169c:	d00b      	beq.n	16b6 <MW_frequency_toggle+0x6e>
		while (k_one > 62 || k_one % 2) {
    169e:	e002      	b.n	16a6 <MW_frequency_toggle+0x5e>
			k_one--;
    16a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    16a2:	3b01      	subs	r3, #1
    16a4:	637b      	str	r3, [r7, #52]	; 0x34
		while (k_one > 62 || k_one % 2) {
    16a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    16a8:	2b3e      	cmp	r3, #62	; 0x3e
    16aa:	d8f9      	bhi.n	16a0 <MW_frequency_toggle+0x58>
    16ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    16ae:	f003 0301 	and.w	r3, r3, #1
    16b2:	2b00      	cmp	r3, #0
    16b4:	d1f4      	bne.n	16a0 <MW_frequency_toggle+0x58>
		}
	}
	uint32_t k_two = VCO_MAX_FREQ / f_two;
    16b6:	ed9f 5b4c 	vldr	d5, [pc, #304]	; 17e8 <MW_frequency_toggle+0x1a0>
    16ba:	ed97 6b00 	vldr	d6, [r7]
    16be:	ee85 7b06 	vdiv.f64	d7, d5, d6
    16c2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    16c6:	ee17 3a90 	vmov	r3, s15
    16ca:	633b      	str	r3, [r7, #48]	; 0x30
	if (k_two != 1) {
    16cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    16ce:	2b01      	cmp	r3, #1
    16d0:	d00b      	beq.n	16ea <MW_frequency_toggle+0xa2>
		while (k_two > 62 || k_two % 2) {
    16d2:	e002      	b.n	16da <MW_frequency_toggle+0x92>
			k_two--;
    16d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    16d6:	3b01      	subs	r3, #1
    16d8:	633b      	str	r3, [r7, #48]	; 0x30
		while (k_two > 62 || k_two % 2) {
    16da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    16dc:	2b3e      	cmp	r3, #62	; 0x3e
    16de:	d8f9      	bhi.n	16d4 <MW_frequency_toggle+0x8c>
    16e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    16e2:	f003 0301 	and.w	r3, r3, #1
    16e6:	2b00      	cmp	r3, #0
    16e8:	d1f4      	bne.n	16d4 <MW_frequency_toggle+0x8c>
		}
	}

	const double N_one = ((f_one * k_one) / REF_FREQ);
    16ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    16ec:	ee07 3a90 	vmov	s15, r3
    16f0:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    16f4:	ed97 7b02 	vldr	d7, [r7, #8]
    16f8:	ee26 6b07 	vmul.f64	d6, d6, d7
    16fc:	ed9f 5b3c 	vldr	d5, [pc, #240]	; 17f0 <MW_frequency_toggle+0x1a8>
    1700:	ee86 7b05 	vdiv.f64	d7, d6, d5
    1704:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	const double N_two = ((f_two * k_two) / REF_FREQ);
    1708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    170a:	ee07 3a90 	vmov	s15, r3
    170e:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    1712:	ed97 7b00 	vldr	d7, [r7]
    1716:	ee26 6b07 	vmul.f64	d6, d6, d7
    171a:	ed9f 5b35 	vldr	d5, [pc, #212]	; 17f0 <MW_frequency_toggle+0x1a8>
    171e:	ee86 7b05 	vdiv.f64	d7, d6, d5
    1722:	ed87 7b08 	vstr	d7, [r7, #32]

	/* Extract the fractional and integer parts */
	const uint32_t N_one_INT = N_one;
    1726:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
    172a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    172e:	ee17 3a90 	vmov	r3, s15
    1732:	61fb      	str	r3, [r7, #28]
	const uint32_t N_one_FRAC = ((N_one - N_one_INT) * (1 << 24)) + 0.5;
    1734:	69fb      	ldr	r3, [r7, #28]
    1736:	ee07 3a90 	vmov	s15, r3
    173a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    173e:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
    1742:	ee36 7b47 	vsub.f64	d7, d6, d7
    1746:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 17f8 <MW_frequency_toggle+0x1b0>
    174a:	ee27 7b06 	vmul.f64	d7, d7, d6
    174e:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    1752:	ee37 7b06 	vadd.f64	d7, d7, d6
    1756:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    175a:	ee17 3a90 	vmov	r3, s15
    175e:	61bb      	str	r3, [r7, #24]
	const uint32_t N_two_INT = N_two;
    1760:	ed97 7b08 	vldr	d7, [r7, #32]
    1764:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1768:	ee17 3a90 	vmov	r3, s15
    176c:	617b      	str	r3, [r7, #20]
	const uint32_t N_two_FRAC = ((N_two - N_two_INT) * (1 << 24)) + 0.5;
    176e:	697b      	ldr	r3, [r7, #20]
    1770:	ee07 3a90 	vmov	s15, r3
    1774:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    1778:	ed97 6b08 	vldr	d6, [r7, #32]
    177c:	ee36 7b47 	vsub.f64	d7, d6, d7
    1780:	ed9f 6b1d 	vldr	d6, [pc, #116]	; 17f8 <MW_frequency_toggle+0x1b0>
    1784:	ee27 7b06 	vmul.f64	d7, d7, d6
    1788:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    178c:	ee37 7b06 	vadd.f64	d7, d7, d6
    1790:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1794:	ee17 3a90 	vmov	r3, s15
    1798:	613b      	str	r3, [r7, #16]

	while (1) {
	set_freq_regs(N_one_INT, N_one_FRAC, k_one); //Program necessary values for f_one
    179a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    179c:	69b9      	ldr	r1, [r7, #24]
    179e:	69f8      	ldr	r0, [r7, #28]
    17a0:	f7ff f8ee 	bl	980 <set_freq_regs>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET); // Sets trigger output low
    17a4:	2200      	movs	r2, #0
    17a6:	2101      	movs	r1, #1
    17a8:	4817      	ldr	r0, [pc, #92]	; (1808 <MW_frequency_toggle+0x1c0>)
    17aa:	f000 f995 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	timer_delay(SLOW_TIMER, 100); //10ms delay
    17ae:	4b17      	ldr	r3, [pc, #92]	; (180c <MW_frequency_toggle+0x1c4>)
    17b0:	681b      	ldr	r3, [r3, #0]
    17b2:	2164      	movs	r1, #100	; 0x64
    17b4:	4618      	mov	r0, r3
    17b6:	f000 f88d 	bl	18d4 <timer_delay>
	set_freq_regs(N_two_INT, N_two_FRAC, k_two); //Program necessary values for f_two
    17ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    17bc:	6939      	ldr	r1, [r7, #16]
    17be:	6978      	ldr	r0, [r7, #20]
    17c0:	f7ff f8de 	bl	980 <set_freq_regs>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
    17c4:	2201      	movs	r2, #1
    17c6:	2101      	movs	r1, #1
    17c8:	480f      	ldr	r0, [pc, #60]	; (1808 <MW_frequency_toggle+0x1c0>)
    17ca:	f000 f985 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	timer_delay(SLOW_TIMER, 100); //10ms delay
    17ce:	4b0f      	ldr	r3, [pc, #60]	; (180c <MW_frequency_toggle+0x1c4>)
    17d0:	681b      	ldr	r3, [r3, #0]
    17d2:	2164      	movs	r1, #100	; 0x64
    17d4:	4618      	mov	r0, r3
    17d6:	f000 f87d 	bl	18d4 <timer_delay>
	set_freq_regs(N_one_INT, N_one_FRAC, k_one); //Program necessary values for f_one
    17da:	e7de      	b.n	179a <MW_frequency_toggle+0x152>
    17dc:	f3af 8000 	nop.w
    17e0:	00000000 	.word	0x00000000
    17e4:	41cdcd65 	.word	0x41cdcd65
    17e8:	20000000 	.word	0x20000000
    17ec:	41ee8c21 	.word	0x41ee8c21
    17f0:	00000000 	.word	0x00000000
    17f4:	4187d784 	.word	0x4187d784
    17f8:	00000000 	.word	0x00000000
    17fc:	41700000 	.word	0x41700000
    1800:	0801c928 	.word	0x0801c928
    1804:	0801c94c 	.word	0x0801c94c
    1808:	58021800 	.word	0x58021800
    180c:	20000018 	.word	0x20000018

00001810 <set_SDO_output>:
/* Selects SDO pin connectivity/functionality
 * By default, the SDO pin will output 'Lock detect' but can be connected
 * to other internal signals. See table 2.15 of HMC835 datasheet (v04.1113)
 * for more details all options
 */
 void set_SDO_output(const uint32_t GPO_setting) {
    1810:	b580      	push	{r7, lr}
    1812:	b084      	sub	sp, #16
    1814:	af00      	add	r7, sp, #0
    1816:	6078      	str	r0, [r7, #4]
	//Default output on SDO pin is 'Lock detect output', value 0x01
	//VCO divider is 0x0A
	//See table 2.15 of HMC835 datasheet for more details (v04.1113)
	uint32_t read_data = 0x0;
    1818:	2300      	movs	r3, #0
    181a:	60fb      	str	r3, [r7, #12]

	if (GPO_setting > 31) {
    181c:	687b      	ldr	r3, [r7, #4]
    181e:	2b1f      	cmp	r3, #31
    1820:	d904      	bls.n	182c <set_SDO_output+0x1c>
		printf("SDO pin value must be less that 32\r\n");
    1822:	480d      	ldr	r0, [pc, #52]	; (1858 <set_SDO_output+0x48>)
    1824:	f000 f938 	bl	1a98 <__puts_veneer>
		Error_Handler();
    1828:	f000 f952 	bl	1ad0 <__Error_Handler_veneer>
	}
	read_data = synth_readreg(GPO_REGISTER); // Get the current value.
    182c:	200f      	movs	r0, #15
    182e:	f7fe ff0d 	bl	64c <synth_readreg>
    1832:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFFE0; // Zero the first 5 LSBs.
    1834:	68fb      	ldr	r3, [r7, #12]
    1836:	f023 031f 	bic.w	r3, r3, #31
    183a:	60fb      	str	r3, [r7, #12]
	//read_data |= 0x0A; //Select VCO divider output
	read_data |= GPO_setting; //Select GPO output dependent on function input value
    183c:	68fa      	ldr	r2, [r7, #12]
    183e:	687b      	ldr	r3, [r7, #4]
    1840:	4313      	orrs	r3, r2
    1842:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GPO_REGISTER, 0x0, VERIFY); // Update the GPO register.
    1844:	2301      	movs	r3, #1
    1846:	2200      	movs	r2, #0
    1848:	210f      	movs	r1, #15
    184a:	68f8      	ldr	r0, [r7, #12]
    184c:	f7fe fe84 	bl	558 <synth_writereg>
}
    1850:	bf00      	nop
    1852:	3710      	adds	r7, #16
    1854:	46bd      	mov	sp, r7
    1856:	bd80      	pop	{r7, pc}
    1858:	0801c974 	.word	0x0801c974

0000185c <start_timer>:

/**
  * @brief  Starts a timer.
  * @retval uint32_t
  */
uint32_t start_timer(TIM_TypeDef * timer) {
    185c:	b480      	push	{r7}
    185e:	b083      	sub	sp, #12
    1860:	af00      	add	r7, sp, #0
    1862:	6078      	str	r0, [r7, #4]

	timer->CR1 &= ~(TIM_CR1_CEN);
    1864:	687b      	ldr	r3, [r7, #4]
    1866:	681b      	ldr	r3, [r3, #0]
    1868:	f023 0201 	bic.w	r2, r3, #1
    186c:	687b      	ldr	r3, [r7, #4]
    186e:	601a      	str	r2, [r3, #0]
	timer->EGR |= TIM_EGR_UG;  // Reset CNT and PSC
    1870:	687b      	ldr	r3, [r7, #4]
    1872:	695b      	ldr	r3, [r3, #20]
    1874:	f043 0201 	orr.w	r2, r3, #1
    1878:	687b      	ldr	r3, [r7, #4]
    187a:	615a      	str	r2, [r3, #20]
	timer->CR1 |= TIM_CR1_CEN;
    187c:	687b      	ldr	r3, [r7, #4]
    187e:	681b      	ldr	r3, [r3, #0]
    1880:	f043 0201 	orr.w	r2, r3, #1
    1884:	687b      	ldr	r3, [r7, #4]
    1886:	601a      	str	r2, [r3, #0]
	//printf("Started timer with returned CNT value: %ld \r\n", timer->CNT);
	return timer->CNT;
    1888:	687b      	ldr	r3, [r7, #4]
    188a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    188c:	4618      	mov	r0, r3
    188e:	370c      	adds	r7, #12
    1890:	46bd      	mov	sp, r7
    1892:	f85d 7b04 	ldr.w	r7, [sp], #4
    1896:	4770      	bx	lr

00001898 <stop_timer>:

/**
  * @brief  Stops a timer.
  * @retval uint32_t
  */
uint32_t stop_timer(TIM_TypeDef *timer) {
    1898:	b480      	push	{r7}
    189a:	b083      	sub	sp, #12
    189c:	af00      	add	r7, sp, #0
    189e:	6078      	str	r0, [r7, #4]

	timer->CR1 &= ~(TIM_CR1_CEN);
    18a0:	687b      	ldr	r3, [r7, #4]
    18a2:	681b      	ldr	r3, [r3, #0]
    18a4:	f023 0201 	bic.w	r2, r3, #1
    18a8:	687b      	ldr	r3, [r7, #4]
    18aa:	601a      	str	r2, [r3, #0]
	return timer->CNT;
    18ac:	687b      	ldr	r3, [r7, #4]
    18ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    18b0:	4618      	mov	r0, r3
    18b2:	370c      	adds	r7, #12
    18b4:	46bd      	mov	sp, r7
    18b6:	f85d 7b04 	ldr.w	r7, [sp], #4
    18ba:	4770      	bx	lr

000018bc <check_timer>:
/**
  * @brief  Returns timer counter value
  * @param  Timer
  * @retval Counter value
  */
uint32_t check_timer(TIM_TypeDef *timer) {
    18bc:	b480      	push	{r7}
    18be:	b083      	sub	sp, #12
    18c0:	af00      	add	r7, sp, #0
    18c2:	6078      	str	r0, [r7, #4]

	return timer->CNT;
    18c4:	687b      	ldr	r3, [r7, #4]
    18c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    18c8:	4618      	mov	r0, r3
    18ca:	370c      	adds	r7, #12
    18cc:	46bd      	mov	sp, r7
    18ce:	f85d 7b04 	ldr.w	r7, [sp], #4
    18d2:	4770      	bx	lr

000018d4 <timer_delay>:

/**
  * @brief  Uses a H/W timer to loop for the cycle count requested.
  */
void timer_delay(TIM_TypeDef *timer, const uint32_t delay_count){
    18d4:	b580      	push	{r7, lr}
    18d6:	b084      	sub	sp, #16
    18d8:	af00      	add	r7, sp, #0
    18da:	6078      	str	r0, [r7, #4]
    18dc:	6039      	str	r1, [r7, #0]
	/* Note that we don't consider overflow.
	 * FAST_TIMER will take approximately 65 ms to overflow.
	 * SLOW_TIMER will take 650ms
	 * MW_TIMER and SWEEP_TIMER will take 71 minutes */

	uint32_t start = start_timer(timer);
    18de:	6878      	ldr	r0, [r7, #4]
    18e0:	f7ff ffbc 	bl	185c <start_timer>
    18e4:	60f8      	str	r0, [r7, #12]
//	timer->EGR |= TIM_EGR_UG;  // Reset CNT and PSC
//	timer->CR1 |= TIM_CR1_CEN; // Enable the timer
//	uint32_t start = timer->CNT; // Get the start value of the timer

//	while((timer->CNT - start) < delay_count){} // Loop until delay_us has expired
	while(timer->CNT < delay_count){} // Loop until delay_us has expired
    18e6:	bf00      	nop
    18e8:	687b      	ldr	r3, [r7, #4]
    18ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    18ec:	683a      	ldr	r2, [r7, #0]
    18ee:	429a      	cmp	r2, r3
    18f0:	d8fa      	bhi.n	18e8 <timer_delay+0x14>

	stop_timer(timer);
    18f2:	6878      	ldr	r0, [r7, #4]
    18f4:	f7ff ffd0 	bl	1898 <stop_timer>
//	timer->CR1 &= ~(TIM_CR1_CEN); // Disable the timer

}
    18f8:	bf00      	nop
    18fa:	3710      	adds	r7, #16
    18fc:	46bd      	mov	sp, r7
    18fe:	bd80      	pop	{r7, pc}

00001900 <measure_POP_cycle>:
/**
  * @brief  Returns the measured period of a POP cycle as averaged over 20 cycles
  * @param  None
  * @retval Period expressed as an integer number of microseconds
  */
uint32_t measure_POP_cycle(void){
    1900:	b580      	push	{r7, lr}
    1902:	b084      	sub	sp, #16
    1904:	af00      	add	r7, sp, #0

	/* Measures the elapsed time taken for 20 POP cycles
	 * Relies on the ADC value changing every time a sample is taken
	 * ADC must be initialised before running
	 */
	uint32_t adc_value = 0;
    1906:	2300      	movs	r3, #0
    1908:	60fb      	str	r3, [r7, #12]
	uint32_t last_adc_value = 9999;
    190a:	f242 730f 	movw	r3, #9999	; 0x270f
    190e:	60bb      	str	r3, [r7, #8]
	uint8_t cycle_count = 0;
    1910:	2300      	movs	r3, #0
    1912:	71fb      	strb	r3, [r7, #7]
	uint32_t period;
	const uint8_t iterations = 20;
    1914:	2314      	movs	r3, #20
    1916:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); 	//Sets MW_invalid pin high to reset POP cycle
    1918:	2201      	movs	r2, #1
    191a:	2102      	movs	r1, #2
    191c:	4823      	ldr	r0, [pc, #140]	; (19ac <measure_POP_cycle+0xac>)
    191e:	f000 f8db 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	start_timer(MW_TIMER); //reset MW_timer and start counting
    1922:	4b23      	ldr	r3, [pc, #140]	; (19b0 <measure_POP_cycle+0xb0>)
    1924:	681b      	ldr	r3, [r3, #0]
    1926:	4618      	mov	r0, r3
    1928:	f7ff ff98 	bl	185c <start_timer>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Start POP cycle
    192c:	2200      	movs	r2, #0
    192e:	2102      	movs	r1, #2
    1930:	481e      	ldr	r0, [pc, #120]	; (19ac <measure_POP_cycle+0xac>)
    1932:	f000 f8d1 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>

	// get the ADC conversion value
	adc_value = HAL_ADC_GetValue(&hadc3);
    1936:	481f      	ldr	r0, [pc, #124]	; (19b4 <measure_POP_cycle+0xb4>)
    1938:	f000 f8be 	bl	1ab8 <__HAL_ADC_GetValue_veneer>
    193c:	60f8      	str	r0, [r7, #12]
	while (cycle_count < iterations) {
    193e:	e00c      	b.n	195a <measure_POP_cycle+0x5a>
		while (adc_value == last_adc_value) {
			adc_value = HAL_ADC_GetValue(&hadc3); //keep reading ADC until value changes
    1940:	481c      	ldr	r0, [pc, #112]	; (19b4 <measure_POP_cycle+0xb4>)
    1942:	f000 f8b9 	bl	1ab8 <__HAL_ADC_GetValue_veneer>
    1946:	60f8      	str	r0, [r7, #12]
		while (adc_value == last_adc_value) {
    1948:	68fa      	ldr	r2, [r7, #12]
    194a:	68bb      	ldr	r3, [r7, #8]
    194c:	429a      	cmp	r2, r3
    194e:	d0f7      	beq.n	1940 <measure_POP_cycle+0x40>
		}
		last_adc_value = adc_value;
    1950:	68fb      	ldr	r3, [r7, #12]
    1952:	60bb      	str	r3, [r7, #8]
		cycle_count++;
    1954:	79fb      	ldrb	r3, [r7, #7]
    1956:	3301      	adds	r3, #1
    1958:	71fb      	strb	r3, [r7, #7]
	while (cycle_count < iterations) {
    195a:	79fa      	ldrb	r2, [r7, #7]
    195c:	79bb      	ldrb	r3, [r7, #6]
    195e:	429a      	cmp	r2, r3
    1960:	d3f2      	bcc.n	1948 <measure_POP_cycle+0x48>
	}

	period = (float)(check_timer(MW_TIMER)) / iterations + 0.5;
    1962:	4b13      	ldr	r3, [pc, #76]	; (19b0 <measure_POP_cycle+0xb0>)
    1964:	681b      	ldr	r3, [r3, #0]
    1966:	4618      	mov	r0, r3
    1968:	f7ff ffa8 	bl	18bc <check_timer>
    196c:	ee07 0a90 	vmov	s15, r0
    1970:	eef8 6a67 	vcvt.f32.u32	s13, s15
    1974:	79bb      	ldrb	r3, [r7, #6]
    1976:	ee07 3a90 	vmov	s15, r3
    197a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    197e:	eec6 7a87 	vdiv.f32	s15, s13, s14
    1982:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
    1986:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    198a:	ee37 7b06 	vadd.f64	d7, d7, d6
    198e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1992:	ee17 3a90 	vmov	r3, s15
    1996:	603b      	str	r3, [r7, #0]
	stop_timer(MW_TIMER);
    1998:	4b05      	ldr	r3, [pc, #20]	; (19b0 <measure_POP_cycle+0xb0>)
    199a:	681b      	ldr	r3, [r3, #0]
    199c:	4618      	mov	r0, r3
    199e:	f7ff ff7b 	bl	1898 <stop_timer>
	#ifdef TIMER_VERBOSE
		printf("Time for %u POP cycles: %lu us\r\n", iterations, total_period);
		printf("POP period: %lu us\r\n", period);
	#endif //TIMER_VERBOSE
	return (period);
    19a2:	683b      	ldr	r3, [r7, #0]

}
    19a4:	4618      	mov	r0, r3
    19a6:	3710      	adds	r7, #16
    19a8:	46bd      	mov	sp, r7
    19aa:	bd80      	pop	{r7, pc}
    19ac:	58020400 	.word	0x58020400
    19b0:	2000001c 	.word	0x2000001c
    19b4:	2000025c 	.word	0x2000025c

000019b8 <start_pop>:

	printf("POP cycle stopped!\r\n");

}

void start_pop() {
    19b8:	b580      	push	{r7, lr}
    19ba:	af00      	add	r7, sp, #0

	/* Timer A is the LASER enable, Timer E is the microwave pulse */
	if (HAL_HRTIM_WaveformOutputStart(&hhrtim,
    19bc:	f240 1103 	movw	r1, #259	; 0x103
    19c0:	480f      	ldr	r0, [pc, #60]	; (1a00 <start_pop+0x48>)
    19c2:	f000 f87d 	bl	1ac0 <__HAL_HRTIM_WaveformOutputStart_veneer>
    19c6:	4603      	mov	r3, r0
    19c8:	2b00      	cmp	r3, #0
    19ca:	d004      	beq.n	19d6 <start_pop+0x1e>
	HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 | HRTIM_OUTPUT_TE1) != HAL_OK) {
		printf("Failed to start POP!\r\n");
    19cc:	480d      	ldr	r0, [pc, #52]	; (1a04 <start_pop+0x4c>)
    19ce:	f000 f863 	bl	1a98 <__puts_veneer>
		Error_Handler();
    19d2:	f000 f87d 	bl	1ad0 <__Error_Handler_veneer>
		Error_Handler();
	}

#endif

	if (HAL_HRTIM_WaveformCounterStart_IT(&hhrtim,
    19d6:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
    19da:	4809      	ldr	r0, [pc, #36]	; (1a00 <start_pop+0x48>)
    19dc:	f000 f858 	bl	1a90 <__HAL_HRTIM_WaveformCountStart_IT_veneer>
    19e0:	4603      	mov	r3, r0
    19e2:	2b00      	cmp	r3, #0
    19e4:	d004      	beq.n	19f0 <start_pop+0x38>
	HRTIM_TIMERID_TIMER_A | HRTIM_TIMERID_TIMER_E) != HAL_OK) {
		printf("POP failure point E!\r\n");
    19e6:	4808      	ldr	r0, [pc, #32]	; (1a08 <start_pop+0x50>)
    19e8:	f000 f856 	bl	1a98 <__puts_veneer>
		Error_Handler();
    19ec:	f000 f870 	bl	1ad0 <__Error_Handler_veneer>
	}

	pop_running = true;
    19f0:	4b06      	ldr	r3, [pc, #24]	; (1a0c <start_pop+0x54>)
    19f2:	2201      	movs	r2, #1
    19f4:	701a      	strb	r2, [r3, #0]

	printf("POP cycle running!\r\n");
    19f6:	4806      	ldr	r0, [pc, #24]	; (1a10 <start_pop+0x58>)
    19f8:	f000 f84e 	bl	1a98 <__puts_veneer>

}
    19fc:	bf00      	nop
    19fe:	bd80      	pop	{r7, pc}
    1a00:	200002d4 	.word	0x200002d4
    1a04:	0801c998 	.word	0x0801c998
    1a08:	0801c9b0 	.word	0x0801c9b0
    1a0c:	20000678 	.word	0x20000678
    1a10:	0801c9c8 	.word	0x0801c9c8

00001a14 <stop_pop>:
void stop_pop() {
    1a14:	b580      	push	{r7, lr}
    1a16:	af00      	add	r7, sp, #0
	if (HAL_HRTIM_WaveformOutputStop(&hhrtim,
    1a18:	f240 1103 	movw	r1, #259	; 0x103
    1a1c:	4813      	ldr	r0, [pc, #76]	; (1a6c <stop_pop+0x58>)
    1a1e:	f000 f85f 	bl	1ae0 <__HAL_HRTIM_WaveformOutputStop_veneer>
    1a22:	4603      	mov	r3, r0
    1a24:	2b00      	cmp	r3, #0
    1a26:	d004      	beq.n	1a32 <stop_pop+0x1e>
		printf("POP failure point A!\r\n");
    1a28:	4811      	ldr	r0, [pc, #68]	; (1a70 <stop_pop+0x5c>)
    1a2a:	f000 f835 	bl	1a98 <__puts_veneer>
		Error_Handler();
    1a2e:	f000 f84f 	bl	1ad0 <__Error_Handler_veneer>
	if (HAL_HRTIM_WaveformCounterStop_IT(&hhrtim,
    1a32:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
    1a36:	480d      	ldr	r0, [pc, #52]	; (1a6c <stop_pop+0x58>)
    1a38:	f000 f826 	bl	1a88 <__HAL_HRTIM_WaveformCountStop_IT_veneer>
    1a3c:	4603      	mov	r3, r0
    1a3e:	2b00      	cmp	r3, #0
    1a40:	d004      	beq.n	1a4c <stop_pop+0x38>
		printf("POP failure point B!\r\n");
    1a42:	480c      	ldr	r0, [pc, #48]	; (1a74 <stop_pop+0x60>)
    1a44:	f000 f828 	bl	1a98 <__puts_veneer>
		Error_Handler();
    1a48:	f000 f842 	bl	1ad0 <__Error_Handler_veneer>
	pop_cycle_count = 0;
    1a4c:	4b0a      	ldr	r3, [pc, #40]	; (1a78 <stop_pop+0x64>)
    1a4e:	2200      	movs	r2, #0
    1a50:	601a      	str	r2, [r3, #0]
	pop_running = false;
    1a52:	4b0a      	ldr	r3, [pc, #40]	; (1a7c <stop_pop+0x68>)
    1a54:	2200      	movs	r2, #0
    1a56:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0); //turn off amber LED
    1a58:	2200      	movs	r2, #0
    1a5a:	2102      	movs	r1, #2
    1a5c:	4808      	ldr	r0, [pc, #32]	; (1a80 <stop_pop+0x6c>)
    1a5e:	f000 f83b 	bl	1ad8 <__HAL_GPIO_WritePin_veneer>
	printf("POP cycle stopped!\r\n");
    1a62:	4808      	ldr	r0, [pc, #32]	; (1a84 <stop_pop+0x70>)
    1a64:	f000 f818 	bl	1a98 <__puts_veneer>
}
    1a68:	bf00      	nop
    1a6a:	bd80      	pop	{r7, pc}
    1a6c:	200002d4 	.word	0x200002d4
    1a70:	0801c9dc 	.word	0x0801c9dc
    1a74:	0801c9f4 	.word	0x0801c9f4
    1a78:	20000674 	.word	0x20000674
    1a7c:	20000678 	.word	0x20000678
    1a80:	58021000 	.word	0x58021000
    1a84:	0801ca0c 	.word	0x0801ca0c

00001a88 <__HAL_HRTIM_WaveformCountStop_IT_veneer>:
    1a88:	f85f f000 	ldr.w	pc, [pc]	; 1a8c <__HAL_HRTIM_WaveformCountStop_IT_veneer+0x4>
    1a8c:	080085d5 	.word	0x080085d5

00001a90 <__HAL_HRTIM_WaveformCountStart_IT_veneer>:
    1a90:	f85f f000 	ldr.w	pc, [pc]	; 1a94 <__HAL_HRTIM_WaveformCountStart_IT_veneer+0x4>
    1a94:	080084f5 	.word	0x080084f5

00001a98 <__puts_veneer>:
    1a98:	f85f f000 	ldr.w	pc, [pc]	; 1a9c <__puts_veneer+0x4>
    1a9c:	08019fa5 	.word	0x08019fa5

00001aa0 <__printf_veneer>:
    1aa0:	f85f f000 	ldr.w	pc, [pc]	; 1aa4 <__printf_veneer+0x4>
    1aa4:	08019ed9 	.word	0x08019ed9

00001aa8 <__HAL_Delay_veneer>:
    1aa8:	f85f f000 	ldr.w	pc, [pc]	; 1aac <__HAL_Delay_veneer+0x4>
    1aac:	080041a5 	.word	0x080041a5

00001ab0 <__HAL_DAC_SetValue_veneer>:
    1ab0:	f85f f000 	ldr.w	pc, [pc]	; 1ab4 <__HAL_DAC_SetValue_veneer+0x4>
    1ab4:	08006125 	.word	0x08006125

00001ab8 <__HAL_ADC_GetValue_veneer>:
    1ab8:	f85f f000 	ldr.w	pc, [pc]	; 1abc <__HAL_ADC_GetValue_veneer+0x4>
    1abc:	08004c51 	.word	0x08004c51

00001ac0 <__HAL_HRTIM_WaveformOutputStart_veneer>:
    1ac0:	f85f f000 	ldr.w	pc, [pc]	; 1ac4 <__HAL_HRTIM_WaveformOutputStart_veneer+0x4>
    1ac4:	0800843f 	.word	0x0800843f

00001ac8 <__HAL_GPIO_ReadPin_veneer>:
    1ac8:	f85f f000 	ldr.w	pc, [pc]	; 1acc <__HAL_GPIO_ReadPin_veneer+0x4>
    1acc:	08007d4d 	.word	0x08007d4d

00001ad0 <__Error_Handler_veneer>:
    1ad0:	f85f f000 	ldr.w	pc, [pc]	; 1ad4 <__Error_Handler_veneer+0x4>
    1ad4:	08003311 	.word	0x08003311

00001ad8 <__HAL_GPIO_WritePin_veneer>:
    1ad8:	f85f f000 	ldr.w	pc, [pc]	; 1adc <__HAL_GPIO_WritePin_veneer+0x4>
    1adc:	08007d7d 	.word	0x08007d7d

00001ae0 <__HAL_HRTIM_WaveformOutputStop_veneer>:
    1ae0:	f85f f000 	ldr.w	pc, [pc]	; 1ae4 <__HAL_HRTIM_WaveformOutputStop_veneer+0x4>
    1ae4:	08008499 	.word	0x08008499

00001ae8 <__HAL_GPIO_TogglePin_veneer>:
    1ae8:	f85f f000 	ldr.w	pc, [pc]	; 1aec <__HAL_GPIO_TogglePin_veneer+0x4>
    1aec:	08007daf 	.word	0x08007daf

Disassembly of section .text:

08001d90 <__do_global_dtors_aux>:
 8001d90:	b510      	push	{r4, lr}
 8001d92:	4c05      	ldr	r4, [pc, #20]	; (8001da8 <__do_global_dtors_aux+0x18>)
 8001d94:	7823      	ldrb	r3, [r4, #0]
 8001d96:	b933      	cbnz	r3, 8001da6 <__do_global_dtors_aux+0x16>
 8001d98:	4b04      	ldr	r3, [pc, #16]	; (8001dac <__do_global_dtors_aux+0x1c>)
 8001d9a:	b113      	cbz	r3, 8001da2 <__do_global_dtors_aux+0x12>
 8001d9c:	4804      	ldr	r0, [pc, #16]	; (8001db0 <__do_global_dtors_aux+0x20>)
 8001d9e:	f3af 8000 	nop.w
 8001da2:	2301      	movs	r3, #1
 8001da4:	7023      	strb	r3, [r4, #0]
 8001da6:	bd10      	pop	{r4, pc}
 8001da8:	20000230 	.word	0x20000230
 8001dac:	00000000 	.word	0x00000000
 8001db0:	0801bde0 	.word	0x0801bde0

08001db4 <frame_dummy>:
 8001db4:	b508      	push	{r3, lr}
 8001db6:	4b03      	ldr	r3, [pc, #12]	; (8001dc4 <frame_dummy+0x10>)
 8001db8:	b11b      	cbz	r3, 8001dc2 <frame_dummy+0xe>
 8001dba:	4903      	ldr	r1, [pc, #12]	; (8001dc8 <frame_dummy+0x14>)
 8001dbc:	4803      	ldr	r0, [pc, #12]	; (8001dcc <frame_dummy+0x18>)
 8001dbe:	f3af 8000 	nop.w
 8001dc2:	bd08      	pop	{r3, pc}
 8001dc4:	00000000 	.word	0x00000000
 8001dc8:	20000234 	.word	0x20000234
 8001dcc:	0801bde0 	.word	0x0801bde0

08001dd0 <memchr>:
 8001dd0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8001dd4:	2a10      	cmp	r2, #16
 8001dd6:	db2b      	blt.n	8001e30 <memchr+0x60>
 8001dd8:	f010 0f07 	tst.w	r0, #7
 8001ddc:	d008      	beq.n	8001df0 <memchr+0x20>
 8001dde:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001de2:	3a01      	subs	r2, #1
 8001de4:	428b      	cmp	r3, r1
 8001de6:	d02d      	beq.n	8001e44 <memchr+0x74>
 8001de8:	f010 0f07 	tst.w	r0, #7
 8001dec:	b342      	cbz	r2, 8001e40 <memchr+0x70>
 8001dee:	d1f6      	bne.n	8001dde <memchr+0xe>
 8001df0:	b4f0      	push	{r4, r5, r6, r7}
 8001df2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001df6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8001dfa:	f022 0407 	bic.w	r4, r2, #7
 8001dfe:	f07f 0700 	mvns.w	r7, #0
 8001e02:	2300      	movs	r3, #0
 8001e04:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001e08:	3c08      	subs	r4, #8
 8001e0a:	ea85 0501 	eor.w	r5, r5, r1
 8001e0e:	ea86 0601 	eor.w	r6, r6, r1
 8001e12:	fa85 f547 	uadd8	r5, r5, r7
 8001e16:	faa3 f587 	sel	r5, r3, r7
 8001e1a:	fa86 f647 	uadd8	r6, r6, r7
 8001e1e:	faa5 f687 	sel	r6, r5, r7
 8001e22:	b98e      	cbnz	r6, 8001e48 <memchr+0x78>
 8001e24:	d1ee      	bne.n	8001e04 <memchr+0x34>
 8001e26:	bcf0      	pop	{r4, r5, r6, r7}
 8001e28:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8001e2c:	f002 0207 	and.w	r2, r2, #7
 8001e30:	b132      	cbz	r2, 8001e40 <memchr+0x70>
 8001e32:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001e36:	3a01      	subs	r2, #1
 8001e38:	ea83 0301 	eor.w	r3, r3, r1
 8001e3c:	b113      	cbz	r3, 8001e44 <memchr+0x74>
 8001e3e:	d1f8      	bne.n	8001e32 <memchr+0x62>
 8001e40:	2000      	movs	r0, #0
 8001e42:	4770      	bx	lr
 8001e44:	3801      	subs	r0, #1
 8001e46:	4770      	bx	lr
 8001e48:	2d00      	cmp	r5, #0
 8001e4a:	bf06      	itte	eq
 8001e4c:	4635      	moveq	r5, r6
 8001e4e:	3803      	subeq	r0, #3
 8001e50:	3807      	subne	r0, #7
 8001e52:	f015 0f01 	tst.w	r5, #1
 8001e56:	d107      	bne.n	8001e68 <memchr+0x98>
 8001e58:	3001      	adds	r0, #1
 8001e5a:	f415 7f80 	tst.w	r5, #256	; 0x100
 8001e5e:	bf02      	ittt	eq
 8001e60:	3001      	addeq	r0, #1
 8001e62:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8001e66:	3001      	addeq	r0, #1
 8001e68:	bcf0      	pop	{r4, r5, r6, r7}
 8001e6a:	3801      	subs	r0, #1
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop

08001e70 <strlen>:
 8001e70:	4603      	mov	r3, r0
 8001e72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001e76:	2a00      	cmp	r2, #0
 8001e78:	d1fb      	bne.n	8001e72 <strlen+0x2>
 8001e7a:	1a18      	subs	r0, r3, r0
 8001e7c:	3801      	subs	r0, #1
 8001e7e:	4770      	bx	lr

08001e80 <__aeabi_uldivmod>:
 8001e80:	b953      	cbnz	r3, 8001e98 <__aeabi_uldivmod+0x18>
 8001e82:	b94a      	cbnz	r2, 8001e98 <__aeabi_uldivmod+0x18>
 8001e84:	2900      	cmp	r1, #0
 8001e86:	bf08      	it	eq
 8001e88:	2800      	cmpeq	r0, #0
 8001e8a:	bf1c      	itt	ne
 8001e8c:	f04f 31ff 	movne.w	r1, #4294967295
 8001e90:	f04f 30ff 	movne.w	r0, #4294967295
 8001e94:	f000 b970 	b.w	8002178 <__aeabi_idiv0>
 8001e98:	f1ad 0c08 	sub.w	ip, sp, #8
 8001e9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001ea0:	f000 f806 	bl	8001eb0 <__udivmoddi4>
 8001ea4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001ea8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001eac:	b004      	add	sp, #16
 8001eae:	4770      	bx	lr

08001eb0 <__udivmoddi4>:
 8001eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001eb4:	9e08      	ldr	r6, [sp, #32]
 8001eb6:	460d      	mov	r5, r1
 8001eb8:	4604      	mov	r4, r0
 8001eba:	460f      	mov	r7, r1
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d14a      	bne.n	8001f56 <__udivmoddi4+0xa6>
 8001ec0:	428a      	cmp	r2, r1
 8001ec2:	4694      	mov	ip, r2
 8001ec4:	d965      	bls.n	8001f92 <__udivmoddi4+0xe2>
 8001ec6:	fab2 f382 	clz	r3, r2
 8001eca:	b143      	cbz	r3, 8001ede <__udivmoddi4+0x2e>
 8001ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8001ed0:	f1c3 0220 	rsb	r2, r3, #32
 8001ed4:	409f      	lsls	r7, r3
 8001ed6:	fa20 f202 	lsr.w	r2, r0, r2
 8001eda:	4317      	orrs	r7, r2
 8001edc:	409c      	lsls	r4, r3
 8001ede:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001ee2:	fa1f f58c 	uxth.w	r5, ip
 8001ee6:	fbb7 f1fe 	udiv	r1, r7, lr
 8001eea:	0c22      	lsrs	r2, r4, #16
 8001eec:	fb0e 7711 	mls	r7, lr, r1, r7
 8001ef0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8001ef4:	fb01 f005 	mul.w	r0, r1, r5
 8001ef8:	4290      	cmp	r0, r2
 8001efa:	d90a      	bls.n	8001f12 <__udivmoddi4+0x62>
 8001efc:	eb1c 0202 	adds.w	r2, ip, r2
 8001f00:	f101 37ff 	add.w	r7, r1, #4294967295
 8001f04:	f080 811c 	bcs.w	8002140 <__udivmoddi4+0x290>
 8001f08:	4290      	cmp	r0, r2
 8001f0a:	f240 8119 	bls.w	8002140 <__udivmoddi4+0x290>
 8001f0e:	3902      	subs	r1, #2
 8001f10:	4462      	add	r2, ip
 8001f12:	1a12      	subs	r2, r2, r0
 8001f14:	b2a4      	uxth	r4, r4
 8001f16:	fbb2 f0fe 	udiv	r0, r2, lr
 8001f1a:	fb0e 2210 	mls	r2, lr, r0, r2
 8001f1e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001f22:	fb00 f505 	mul.w	r5, r0, r5
 8001f26:	42a5      	cmp	r5, r4
 8001f28:	d90a      	bls.n	8001f40 <__udivmoddi4+0x90>
 8001f2a:	eb1c 0404 	adds.w	r4, ip, r4
 8001f2e:	f100 32ff 	add.w	r2, r0, #4294967295
 8001f32:	f080 8107 	bcs.w	8002144 <__udivmoddi4+0x294>
 8001f36:	42a5      	cmp	r5, r4
 8001f38:	f240 8104 	bls.w	8002144 <__udivmoddi4+0x294>
 8001f3c:	4464      	add	r4, ip
 8001f3e:	3802      	subs	r0, #2
 8001f40:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001f44:	1b64      	subs	r4, r4, r5
 8001f46:	2100      	movs	r1, #0
 8001f48:	b11e      	cbz	r6, 8001f52 <__udivmoddi4+0xa2>
 8001f4a:	40dc      	lsrs	r4, r3
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	e9c6 4300 	strd	r4, r3, [r6]
 8001f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f56:	428b      	cmp	r3, r1
 8001f58:	d908      	bls.n	8001f6c <__udivmoddi4+0xbc>
 8001f5a:	2e00      	cmp	r6, #0
 8001f5c:	f000 80ed 	beq.w	800213a <__udivmoddi4+0x28a>
 8001f60:	2100      	movs	r1, #0
 8001f62:	e9c6 0500 	strd	r0, r5, [r6]
 8001f66:	4608      	mov	r0, r1
 8001f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f6c:	fab3 f183 	clz	r1, r3
 8001f70:	2900      	cmp	r1, #0
 8001f72:	d149      	bne.n	8002008 <__udivmoddi4+0x158>
 8001f74:	42ab      	cmp	r3, r5
 8001f76:	d302      	bcc.n	8001f7e <__udivmoddi4+0xce>
 8001f78:	4282      	cmp	r2, r0
 8001f7a:	f200 80f8 	bhi.w	800216e <__udivmoddi4+0x2be>
 8001f7e:	1a84      	subs	r4, r0, r2
 8001f80:	eb65 0203 	sbc.w	r2, r5, r3
 8001f84:	2001      	movs	r0, #1
 8001f86:	4617      	mov	r7, r2
 8001f88:	2e00      	cmp	r6, #0
 8001f8a:	d0e2      	beq.n	8001f52 <__udivmoddi4+0xa2>
 8001f8c:	e9c6 4700 	strd	r4, r7, [r6]
 8001f90:	e7df      	b.n	8001f52 <__udivmoddi4+0xa2>
 8001f92:	b902      	cbnz	r2, 8001f96 <__udivmoddi4+0xe6>
 8001f94:	deff      	udf	#255	; 0xff
 8001f96:	fab2 f382 	clz	r3, r2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	f040 8090 	bne.w	80020c0 <__udivmoddi4+0x210>
 8001fa0:	1a8a      	subs	r2, r1, r2
 8001fa2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001fa6:	fa1f fe8c 	uxth.w	lr, ip
 8001faa:	2101      	movs	r1, #1
 8001fac:	fbb2 f5f7 	udiv	r5, r2, r7
 8001fb0:	fb07 2015 	mls	r0, r7, r5, r2
 8001fb4:	0c22      	lsrs	r2, r4, #16
 8001fb6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001fba:	fb0e f005 	mul.w	r0, lr, r5
 8001fbe:	4290      	cmp	r0, r2
 8001fc0:	d908      	bls.n	8001fd4 <__udivmoddi4+0x124>
 8001fc2:	eb1c 0202 	adds.w	r2, ip, r2
 8001fc6:	f105 38ff 	add.w	r8, r5, #4294967295
 8001fca:	d202      	bcs.n	8001fd2 <__udivmoddi4+0x122>
 8001fcc:	4290      	cmp	r0, r2
 8001fce:	f200 80cb 	bhi.w	8002168 <__udivmoddi4+0x2b8>
 8001fd2:	4645      	mov	r5, r8
 8001fd4:	1a12      	subs	r2, r2, r0
 8001fd6:	b2a4      	uxth	r4, r4
 8001fd8:	fbb2 f0f7 	udiv	r0, r2, r7
 8001fdc:	fb07 2210 	mls	r2, r7, r0, r2
 8001fe0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001fe4:	fb0e fe00 	mul.w	lr, lr, r0
 8001fe8:	45a6      	cmp	lr, r4
 8001fea:	d908      	bls.n	8001ffe <__udivmoddi4+0x14e>
 8001fec:	eb1c 0404 	adds.w	r4, ip, r4
 8001ff0:	f100 32ff 	add.w	r2, r0, #4294967295
 8001ff4:	d202      	bcs.n	8001ffc <__udivmoddi4+0x14c>
 8001ff6:	45a6      	cmp	lr, r4
 8001ff8:	f200 80bb 	bhi.w	8002172 <__udivmoddi4+0x2c2>
 8001ffc:	4610      	mov	r0, r2
 8001ffe:	eba4 040e 	sub.w	r4, r4, lr
 8002002:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8002006:	e79f      	b.n	8001f48 <__udivmoddi4+0x98>
 8002008:	f1c1 0720 	rsb	r7, r1, #32
 800200c:	408b      	lsls	r3, r1
 800200e:	fa22 fc07 	lsr.w	ip, r2, r7
 8002012:	ea4c 0c03 	orr.w	ip, ip, r3
 8002016:	fa05 f401 	lsl.w	r4, r5, r1
 800201a:	fa20 f307 	lsr.w	r3, r0, r7
 800201e:	40fd      	lsrs	r5, r7
 8002020:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8002024:	4323      	orrs	r3, r4
 8002026:	fbb5 f8f9 	udiv	r8, r5, r9
 800202a:	fa1f fe8c 	uxth.w	lr, ip
 800202e:	fb09 5518 	mls	r5, r9, r8, r5
 8002032:	0c1c      	lsrs	r4, r3, #16
 8002034:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8002038:	fb08 f50e 	mul.w	r5, r8, lr
 800203c:	42a5      	cmp	r5, r4
 800203e:	fa02 f201 	lsl.w	r2, r2, r1
 8002042:	fa00 f001 	lsl.w	r0, r0, r1
 8002046:	d90b      	bls.n	8002060 <__udivmoddi4+0x1b0>
 8002048:	eb1c 0404 	adds.w	r4, ip, r4
 800204c:	f108 3aff 	add.w	sl, r8, #4294967295
 8002050:	f080 8088 	bcs.w	8002164 <__udivmoddi4+0x2b4>
 8002054:	42a5      	cmp	r5, r4
 8002056:	f240 8085 	bls.w	8002164 <__udivmoddi4+0x2b4>
 800205a:	f1a8 0802 	sub.w	r8, r8, #2
 800205e:	4464      	add	r4, ip
 8002060:	1b64      	subs	r4, r4, r5
 8002062:	b29d      	uxth	r5, r3
 8002064:	fbb4 f3f9 	udiv	r3, r4, r9
 8002068:	fb09 4413 	mls	r4, r9, r3, r4
 800206c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8002070:	fb03 fe0e 	mul.w	lr, r3, lr
 8002074:	45a6      	cmp	lr, r4
 8002076:	d908      	bls.n	800208a <__udivmoddi4+0x1da>
 8002078:	eb1c 0404 	adds.w	r4, ip, r4
 800207c:	f103 35ff 	add.w	r5, r3, #4294967295
 8002080:	d26c      	bcs.n	800215c <__udivmoddi4+0x2ac>
 8002082:	45a6      	cmp	lr, r4
 8002084:	d96a      	bls.n	800215c <__udivmoddi4+0x2ac>
 8002086:	3b02      	subs	r3, #2
 8002088:	4464      	add	r4, ip
 800208a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800208e:	fba3 9502 	umull	r9, r5, r3, r2
 8002092:	eba4 040e 	sub.w	r4, r4, lr
 8002096:	42ac      	cmp	r4, r5
 8002098:	46c8      	mov	r8, r9
 800209a:	46ae      	mov	lr, r5
 800209c:	d356      	bcc.n	800214c <__udivmoddi4+0x29c>
 800209e:	d053      	beq.n	8002148 <__udivmoddi4+0x298>
 80020a0:	b156      	cbz	r6, 80020b8 <__udivmoddi4+0x208>
 80020a2:	ebb0 0208 	subs.w	r2, r0, r8
 80020a6:	eb64 040e 	sbc.w	r4, r4, lr
 80020aa:	fa04 f707 	lsl.w	r7, r4, r7
 80020ae:	40ca      	lsrs	r2, r1
 80020b0:	40cc      	lsrs	r4, r1
 80020b2:	4317      	orrs	r7, r2
 80020b4:	e9c6 7400 	strd	r7, r4, [r6]
 80020b8:	4618      	mov	r0, r3
 80020ba:	2100      	movs	r1, #0
 80020bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020c0:	f1c3 0120 	rsb	r1, r3, #32
 80020c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80020c8:	fa20 f201 	lsr.w	r2, r0, r1
 80020cc:	fa25 f101 	lsr.w	r1, r5, r1
 80020d0:	409d      	lsls	r5, r3
 80020d2:	432a      	orrs	r2, r5
 80020d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80020d8:	fa1f fe8c 	uxth.w	lr, ip
 80020dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80020e0:	fb07 1510 	mls	r5, r7, r0, r1
 80020e4:	0c11      	lsrs	r1, r2, #16
 80020e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80020ea:	fb00 f50e 	mul.w	r5, r0, lr
 80020ee:	428d      	cmp	r5, r1
 80020f0:	fa04 f403 	lsl.w	r4, r4, r3
 80020f4:	d908      	bls.n	8002108 <__udivmoddi4+0x258>
 80020f6:	eb1c 0101 	adds.w	r1, ip, r1
 80020fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80020fe:	d22f      	bcs.n	8002160 <__udivmoddi4+0x2b0>
 8002100:	428d      	cmp	r5, r1
 8002102:	d92d      	bls.n	8002160 <__udivmoddi4+0x2b0>
 8002104:	3802      	subs	r0, #2
 8002106:	4461      	add	r1, ip
 8002108:	1b49      	subs	r1, r1, r5
 800210a:	b292      	uxth	r2, r2
 800210c:	fbb1 f5f7 	udiv	r5, r1, r7
 8002110:	fb07 1115 	mls	r1, r7, r5, r1
 8002114:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002118:	fb05 f10e 	mul.w	r1, r5, lr
 800211c:	4291      	cmp	r1, r2
 800211e:	d908      	bls.n	8002132 <__udivmoddi4+0x282>
 8002120:	eb1c 0202 	adds.w	r2, ip, r2
 8002124:	f105 38ff 	add.w	r8, r5, #4294967295
 8002128:	d216      	bcs.n	8002158 <__udivmoddi4+0x2a8>
 800212a:	4291      	cmp	r1, r2
 800212c:	d914      	bls.n	8002158 <__udivmoddi4+0x2a8>
 800212e:	3d02      	subs	r5, #2
 8002130:	4462      	add	r2, ip
 8002132:	1a52      	subs	r2, r2, r1
 8002134:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8002138:	e738      	b.n	8001fac <__udivmoddi4+0xfc>
 800213a:	4631      	mov	r1, r6
 800213c:	4630      	mov	r0, r6
 800213e:	e708      	b.n	8001f52 <__udivmoddi4+0xa2>
 8002140:	4639      	mov	r1, r7
 8002142:	e6e6      	b.n	8001f12 <__udivmoddi4+0x62>
 8002144:	4610      	mov	r0, r2
 8002146:	e6fb      	b.n	8001f40 <__udivmoddi4+0x90>
 8002148:	4548      	cmp	r0, r9
 800214a:	d2a9      	bcs.n	80020a0 <__udivmoddi4+0x1f0>
 800214c:	ebb9 0802 	subs.w	r8, r9, r2
 8002150:	eb65 0e0c 	sbc.w	lr, r5, ip
 8002154:	3b01      	subs	r3, #1
 8002156:	e7a3      	b.n	80020a0 <__udivmoddi4+0x1f0>
 8002158:	4645      	mov	r5, r8
 800215a:	e7ea      	b.n	8002132 <__udivmoddi4+0x282>
 800215c:	462b      	mov	r3, r5
 800215e:	e794      	b.n	800208a <__udivmoddi4+0x1da>
 8002160:	4640      	mov	r0, r8
 8002162:	e7d1      	b.n	8002108 <__udivmoddi4+0x258>
 8002164:	46d0      	mov	r8, sl
 8002166:	e77b      	b.n	8002060 <__udivmoddi4+0x1b0>
 8002168:	3d02      	subs	r5, #2
 800216a:	4462      	add	r2, ip
 800216c:	e732      	b.n	8001fd4 <__udivmoddi4+0x124>
 800216e:	4608      	mov	r0, r1
 8002170:	e70a      	b.n	8001f88 <__udivmoddi4+0xd8>
 8002172:	4464      	add	r4, ip
 8002174:	3802      	subs	r0, #2
 8002176:	e742      	b.n	8001ffe <__udivmoddi4+0x14e>

08002178 <__aeabi_idiv0>:
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop

0800217c <__io_putchar>:
PUTCHAR_PROTOTYPE {
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 8002184:	1d39      	adds	r1, r7, #4
 8002186:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800218a:	2201      	movs	r2, #1
 800218c:	4803      	ldr	r0, [pc, #12]	; (800219c <__io_putchar+0x20>)
 800218e:	f00b fe65 	bl	800de5c <HAL_UART_Transmit>
	return ch;
 8002192:	687b      	ldr	r3, [r7, #4]
}
 8002194:	4618      	mov	r0, r3
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000564 	.word	0x20000564

080021a0 <main>:
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
  memcpy(&_sitcm, &_siitcm, ((void*) &_eitcm - (void*) &_sitcm));
 80021a6:	4abc      	ldr	r2, [pc, #752]	; (8002498 <main+0x2f8>)
 80021a8:	4bbc      	ldr	r3, [pc, #752]	; (800249c <main+0x2fc>)
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	461a      	mov	r2, r3
 80021ae:	49bc      	ldr	r1, [pc, #752]	; (80024a0 <main+0x300>)
 80021b0:	48ba      	ldr	r0, [pc, #744]	; (800249c <main+0x2fc>)
 80021b2:	f018 f860 	bl	801a276 <memcpy>
  MPU_Config();
 80021b6:	f001 f859 	bl	800326c <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80021ba:	4bba      	ldr	r3, [pc, #744]	; (80024a4 <main+0x304>)
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d11b      	bne.n	80021fe <main+0x5e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80021c6:	f3bf 8f4f 	dsb	sy
}
 80021ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80021cc:	f3bf 8f6f 	isb	sy
}
 80021d0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80021d2:	4bb4      	ldr	r3, [pc, #720]	; (80024a4 <main+0x304>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80021da:	f3bf 8f4f 	dsb	sy
}
 80021de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80021e0:	f3bf 8f6f 	isb	sy
}
 80021e4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80021e6:	4baf      	ldr	r3, [pc, #700]	; (80024a4 <main+0x304>)
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	4aae      	ldr	r2, [pc, #696]	; (80024a4 <main+0x304>)
 80021ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021f0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80021f2:	f3bf 8f4f 	dsb	sy
}
 80021f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80021f8:	f3bf 8f6f 	isb	sy
}
 80021fc:	e000      	b.n	8002200 <main+0x60>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80021fe:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002200:	4ba8      	ldr	r3, [pc, #672]	; (80024a4 <main+0x304>)
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d138      	bne.n	800227e <main+0xde>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800220c:	4ba5      	ldr	r3, [pc, #660]	; (80024a4 <main+0x304>)
 800220e:	2200      	movs	r2, #0
 8002210:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002214:	f3bf 8f4f 	dsb	sy
}
 8002218:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800221a:	4ba2      	ldr	r3, [pc, #648]	; (80024a4 <main+0x304>)
 800221c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002220:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	0b5b      	lsrs	r3, r3, #13
 8002226:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800222a:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	08db      	lsrs	r3, r3, #3
 8002230:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002234:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	015a      	lsls	r2, r3, #5
 800223a:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800223e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002244:	4997      	ldr	r1, [pc, #604]	; (80024a4 <main+0x304>)
 8002246:	4313      	orrs	r3, r2
 8002248:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	1e5a      	subs	r2, r3, #1
 8002250:	607a      	str	r2, [r7, #4]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1ef      	bne.n	8002236 <main+0x96>
    } while(sets-- != 0U);
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	1e5a      	subs	r2, r3, #1
 800225a:	60ba      	str	r2, [r7, #8]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1e5      	bne.n	800222c <main+0x8c>
  __ASM volatile ("dsb 0xF":::"memory");
 8002260:	f3bf 8f4f 	dsb	sy
}
 8002264:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002266:	4b8f      	ldr	r3, [pc, #572]	; (80024a4 <main+0x304>)
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	4a8e      	ldr	r2, [pc, #568]	; (80024a4 <main+0x304>)
 800226c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002270:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002272:	f3bf 8f4f 	dsb	sy
}
 8002276:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002278:	f3bf 8f6f 	isb	sy
}
 800227c:	e000      	b.n	8002280 <main+0xe0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800227e:	bf00      	nop
  HAL_Init();
 8002280:	f001 fefe 	bl	8004080 <HAL_Init>
  SystemClock_Config();
 8002284:	f000 f976 	bl	8002574 <SystemClock_Config>
  MX_GPIO_Init();
 8002288:	f000 fe2c 	bl	8002ee4 <MX_GPIO_Init>
  MX_LPTIM1_Init();
 800228c:	f000 fc20 	bl	8002ad0 <MX_LPTIM1_Init>
  MX_DAC1_Init();
 8002290:	f000 fa90 	bl	80027b4 <MX_DAC1_Init>
  MX_USART3_UART_Init();
 8002294:	f000 fdd8 	bl	8002e48 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8002298:	f000 fcea 	bl	8002c70 <MX_TIM3_Init>
  MX_TIM1_Init();
 800229c:	f000 fc46 	bl	8002b2c <MX_TIM1_Init>
  MX_HRTIM_Init();
 80022a0:	f000 fac4 	bl	800282c <MX_HRTIM_Init>
  MX_ADC3_Init();
 80022a4:	f000 fa24 	bl	80026f0 <MX_ADC3_Init>
  MX_LWIP_Init();
 80022a8:	f00c feec 	bl	800f084 <MX_LWIP_Init>
  MX_TIM2_Init();
 80022ac:	f000 fc92 	bl	8002bd4 <MX_TIM2_Init>
  MX_TIM5_Init();
 80022b0:	f000 fd7c 	bl	8002dac <MX_TIM5_Init>
  MX_TIM4_Init();
 80022b4:	f000 fd2a 	bl	8002d0c <MX_TIM4_Init>
  printf("\033c"); //clears screen
 80022b8:	487b      	ldr	r0, [pc, #492]	; (80024a8 <main+0x308>)
 80022ba:	f017 fe0d 	bl	8019ed8 <iprintf>
  printf("Atomic Clock - Source __TIMESTAMP__: %s\r\n", __TIMESTAMP__);
 80022be:	497b      	ldr	r1, [pc, #492]	; (80024ac <main+0x30c>)
 80022c0:	487b      	ldr	r0, [pc, #492]	; (80024b0 <main+0x310>)
 80022c2:	f017 fe09 	bl	8019ed8 <iprintf>
		if (init_synthesiser(MW_power) != SUCCESS) {
 80022c6:	4b7b      	ldr	r3, [pc, #492]	; (80024b4 <main+0x314>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f019 fdac 	bl	801be28 <__init_synthesiser_veneer>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d004      	beq.n	80022e0 <main+0x140>
			printf("Synthesiser initialisation failed!\r\n");
 80022d6:	4878      	ldr	r0, [pc, #480]	; (80024b8 <main+0x318>)
 80022d8:	f017 fe64 	bl	8019fa4 <puts>
			Error_Handler();
 80022dc:	f001 f818 	bl	8003310 <Error_Handler>
			printf("MW power setting (LO2GAIN): 0x%x \r\n", MW_power);
 80022e0:	4b74      	ldr	r3, [pc, #464]	; (80024b4 <main+0x314>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	4619      	mov	r1, r3
 80022e6:	4875      	ldr	r0, [pc, #468]	; (80024bc <main+0x31c>)
 80022e8:	f017 fdf6 	bl	8019ed8 <iprintf>
	if (HAL_LPTIM_Counter_Start_IT(&hlptim1, 1024) != HAL_OK) {
 80022ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022f0:	4873      	ldr	r0, [pc, #460]	; (80024c0 <main+0x320>)
 80022f2:	f007 f94f 	bl	8009594 <HAL_LPTIM_Counter_Start_IT>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d004      	beq.n	8002306 <main+0x166>
		printf("Failed to start slow flashing LED!\r\n");
 80022fc:	4871      	ldr	r0, [pc, #452]	; (80024c4 <main+0x324>)
 80022fe:	f017 fe51 	bl	8019fa4 <puts>
		Error_Handler();
 8002302:	f001 f805 	bl	8003310 <Error_Handler>
	if (HAL_DAC_Start(&hdac1, DAC_CHANNEL_1) != HAL_OK) {
 8002306:	2100      	movs	r1, #0
 8002308:	486f      	ldr	r0, [pc, #444]	; (80024c8 <main+0x328>)
 800230a:	f003 feb9 	bl	8006080 <HAL_DAC_Start>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d004      	beq.n	800231e <main+0x17e>
		printf("Failure to initialise DAC channel 1 \r\n");
 8002314:	486d      	ldr	r0, [pc, #436]	; (80024cc <main+0x32c>)
 8002316:	f017 fe45 	bl	8019fa4 <puts>
		Error_Handler();
 800231a:	f000 fff9 	bl	8003310 <Error_Handler>
	if (HAL_DAC_Start(&hdac1, DAC_CHANNEL_2) != HAL_OK) {
 800231e:	2110      	movs	r1, #16
 8002320:	4869      	ldr	r0, [pc, #420]	; (80024c8 <main+0x328>)
 8002322:	f003 fead 	bl	8006080 <HAL_DAC_Start>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d004      	beq.n	8002336 <main+0x196>
		printf("Failure to initialise DAC channel 2 \r\n");
 800232c:	4868      	ldr	r0, [pc, #416]	; (80024d0 <main+0x330>)
 800232e:	f017 fe39 	bl	8019fa4 <puts>
		Error_Handler();
 8002332:	f000 ffed 	bl	8003310 <Error_Handler>
	printf("Setting DAC output 1 to 1.00V \r\n");
 8002336:	4867      	ldr	r0, [pc, #412]	; (80024d4 <main+0x334>)
 8002338:	f017 fe34 	bl	8019fa4 <puts>
	if(HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1241) != HAL_OK){
 800233c:	f240 43d9 	movw	r3, #1241	; 0x4d9
 8002340:	2200      	movs	r2, #0
 8002342:	2100      	movs	r1, #0
 8002344:	4860      	ldr	r0, [pc, #384]	; (80024c8 <main+0x328>)
 8002346:	f003 feed 	bl	8006124 <HAL_DAC_SetValue>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d004      	beq.n	800235a <main+0x1ba>
			printf("DAC setup failed for channel 1!\r\n");
 8002350:	4861      	ldr	r0, [pc, #388]	; (80024d8 <main+0x338>)
 8002352:	f017 fe27 	bl	8019fa4 <puts>
		Error_Handler();
 8002356:	f000 ffdb 	bl	8003310 <Error_Handler>
	printf("Setting DAC output 2 to 0.5V \r\n");
 800235a:	4860      	ldr	r0, [pc, #384]	; (80024dc <main+0x33c>)
 800235c:	f017 fe22 	bl	8019fa4 <puts>
	if(HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 720) != HAL_OK){
 8002360:	f44f 7334 	mov.w	r3, #720	; 0x2d0
 8002364:	2200      	movs	r2, #0
 8002366:	2110      	movs	r1, #16
 8002368:	4857      	ldr	r0, [pc, #348]	; (80024c8 <main+0x328>)
 800236a:	f003 fedb 	bl	8006124 <HAL_DAC_SetValue>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d004      	beq.n	800237e <main+0x1de>
			printf("DAC setup failed for channel 2!\r\n");
 8002374:	485a      	ldr	r0, [pc, #360]	; (80024e0 <main+0x340>)
 8002376:	f017 fe15 	bl	8019fa4 <puts>
		Error_Handler();
 800237a:	f000 ffc9 	bl	8003310 <Error_Handler>
	if(HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK){
 800237e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002382:	2100      	movs	r1, #0
 8002384:	4857      	ldr	r0, [pc, #348]	; (80024e4 <main+0x344>)
 8002386:	f003 fc37 	bl	8005bf8 <HAL_ADCEx_Calibration_Start>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d004      	beq.n	800239a <main+0x1fa>
		printf("ADC calibration failure \r\n");
 8002390:	4855      	ldr	r0, [pc, #340]	; (80024e8 <main+0x348>)
 8002392:	f017 fe07 	bl	8019fa4 <puts>
		Error_Handler();
 8002396:	f000 ffbb 	bl	8003310 <Error_Handler>
	if(HAL_ADC_Start_IT(&hadc3) != HAL_OK){
 800239a:	4852      	ldr	r0, [pc, #328]	; (80024e4 <main+0x344>)
 800239c:	f002 fb1a 	bl	80049d4 <HAL_ADC_Start_IT>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d004      	beq.n	80023b0 <main+0x210>
		printf("Failed to start ADC with interrupt capability \r\n");
 80023a6:	4851      	ldr	r0, [pc, #324]	; (80024ec <main+0x34c>)
 80023a8:	f017 fdfc 	bl	8019fa4 <puts>
	                Error_Handler();
 80023ac:	f000 ffb0 	bl	8003310 <Error_Handler>
	printf("ADC calibrated successfully and interrupt callback enabled \r\n");
 80023b0:	484f      	ldr	r0, [pc, #316]	; (80024f0 <main+0x350>)
 80023b2:	f017 fdf7 	bl	8019fa4 <puts>
		adc_raw_max = 0;
 80023b6:	4b4f      	ldr	r3, [pc, #316]	; (80024f4 <main+0x354>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
		adc_averaged_max = 0;
 80023bc:	4b4e      	ldr	r3, [pc, #312]	; (80024f8 <main+0x358>)
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
		adc_averaged_min = 0xFFFF;
 80023c2:	4b4e      	ldr	r3, [pc, #312]	; (80024fc <main+0x35c>)
 80023c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023c8:	601a      	str	r2, [r3, #0]
		adc_raw_min = 0xFFFF;
 80023ca:	4b4d      	ldr	r3, [pc, #308]	; (8002500 <main+0x360>)
 80023cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023d0:	601a      	str	r2, [r3, #0]
	stop_laser_tuning(); //ensure MW_timer not being used and laser tuning pin high
 80023d2:	f019 fd31 	bl	801be38 <__stop_laser_tuning_veneer>
	start_timer(SWEEP_TIMER); //Using sweep timer for 3s timeout
 80023d6:	4b4b      	ldr	r3, [pc, #300]	; (8002504 <main+0x364>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4618      	mov	r0, r3
 80023dc:	f019 fd3c 	bl	801be58 <__start_timer_veneer>
	start_POP_calibration(true);
 80023e0:	2001      	movs	r0, #1
 80023e2:	f019 fd31 	bl	801be48 <__start_POP_calibration_veneer>
	while (!POP_period_us && (check_timer(SWEEP_TIMER) < 3000000)) {
 80023e6:	e001      	b.n	80023ec <main+0x24c>
		MW_update();
 80023e8:	f019 fd0e 	bl	801be08 <__MW_update_veneer>
	while (!POP_period_us && (check_timer(SWEEP_TIMER) < 3000000)) {
 80023ec:	4b46      	ldr	r3, [pc, #280]	; (8002508 <main+0x368>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d108      	bne.n	8002406 <main+0x266>
 80023f4:	4b43      	ldr	r3, [pc, #268]	; (8002504 <main+0x364>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f019 fd29 	bl	801be50 <__check_timer_veneer>
 80023fe:	4603      	mov	r3, r0
 8002400:	4a42      	ldr	r2, [pc, #264]	; (800250c <main+0x36c>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d9f0      	bls.n	80023e8 <main+0x248>
	stop_timer(SWEEP_TIMER); //stop SWEEP_TIMER
 8002406:	4b3f      	ldr	r3, [pc, #252]	; (8002504 <main+0x364>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4618      	mov	r0, r3
 800240c:	f019 fd28 	bl	801be60 <__stop_timer_veneer>
	if (!POP_period_us) {//if the calibration loop timed out
 8002410:	4b3d      	ldr	r3, [pc, #244]	; (8002508 <main+0x368>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d102      	bne.n	800241e <main+0x27e>
		printf("WARNING - STM32 is not receiving a periodic sample from the FPGA \r\n");
 8002418:	483d      	ldr	r0, [pc, #244]	; (8002510 <main+0x370>)
 800241a:	f017 fdc3 	bl	8019fa4 <puts>
	stop_MW_operation(); //release MW_SWEEP timer and ensure MW_INVALID is cleared
 800241e:	f019 fcfb 	bl	801be18 <__stop_MW_operation_veneer>
	calc_fixed_time_MW_sweep(HYPERFINE + MW_DELTA, 10000, 50, ADD_SCOPE_SYNC_TIME); //10kHz sweep, 50s
 8002422:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8002478 <main+0x2d8>
 8002426:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8002480 <main+0x2e0>
 800242a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800242e:	2000      	movs	r0, #0
 8002430:	ed9f 2b15 	vldr	d2, [pc, #84]	; 8002488 <main+0x2e8>
 8002434:	ed9f 1b16 	vldr	d1, [pc, #88]	; 8002490 <main+0x2f0>
 8002438:	eeb0 0b47 	vmov.f64	d0, d7
 800243c:	f019 fce0 	bl	801be00 <__calc_fixed_time_MW_sweep_veneer>
	printf("Entering main while loop\r\n");
 8002440:	4834      	ldr	r0, [pc, #208]	; (8002514 <main+0x374>)
 8002442:	f017 fdaf 	bl	8019fa4 <puts>
		blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 8002446:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800244a:	4833      	ldr	r0, [pc, #204]	; (8002518 <main+0x378>)
 800244c:	f005 fc7e 	bl	8007d4c <HAL_GPIO_ReadPin>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	bf14      	ite	ne
 8002456:	2301      	movne	r3, #1
 8002458:	2300      	moveq	r3, #0
 800245a:	b2da      	uxtb	r2, r3
 800245c:	4b2f      	ldr	r3, [pc, #188]	; (800251c <main+0x37c>)
 800245e:	701a      	strb	r2, [r3, #0]
		if (blue_button_status) {// If blue button is pressed
 8002460:	4b2e      	ldr	r3, [pc, #184]	; (800251c <main+0x37c>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d074      	beq.n	8002554 <main+0x3b4>
			printf("Blue button pressed....\r\n");
 800246a:	482d      	ldr	r0, [pc, #180]	; (8002520 <main+0x380>)
 800246c:	f017 fd9a 	bl	8019fa4 <puts>
			start_laser_ramp();
 8002470:	f019 fcc2 	bl	801bdf8 <__start_laser_ramp_veneer>
			while(blue_button_status) {//remain here polling button until it is released
 8002474:	e069      	b.n	800254a <main+0x3aa>
 8002476:	bf00      	nop
 8002478:	6d600000 	.word	0x6d600000
 800247c:	41e69e35 	.word	0x41e69e35
 8002480:	00000000 	.word	0x00000000
 8002484:	408f4000 	.word	0x408f4000
 8002488:	00000000 	.word	0x00000000
 800248c:	40490000 	.word	0x40490000
 8002490:	00000000 	.word	0x00000000
 8002494:	40c38800 	.word	0x40c38800
 8002498:	00001af0 	.word	0x00001af0
 800249c:	00000000 	.word	0x00000000
 80024a0:	08000298 	.word	0x08000298
 80024a4:	e000ed00 	.word	0xe000ed00
 80024a8:	0801c060 	.word	0x0801c060
 80024ac:	0801c064 	.word	0x0801c064
 80024b0:	0801c080 	.word	0x0801c080
 80024b4:	20000002 	.word	0x20000002
 80024b8:	0801c0ac 	.word	0x0801c0ac
 80024bc:	0801c0d0 	.word	0x0801c0d0
 80024c0:	200003b0 	.word	0x200003b0
 80024c4:	0801c0f4 	.word	0x0801c0f4
 80024c8:	200002c0 	.word	0x200002c0
 80024cc:	0801c118 	.word	0x0801c118
 80024d0:	0801c140 	.word	0x0801c140
 80024d4:	0801c168 	.word	0x0801c168
 80024d8:	0801c188 	.word	0x0801c188
 80024dc:	0801c1ac 	.word	0x0801c1ac
 80024e0:	0801c1cc 	.word	0x0801c1cc
 80024e4:	2000025c 	.word	0x2000025c
 80024e8:	0801c1f0 	.word	0x0801c1f0
 80024ec:	0801c20c 	.word	0x0801c20c
 80024f0:	0801c23c 	.word	0x0801c23c
 80024f4:	20000614 	.word	0x20000614
 80024f8:	2000061c 	.word	0x2000061c
 80024fc:	20000620 	.word	0x20000620
 8002500:	20000618 	.word	0x20000618
 8002504:	20000020 	.word	0x20000020
 8002508:	200005fc 	.word	0x200005fc
 800250c:	002dc6bf 	.word	0x002dc6bf
 8002510:	0801c27c 	.word	0x0801c27c
 8002514:	0801c2c0 	.word	0x0801c2c0
 8002518:	58020800 	.word	0x58020800
 800251c:	200005f9 	.word	0x200005f9
 8002520:	0801c2dc 	.word	0x0801c2dc
				timer_delay(SLOW_TIMER, 100); //10ms delay
 8002524:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <main+0x3c4>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2164      	movs	r1, #100	; 0x64
 800252a:	4618      	mov	r0, r3
 800252c:	f019 fc88 	bl	801be40 <__timer_delay_veneer>
				blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 8002530:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002534:	480c      	ldr	r0, [pc, #48]	; (8002568 <main+0x3c8>)
 8002536:	f005 fc09 	bl	8007d4c <HAL_GPIO_ReadPin>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	bf14      	ite	ne
 8002540:	2301      	movne	r3, #1
 8002542:	2300      	moveq	r3, #0
 8002544:	b2da      	uxtb	r2, r3
 8002546:	4b09      	ldr	r3, [pc, #36]	; (800256c <main+0x3cc>)
 8002548:	701a      	strb	r2, [r3, #0]
			while(blue_button_status) {//remain here polling button until it is released
 800254a:	4b08      	ldr	r3, [pc, #32]	; (800256c <main+0x3cc>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1e7      	bne.n	8002524 <main+0x384>
		if (mw_sweep_started) {//won't execute until the first time the blue button is pressed
 8002554:	4b06      	ldr	r3, [pc, #24]	; (8002570 <main+0x3d0>)
 8002556:	781b      	ldrb	r3, [r3, #0]
		MW_update();
 8002558:	f019 fc56 	bl	801be08 <__MW_update_veneer>
		laser_update();
 800255c:	f019 fc60 	bl	801be20 <__laser_update_veneer>
		blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 8002560:	e771      	b.n	8002446 <main+0x2a6>
 8002562:	bf00      	nop
 8002564:	20000018 	.word	0x20000018
 8002568:	58020800 	.word	0x58020800
 800256c:	200005f9 	.word	0x200005f9
 8002570:	200005f8 	.word	0x200005f8

08002574 <SystemClock_Config>:
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b0a4      	sub	sp, #144	; 0x90
 8002578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800257a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800257e:	224c      	movs	r2, #76	; 0x4c
 8002580:	2100      	movs	r1, #0
 8002582:	4618      	mov	r0, r3
 8002584:	f017 fdfe 	bl	801a184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002588:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800258c:	2220      	movs	r2, #32
 800258e:	2100      	movs	r1, #0
 8002590:	4618      	mov	r0, r3
 8002592:	f017 fdf7 	bl	801a184 <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 8002596:	f107 030c 	add.w	r3, r7, #12
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	605a      	str	r2, [r3, #4]
 80025a0:	609a      	str	r2, [r3, #8]
 80025a2:	60da      	str	r2, [r3, #12]
 80025a4:	611a      	str	r2, [r3, #16]
 80025a6:	615a      	str	r2, [r3, #20]
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80025a8:	2002      	movs	r0, #2
 80025aa:	f007 fb51 	bl	8009c50 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025ae:	2300      	movs	r3, #0
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	4b4c      	ldr	r3, [pc, #304]	; (80026e4 <SystemClock_Config+0x170>)
 80025b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b6:	4a4b      	ldr	r2, [pc, #300]	; (80026e4 <SystemClock_Config+0x170>)
 80025b8:	f023 0301 	bic.w	r3, r3, #1
 80025bc:	62d3      	str	r3, [r2, #44]	; 0x2c
 80025be:	4b49      	ldr	r3, [pc, #292]	; (80026e4 <SystemClock_Config+0x170>)
 80025c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	60bb      	str	r3, [r7, #8]
 80025c8:	4b47      	ldr	r3, [pc, #284]	; (80026e8 <SystemClock_Config+0x174>)
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	4a46      	ldr	r2, [pc, #280]	; (80026e8 <SystemClock_Config+0x174>)
 80025ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025d2:	6193      	str	r3, [r2, #24]
 80025d4:	4b44      	ldr	r3, [pc, #272]	; (80026e8 <SystemClock_Config+0x174>)
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80025dc:	60bb      	str	r3, [r7, #8]
 80025de:	68bb      	ldr	r3, [r7, #8]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80025e0:	bf00      	nop
 80025e2:	4b41      	ldr	r3, [pc, #260]	; (80026e8 <SystemClock_Config+0x174>)
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025ee:	d1f8      	bne.n	80025e2 <SystemClock_Config+0x6e>
  HAL_PWR_EnableBkUpAccess();
 80025f0:	f007 fb1e 	bl	8009c30 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80025f4:	f001 fdfa 	bl	80041ec <HAL_GetREVID>
 80025f8:	4b3c      	ldr	r3, [pc, #240]	; (80026ec <SystemClock_Config+0x178>)
 80025fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025fc:	4a3b      	ldr	r2, [pc, #236]	; (80026ec <SystemClock_Config+0x178>)
 80025fe:	f023 0318 	bic.w	r3, r3, #24
 8002602:	6713      	str	r3, [r2, #112]	; 0x70
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE
 8002604:	2325      	movs	r3, #37	; 0x25
 8002606:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002608:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800260c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800260e:	2301      	movs	r3, #1
 8002610:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002612:	2301      	movs	r3, #1
 8002614:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002616:	2302      	movs	r3, #2
 8002618:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800261a:	2302      	movs	r3, #2
 800261c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800261e:	2301      	movs	r3, #1
 8002620:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 80;
 8002622:	2350      	movs	r3, #80	; 0x50
 8002624:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002626:	2302      	movs	r3, #2
 8002628:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800262a:	2304      	movs	r3, #4
 800262c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800262e:	2302      	movs	r3, #2
 8002630:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002634:	230c      	movs	r3, #12
 8002636:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800263a:	2300      	movs	r3, #0
 800263c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002640:	2300      	movs	r3, #0
 8002642:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002646:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800264a:	4618      	mov	r0, r3
 800264c:	f007 fb3a 	bl	8009cc4 <HAL_RCC_OscConfig>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <SystemClock_Config+0xe6>
    Error_Handler();
 8002656:	f000 fe5b 	bl	8003310 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800265a:	233f      	movs	r3, #63	; 0x3f
 800265c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800265e:	2303      	movs	r3, #3
 8002660:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002662:	2300      	movs	r3, #0
 8002664:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV4;
 8002666:	2309      	movs	r3, #9
 8002668:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800266a:	2300      	movs	r3, #0
 800266c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800266e:	2300      	movs	r3, #0
 8002670:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV16;
 8002672:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002676:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002678:	2300      	movs	r3, #0
 800267a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800267c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002680:	2101      	movs	r1, #1
 8002682:	4618      	mov	r0, r3
 8002684:	f007 ff78 	bl	800a578 <HAL_RCC_ClockConfig>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <SystemClock_Config+0x11e>
    Error_Handler();
 800268e:	f000 fe3f 	bl	8003310 <Error_Handler>
  HAL_RCC_EnableCSS();
 8002692:	f008 f927 	bl	800a8e4 <HAL_RCC_EnableCSS>
  __HAL_RCC_CRS_CLK_ENABLE();
 8002696:	4b15      	ldr	r3, [pc, #84]	; (80026ec <SystemClock_Config+0x178>)
 8002698:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800269c:	4a13      	ldr	r2, [pc, #76]	; (80026ec <SystemClock_Config+0x178>)
 800269e:	f043 0302 	orr.w	r3, r3, #2
 80026a2:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80026a6:	4b11      	ldr	r3, [pc, #68]	; (80026ec <SystemClock_Config+0x178>)
 80026a8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	607b      	str	r3, [r7, #4]
 80026b2:	687b      	ldr	r3, [r7, #4]
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 80026b4:	2300      	movs	r3, #0
 80026b6:	60fb      	str	r3, [r7, #12]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_LSE;
 80026b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80026bc:	613b      	str	r3, [r7, #16]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 80026be:	2300      	movs	r3, #0
 80026c0:	617b      	str	r3, [r7, #20]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,32768);
 80026c2:	f240 53b7 	movw	r3, #1463	; 0x5b7
 80026c6:	61bb      	str	r3, [r7, #24]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 80026c8:	2322      	movs	r3, #34	; 0x22
 80026ca:	61fb      	str	r3, [r7, #28]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 80026cc:	2320      	movs	r3, #32
 80026ce:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 80026d0:	f107 030c 	add.w	r3, r7, #12
 80026d4:	4618      	mov	r0, r3
 80026d6:	f00a fea1 	bl	800d41c <HAL_RCCEx_CRSConfig>
}
 80026da:	bf00      	nop
 80026dc:	3790      	adds	r7, #144	; 0x90
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	58000400 	.word	0x58000400
 80026e8:	58024800 	.word	0x58024800
 80026ec:	58024400 	.word	0x58024400

080026f0 <MX_ADC3_Init>:
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b088      	sub	sp, #32
 80026f4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80026f6:	1d3b      	adds	r3, r7, #4
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	611a      	str	r2, [r3, #16]
 8002704:	615a      	str	r2, [r3, #20]
 8002706:	619a      	str	r2, [r3, #24]
  hadc3.Instance = ADC3;
 8002708:	4b28      	ldr	r3, [pc, #160]	; (80027ac <MX_ADC3_Init+0xbc>)
 800270a:	4a29      	ldr	r2, [pc, #164]	; (80027b0 <MX_ADC3_Init+0xc0>)
 800270c:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 800270e:	4b27      	ldr	r3, [pc, #156]	; (80027ac <MX_ADC3_Init+0xbc>)
 8002710:	2200      	movs	r2, #0
 8002712:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002714:	4b25      	ldr	r3, [pc, #148]	; (80027ac <MX_ADC3_Init+0xbc>)
 8002716:	2200      	movs	r2, #0
 8002718:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800271a:	4b24      	ldr	r3, [pc, #144]	; (80027ac <MX_ADC3_Init+0xbc>)
 800271c:	2204      	movs	r2, #4
 800271e:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8002720:	4b22      	ldr	r3, [pc, #136]	; (80027ac <MX_ADC3_Init+0xbc>)
 8002722:	2200      	movs	r2, #0
 8002724:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002726:	4b21      	ldr	r3, [pc, #132]	; (80027ac <MX_ADC3_Init+0xbc>)
 8002728:	2200      	movs	r2, #0
 800272a:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 800272c:	4b1f      	ldr	r3, [pc, #124]	; (80027ac <MX_ADC3_Init+0xbc>)
 800272e:	2201      	movs	r2, #1
 8002730:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002732:	4b1e      	ldr	r3, [pc, #120]	; (80027ac <MX_ADC3_Init+0xbc>)
 8002734:	2200      	movs	r2, #0
 8002736:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 8002738:	4b1c      	ldr	r3, [pc, #112]	; (80027ac <MX_ADC3_Init+0xbc>)
 800273a:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800273e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002740:	4b1a      	ldr	r3, [pc, #104]	; (80027ac <MX_ADC3_Init+0xbc>)
 8002742:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002746:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8002748:	4b18      	ldr	r3, [pc, #96]	; (80027ac <MX_ADC3_Init+0xbc>)
 800274a:	2200      	movs	r2, #0
 800274c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800274e:	4b17      	ldr	r3, [pc, #92]	; (80027ac <MX_ADC3_Init+0xbc>)
 8002750:	2200      	movs	r2, #0
 8002752:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002754:	4b15      	ldr	r3, [pc, #84]	; (80027ac <MX_ADC3_Init+0xbc>)
 8002756:	2200      	movs	r2, #0
 8002758:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800275a:	4b14      	ldr	r3, [pc, #80]	; (80027ac <MX_ADC3_Init+0xbc>)
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002762:	4812      	ldr	r0, [pc, #72]	; (80027ac <MX_ADC3_Init+0xbc>)
 8002764:	f001 ff94 	bl	8004690 <HAL_ADC_Init>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <MX_ADC3_Init+0x82>
    Error_Handler();
 800276e:	f000 fdcf 	bl	8003310 <Error_Handler>
  sConfig.Channel = ADC_CHANNEL_0;
 8002772:	2301      	movs	r3, #1
 8002774:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002776:	2306      	movs	r3, #6
 8002778:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800277a:	2300      	movs	r3, #0
 800277c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800277e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002782:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002784:	2304      	movs	r3, #4
 8002786:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002788:	2300      	movs	r3, #0
 800278a:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800278c:	2300      	movs	r3, #0
 800278e:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002790:	1d3b      	adds	r3, r7, #4
 8002792:	4619      	mov	r1, r3
 8002794:	4805      	ldr	r0, [pc, #20]	; (80027ac <MX_ADC3_Init+0xbc>)
 8002796:	f002 fcb7 	bl	8005108 <HAL_ADC_ConfigChannel>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_ADC3_Init+0xb4>
    Error_Handler();
 80027a0:	f000 fdb6 	bl	8003310 <Error_Handler>
}
 80027a4:	bf00      	nop
 80027a6:	3720      	adds	r7, #32
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	2000025c 	.word	0x2000025c
 80027b0:	58026000 	.word	0x58026000

080027b4 <MX_DAC1_Init>:
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b08a      	sub	sp, #40	; 0x28
 80027b8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80027ba:	1d3b      	adds	r3, r7, #4
 80027bc:	2224      	movs	r2, #36	; 0x24
 80027be:	2100      	movs	r1, #0
 80027c0:	4618      	mov	r0, r3
 80027c2:	f017 fcdf 	bl	801a184 <memset>
  hdac1.Instance = DAC1;
 80027c6:	4b17      	ldr	r3, [pc, #92]	; (8002824 <MX_DAC1_Init+0x70>)
 80027c8:	4a17      	ldr	r2, [pc, #92]	; (8002828 <MX_DAC1_Init+0x74>)
 80027ca:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80027cc:	4815      	ldr	r0, [pc, #84]	; (8002824 <MX_DAC1_Init+0x70>)
 80027ce:	f003 fc35 	bl	800603c <HAL_DAC_Init>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_DAC1_Init+0x28>
    Error_Handler();
 80027d8:	f000 fd9a 	bl	8003310 <Error_Handler>
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80027dc:	2300      	movs	r3, #0
 80027de:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80027e4:	2300      	movs	r3, #0
 80027e6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80027e8:	2301      	movs	r3, #1
 80027ea:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80027f0:	1d3b      	adds	r3, r7, #4
 80027f2:	2200      	movs	r2, #0
 80027f4:	4619      	mov	r1, r3
 80027f6:	480b      	ldr	r0, [pc, #44]	; (8002824 <MX_DAC1_Init+0x70>)
 80027f8:	f003 fcba 	bl	8006170 <HAL_DAC_ConfigChannel>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <MX_DAC1_Init+0x52>
    Error_Handler();
 8002802:	f000 fd85 	bl	8003310 <Error_Handler>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002806:	1d3b      	adds	r3, r7, #4
 8002808:	2210      	movs	r2, #16
 800280a:	4619      	mov	r1, r3
 800280c:	4805      	ldr	r0, [pc, #20]	; (8002824 <MX_DAC1_Init+0x70>)
 800280e:	f003 fcaf 	bl	8006170 <HAL_DAC_ConfigChannel>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_DAC1_Init+0x68>
    Error_Handler();
 8002818:	f000 fd7a 	bl	8003310 <Error_Handler>
}
 800281c:	bf00      	nop
 800281e:	3728      	adds	r7, #40	; 0x28
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	200002c0 	.word	0x200002c0
 8002828:	40007400 	.word	0x40007400

0800282c <MX_HRTIM_Init>:
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b0a4      	sub	sp, #144	; 0x90
 8002830:	af00      	add	r7, sp, #0
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8002832:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	605a      	str	r2, [r3, #4]
 800283c:	609a      	str	r2, [r3, #8]
 800283e:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8002840:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002844:	2254      	movs	r2, #84	; 0x54
 8002846:	2100      	movs	r1, #0
 8002848:	4618      	mov	r0, r3
 800284a:	f017 fc9b 	bl	801a184 <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 800284e:	f107 0320 	add.w	r3, r7, #32
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	605a      	str	r2, [r3, #4]
 8002858:	609a      	str	r2, [r3, #8]
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 800285a:	463b      	mov	r3, r7
 800285c:	2220      	movs	r2, #32
 800285e:	2100      	movs	r1, #0
 8002860:	4618      	mov	r0, r3
 8002862:	f017 fc8f 	bl	801a184 <memset>
  hhrtim.Instance = HRTIM1;
 8002866:	4b98      	ldr	r3, [pc, #608]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002868:	4a98      	ldr	r2, [pc, #608]	; (8002acc <MX_HRTIM_Init+0x2a0>)
 800286a:	601a      	str	r2, [r3, #0]
  hhrtim.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 800286c:	4b96      	ldr	r3, [pc, #600]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 800286e:	2200      	movs	r2, #0
 8002870:	605a      	str	r2, [r3, #4]
  hhrtim.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8002872:	4b95      	ldr	r3, [pc, #596]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002874:	2200      	movs	r2, #0
 8002876:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim) != HAL_OK)
 8002878:	4893      	ldr	r0, [pc, #588]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 800287a:	f005 fad7 	bl	8007e2c <HAL_HRTIM_Init>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_HRTIM_Init+0x5c>
    Error_Handler();
 8002884:	f000 fd44 	bl	8003310 <Error_Handler>
  pTimeBaseCfg.Period = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME+PROBE_WIDTH+POP_CYCLE_DELAY;
 8002888:	f24c 2318 	movw	r3, #49688	; 0xc218
 800288c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8002890:	2300      	movs	r3, #0
 8002892:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV4;
 8002896:	2307      	movs	r3, #7
 8002898:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 800289c:	2308      	movs	r3, #8
 800289e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 80028a2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80028a6:	461a      	mov	r2, r3
 80028a8:	2100      	movs	r1, #0
 80028aa:	4887      	ldr	r0, [pc, #540]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 80028ac:	f005 fb8e 	bl	8007fcc <HAL_HRTIM_TimeBaseConfig>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_HRTIM_Init+0x8e>
    Error_Handler();
 80028b6:	f000 fd2b 	bl	8003310 <Error_Handler>
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_CMP3|HRTIM_TIM_IT_REP;
 80028ba:	2314      	movs	r3, #20
 80028bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 80028be:	2300      	movs	r3, #0
 80028c0:	633b      	str	r3, [r7, #48]	; 0x30
  pTimerCfg.DMASrcAddress = 0x0000;
 80028c2:	2300      	movs	r3, #0
 80028c4:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 80028c6:	2300      	movs	r3, #0
 80028c8:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 80028ca:	2301      	movs	r3, #1
 80028cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 80028ce:	2300      	movs	r3, #0
 80028d0:	643b      	str	r3, [r7, #64]	; 0x40
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80028d2:	2300      	movs	r3, #0
 80028d4:	647b      	str	r3, [r7, #68]	; 0x44
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80028d6:	2300      	movs	r3, #0
 80028d8:	64bb      	str	r3, [r7, #72]	; 0x48
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80028da:	2300      	movs	r3, #0
 80028dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 80028de:	2300      	movs	r3, #0
 80028e0:	653b      	str	r3, [r7, #80]	; 0x50
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 80028e2:	2300      	movs	r3, #0
 80028e4:	657b      	str	r3, [r7, #84]	; 0x54
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 80028e6:	2300      	movs	r3, #0
 80028e8:	65bb      	str	r3, [r7, #88]	; 0x58
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 80028ea:	2300      	movs	r3, #0
 80028ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80028ee:	2300      	movs	r3, #0
 80028f0:	663b      	str	r3, [r7, #96]	; 0x60
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 80028f2:	2300      	movs	r3, #0
 80028f4:	667b      	str	r3, [r7, #100]	; 0x64
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80028f6:	2300      	movs	r3, #0
 80028f8:	66bb      	str	r3, [r7, #104]	; 0x68
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 80028fa:	2300      	movs	r3, #0
 80028fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80028fe:	2300      	movs	r3, #0
 8002900:	673b      	str	r3, [r7, #112]	; 0x70
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8002902:	2300      	movs	r3, #0
 8002904:	677b      	str	r3, [r7, #116]	; 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8002906:	2300      	movs	r3, #0
 8002908:	67bb      	str	r3, [r7, #120]	; 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 800290a:	2300      	movs	r3, #0
 800290c:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 800290e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002912:	461a      	mov	r2, r3
 8002914:	2100      	movs	r1, #0
 8002916:	486c      	ldr	r0, [pc, #432]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002918:	f005 fb80 	bl	800801c <HAL_HRTIM_WaveformTimerConfig>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <MX_HRTIM_Init+0xfa>
    Error_Handler();
 8002922:	f000 fcf5 	bl	8003310 <Error_Handler>
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_CMP2|HRTIM_TIM_IT_CMP3;
 8002926:	2306      	movs	r3, #6
 8002928:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 800292a:	2300      	movs	r3, #0
 800292c:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 800292e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002932:	461a      	mov	r2, r3
 8002934:	2104      	movs	r1, #4
 8002936:	4864      	ldr	r0, [pc, #400]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002938:	f005 fb70 	bl	800801c <HAL_HRTIM_WaveformTimerConfig>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <MX_HRTIM_Init+0x11a>
    Error_Handler();
 8002942:	f000 fce5 	bl	8003310 <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH;
 8002946:	f240 631b 	movw	r3, #1563	; 0x61b
 800294a:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 800294c:	f107 0320 	add.w	r3, r7, #32
 8002950:	2201      	movs	r2, #1
 8002952:	2100      	movs	r1, #0
 8002954:	485c      	ldr	r0, [pc, #368]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002956:	f005 fbd3 	bl	8008100 <HAL_HRTIM_WaveformCompareConfig>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <MX_HRTIM_Init+0x138>
    Error_Handler();
 8002960:	f000 fcd6 	bl	8003310 <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME;
 8002964:	f244 5395 	movw	r3, #17813	; 0x4595
 8002968:	623b      	str	r3, [r7, #32]
  pCompareCfg.AutoDelayedMode = HRTIM_AUTODELAYEDMODE_REGULAR;
 800296a:	2300      	movs	r3, #0
 800296c:	627b      	str	r3, [r7, #36]	; 0x24
  pCompareCfg.AutoDelayedTimeout = 0x0000;
 800296e:	2300      	movs	r3, #0
 8002970:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8002972:	f107 0320 	add.w	r3, r7, #32
 8002976:	2202      	movs	r2, #2
 8002978:	2100      	movs	r1, #0
 800297a:	4853      	ldr	r0, [pc, #332]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 800297c:	f005 fbc0 	bl	8008100 <HAL_HRTIM_WaveformCompareConfig>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <MX_HRTIM_Init+0x15e>
    Error_Handler();
 8002986:	f000 fcc3 	bl	8003310 <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH;
 800298a:	f640 536e 	movw	r3, #3438	; 0xd6e
 800298e:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8002990:	f107 0320 	add.w	r3, r7, #32
 8002994:	2202      	movs	r2, #2
 8002996:	2104      	movs	r1, #4
 8002998:	484b      	ldr	r0, [pc, #300]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 800299a:	f005 fbb1 	bl	8008100 <HAL_HRTIM_WaveformCompareConfig>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <MX_HRTIM_Init+0x17c>
    Error_Handler();
 80029a4:	f000 fcb4 	bl	8003310 <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME+PROBE_WIDTH;
 80029a8:	f644 0306 	movw	r3, #18438	; 0x4806
 80029ac:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 80029ae:	f107 0320 	add.w	r3, r7, #32
 80029b2:	2204      	movs	r2, #4
 80029b4:	2100      	movs	r1, #0
 80029b6:	4844      	ldr	r0, [pc, #272]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 80029b8:	f005 fba2 	bl	8008100 <HAL_HRTIM_WaveformCompareConfig>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_HRTIM_Init+0x19a>
    Error_Handler();
 80029c2:	f000 fca5 	bl	8003310 <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH+RAMSEY_TIME+MICROWAVE_WIDTH;
 80029c6:	f244 435d 	movw	r3, #17501	; 0x445d
 80029ca:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_4, &pCompareCfg) != HAL_OK)
 80029cc:	f107 0320 	add.w	r3, r7, #32
 80029d0:	2208      	movs	r2, #8
 80029d2:	2104      	movs	r1, #4
 80029d4:	483c      	ldr	r0, [pc, #240]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 80029d6:	f005 fb93 	bl	8008100 <HAL_HRTIM_WaveformCompareConfig>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <MX_HRTIM_Init+0x1b8>
    Error_Handler();
 80029e0:	f000 fc96 	bl	8003310 <Error_Handler>
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 80029e4:	2302      	movs	r3, #2
 80029e6:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP1|HRTIM_OUTPUTSET_TIMCMP3;
 80029e8:	2328      	movs	r3, #40	; 0x28
 80029ea:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2|HRTIM_OUTPUTRESET_TIMPER;
 80029ec:	2314      	movs	r3, #20
 80029ee:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_ACTIVE;
 80029f4:	2308      	movs	r3, #8
 80029f6:	613b      	str	r3, [r7, #16]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 80029f8:	2300      	movs	r3, #0
 80029fa:	617b      	str	r3, [r7, #20]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 80029fc:	2300      	movs	r3, #0
 80029fe:	61bb      	str	r3, [r7, #24]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8002a00:	2300      	movs	r3, #0
 8002a02:	61fb      	str	r3, [r7, #28]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8002a04:	463b      	mov	r3, r7
 8002a06:	2201      	movs	r2, #1
 8002a08:	2100      	movs	r1, #0
 8002a0a:	482f      	ldr	r0, [pc, #188]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002a0c:	f005 fce6 	bl	80083dc <HAL_HRTIM_WaveformOutputConfig>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_HRTIM_Init+0x1ee>
    Error_Handler();
 8002a16:	f000 fc7b 	bl	8003310 <Error_Handler>
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	603b      	str	r3, [r7, #0]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2|HRTIM_OUTPUTRESET_TIMCMP4;
 8002a1e:	2350      	movs	r3, #80	; 0x50
 8002a20:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8002a22:	2300      	movs	r3, #0
 8002a24:	613b      	str	r3, [r7, #16]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8002a26:	463b      	mov	r3, r7
 8002a28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a2c:	2104      	movs	r1, #4
 8002a2e:	4826      	ldr	r0, [pc, #152]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002a30:	f005 fcd4 	bl	80083dc <HAL_HRTIM_WaveformOutputConfig>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <MX_HRTIM_Init+0x212>
    Error_Handler();
 8002a3a:	f000 fc69 	bl	8003310 <Error_Handler>
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 8002a3e:	2302      	movs	r3, #2
 8002a40:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP3;
 8002a42:	2320      	movs	r3, #32
 8002a44:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2;
 8002a46:	2310      	movs	r3, #16
 8002a48:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_ACTIVE;
 8002a4a:	2308      	movs	r3, #8
 8002a4c:	613b      	str	r3, [r7, #16]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8002a4e:	463b      	mov	r3, r7
 8002a50:	2202      	movs	r2, #2
 8002a52:	2100      	movs	r1, #0
 8002a54:	481c      	ldr	r0, [pc, #112]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002a56:	f005 fcc1 	bl	80083dc <HAL_HRTIM_WaveformOutputConfig>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <MX_HRTIM_Init+0x238>
    Error_Handler();
 8002a60:	f000 fc56 	bl	8003310 <Error_Handler>
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8002a64:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002a68:	461a      	mov	r2, r3
 8002a6a:	2104      	movs	r1, #4
 8002a6c:	4816      	ldr	r0, [pc, #88]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002a6e:	f005 faad 	bl	8007fcc <HAL_HRTIM_TimeBaseConfig>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d001      	beq.n	8002a7c <MX_HRTIM_Init+0x250>
    Error_Handler();
 8002a78:	f000 fc4a 	bl	8003310 <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY;
 8002a7c:	f240 7353 	movw	r3, #1875	; 0x753
 8002a80:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8002a82:	f107 0320 	add.w	r3, r7, #32
 8002a86:	2201      	movs	r2, #1
 8002a88:	2104      	movs	r1, #4
 8002a8a:	480f      	ldr	r0, [pc, #60]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002a8c:	f005 fb38 	bl	8008100 <HAL_HRTIM_WaveformCompareConfig>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <MX_HRTIM_Init+0x26e>
    Error_Handler();
 8002a96:	f000 fc3b 	bl	8003310 <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH+RAMSEY_TIME;
 8002a9a:	f643 6342 	movw	r3, #15938	; 0x3e42
 8002a9e:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 8002aa0:	f107 0320 	add.w	r3, r7, #32
 8002aa4:	2204      	movs	r2, #4
 8002aa6:	2104      	movs	r1, #4
 8002aa8:	4807      	ldr	r0, [pc, #28]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002aaa:	f005 fb29 	bl	8008100 <HAL_HRTIM_WaveformCompareConfig>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <MX_HRTIM_Init+0x28c>
    Error_Handler();
 8002ab4:	f000 fc2c 	bl	8003310 <Error_Handler>
  HAL_HRTIM_MspPostInit(&hhrtim);
 8002ab8:	4803      	ldr	r0, [pc, #12]	; (8002ac8 <MX_HRTIM_Init+0x29c>)
 8002aba:	f000 fd6b 	bl	8003594 <HAL_HRTIM_MspPostInit>
}
 8002abe:	bf00      	nop
 8002ac0:	3790      	adds	r7, #144	; 0x90
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	200002d4 	.word	0x200002d4
 8002acc:	40017400 	.word	0x40017400

08002ad0 <MX_LPTIM1_Init>:
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  hlptim1.Instance = LPTIM1;
 8002ad4:	4b13      	ldr	r3, [pc, #76]	; (8002b24 <MX_LPTIM1_Init+0x54>)
 8002ad6:	4a14      	ldr	r2, [pc, #80]	; (8002b28 <MX_LPTIM1_Init+0x58>)
 8002ad8:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8002ada:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <MX_LPTIM1_Init+0x54>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV32;
 8002ae0:	4b10      	ldr	r3, [pc, #64]	; (8002b24 <MX_LPTIM1_Init+0x54>)
 8002ae2:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002ae6:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002ae8:	4b0e      	ldr	r3, [pc, #56]	; (8002b24 <MX_LPTIM1_Init+0x54>)
 8002aea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002aee:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8002af0:	4b0c      	ldr	r3, [pc, #48]	; (8002b24 <MX_LPTIM1_Init+0x54>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002af6:	4b0b      	ldr	r3, [pc, #44]	; (8002b24 <MX_LPTIM1_Init+0x54>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8002afc:	4b09      	ldr	r3, [pc, #36]	; (8002b24 <MX_LPTIM1_Init+0x54>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8002b02:	4b08      	ldr	r3, [pc, #32]	; (8002b24 <MX_LPTIM1_Init+0x54>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002b08:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <MX_LPTIM1_Init+0x54>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8002b0e:	4805      	ldr	r0, [pc, #20]	; (8002b24 <MX_LPTIM1_Init+0x54>)
 8002b10:	f006 fc90 	bl	8009434 <HAL_LPTIM_Init>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <MX_LPTIM1_Init+0x4e>
    Error_Handler();
 8002b1a:	f000 fbf9 	bl	8003310 <Error_Handler>
}
 8002b1e:	bf00      	nop
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	200003b0 	.word	0x200003b0
 8002b28:	40002400 	.word	0x40002400

08002b2c <MX_TIM1_Init>:
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b088      	sub	sp, #32
 8002b30:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b32:	f107 0310 	add.w	r3, r7, #16
 8002b36:	2200      	movs	r2, #0
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	605a      	str	r2, [r3, #4]
 8002b3c:	609a      	str	r2, [r3, #8]
 8002b3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b40:	1d3b      	adds	r3, r7, #4
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	605a      	str	r2, [r3, #4]
 8002b48:	609a      	str	r2, [r3, #8]
  htim1.Instance = TIM1;
 8002b4a:	4b20      	ldr	r3, [pc, #128]	; (8002bcc <MX_TIM1_Init+0xa0>)
 8002b4c:	4a20      	ldr	r2, [pc, #128]	; (8002bd0 <MX_TIM1_Init+0xa4>)
 8002b4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1249;
 8002b50:	4b1e      	ldr	r3, [pc, #120]	; (8002bcc <MX_TIM1_Init+0xa0>)
 8002b52:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002b56:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b58:	4b1c      	ldr	r3, [pc, #112]	; (8002bcc <MX_TIM1_Init+0xa0>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002b5e:	4b1b      	ldr	r3, [pc, #108]	; (8002bcc <MX_TIM1_Init+0xa0>)
 8002b60:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b64:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b66:	4b19      	ldr	r3, [pc, #100]	; (8002bcc <MX_TIM1_Init+0xa0>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b6c:	4b17      	ldr	r3, [pc, #92]	; (8002bcc <MX_TIM1_Init+0xa0>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b72:	4b16      	ldr	r3, [pc, #88]	; (8002bcc <MX_TIM1_Init+0xa0>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002b78:	4814      	ldr	r0, [pc, #80]	; (8002bcc <MX_TIM1_Init+0xa0>)
 8002b7a:	f00a fe09 	bl	800d790 <HAL_TIM_Base_Init>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <MX_TIM1_Init+0x5c>
    Error_Handler();
 8002b84:	f000 fbc4 	bl	8003310 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b8c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002b8e:	f107 0310 	add.w	r3, r7, #16
 8002b92:	4619      	mov	r1, r3
 8002b94:	480d      	ldr	r0, [pc, #52]	; (8002bcc <MX_TIM1_Init+0xa0>)
 8002b96:	f00a fe53 	bl	800d840 <HAL_TIM_ConfigClockSource>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <MX_TIM1_Init+0x78>
    Error_Handler();
 8002ba0:	f000 fbb6 	bl	8003310 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002bb0:	1d3b      	adds	r3, r7, #4
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4805      	ldr	r0, [pc, #20]	; (8002bcc <MX_TIM1_Init+0xa0>)
 8002bb6:	f00b f873 	bl	800dca0 <HAL_TIMEx_MasterConfigSynchronization>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <MX_TIM1_Init+0x98>
    Error_Handler();
 8002bc0:	f000 fba6 	bl	8003310 <Error_Handler>
}
 8002bc4:	bf00      	nop
 8002bc6:	3720      	adds	r7, #32
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	200003e8 	.word	0x200003e8
 8002bd0:	40010000 	.word	0x40010000

08002bd4 <MX_TIM2_Init>:
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b088      	sub	sp, #32
 8002bd8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bda:	f107 0310 	add.w	r3, r7, #16
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	605a      	str	r2, [r3, #4]
 8002be4:	609a      	str	r2, [r3, #8]
 8002be6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002be8:	1d3b      	adds	r3, r7, #4
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]
 8002bee:	605a      	str	r2, [r3, #4]
 8002bf0:	609a      	str	r2, [r3, #8]
  htim2.Instance = TIM2;
 8002bf2:	4b1e      	ldr	r3, [pc, #120]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002bf4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bf8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 124;
 8002bfa:	4b1c      	ldr	r3, [pc, #112]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002bfc:	227c      	movs	r2, #124	; 0x7c
 8002bfe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c00:	4b1a      	ldr	r3, [pc, #104]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002c06:	4b19      	ldr	r3, [pc, #100]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c08:	f04f 32ff 	mov.w	r2, #4294967295
 8002c0c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c0e:	4b17      	ldr	r3, [pc, #92]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c14:	4b15      	ldr	r3, [pc, #84]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c1a:	4814      	ldr	r0, [pc, #80]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c1c:	f00a fdb8 	bl	800d790 <HAL_TIM_Base_Init>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <MX_TIM2_Init+0x56>
    Error_Handler();
 8002c26:	f000 fb73 	bl	8003310 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c30:	f107 0310 	add.w	r3, r7, #16
 8002c34:	4619      	mov	r1, r3
 8002c36:	480d      	ldr	r0, [pc, #52]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c38:	f00a fe02 	bl	800d840 <HAL_TIM_ConfigClockSource>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <MX_TIM2_Init+0x72>
    Error_Handler();
 8002c42:	f000 fb65 	bl	8003310 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c46:	2300      	movs	r3, #0
 8002c48:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c4e:	1d3b      	adds	r3, r7, #4
 8002c50:	4619      	mov	r1, r3
 8002c52:	4806      	ldr	r0, [pc, #24]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c54:	f00b f824 	bl	800dca0 <HAL_TIMEx_MasterConfigSynchronization>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <MX_TIM2_Init+0x8e>
    Error_Handler();
 8002c5e:	f000 fb57 	bl	8003310 <Error_Handler>
}
 8002c62:	bf00      	nop
 8002c64:	3720      	adds	r7, #32
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20000434 	.word	0x20000434

08002c70 <MX_TIM3_Init>:
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b088      	sub	sp, #32
 8002c74:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c76:	f107 0310 	add.w	r3, r7, #16
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	605a      	str	r2, [r3, #4]
 8002c80:	609a      	str	r2, [r3, #8]
 8002c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c84:	1d3b      	adds	r3, r7, #4
 8002c86:	2200      	movs	r2, #0
 8002c88:	601a      	str	r2, [r3, #0]
 8002c8a:	605a      	str	r2, [r3, #4]
 8002c8c:	609a      	str	r2, [r3, #8]
  htim3.Instance = TIM3;
 8002c8e:	4b1d      	ldr	r3, [pc, #116]	; (8002d04 <MX_TIM3_Init+0x94>)
 8002c90:	4a1d      	ldr	r2, [pc, #116]	; (8002d08 <MX_TIM3_Init+0x98>)
 8002c92:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 124;
 8002c94:	4b1b      	ldr	r3, [pc, #108]	; (8002d04 <MX_TIM3_Init+0x94>)
 8002c96:	227c      	movs	r2, #124	; 0x7c
 8002c98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c9a:	4b1a      	ldr	r3, [pc, #104]	; (8002d04 <MX_TIM3_Init+0x94>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002ca0:	4b18      	ldr	r3, [pc, #96]	; (8002d04 <MX_TIM3_Init+0x94>)
 8002ca2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ca6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ca8:	4b16      	ldr	r3, [pc, #88]	; (8002d04 <MX_TIM3_Init+0x94>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cae:	4b15      	ldr	r3, [pc, #84]	; (8002d04 <MX_TIM3_Init+0x94>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002cb4:	4813      	ldr	r0, [pc, #76]	; (8002d04 <MX_TIM3_Init+0x94>)
 8002cb6:	f00a fd6b 	bl	800d790 <HAL_TIM_Base_Init>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <MX_TIM3_Init+0x54>
    Error_Handler();
 8002cc0:	f000 fb26 	bl	8003310 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cc8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002cca:	f107 0310 	add.w	r3, r7, #16
 8002cce:	4619      	mov	r1, r3
 8002cd0:	480c      	ldr	r0, [pc, #48]	; (8002d04 <MX_TIM3_Init+0x94>)
 8002cd2:	f00a fdb5 	bl	800d840 <HAL_TIM_ConfigClockSource>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_TIM3_Init+0x70>
    Error_Handler();
 8002cdc:	f000 fb18 	bl	8003310 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ce8:	1d3b      	adds	r3, r7, #4
 8002cea:	4619      	mov	r1, r3
 8002cec:	4805      	ldr	r0, [pc, #20]	; (8002d04 <MX_TIM3_Init+0x94>)
 8002cee:	f00a ffd7 	bl	800dca0 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <MX_TIM3_Init+0x8c>
    Error_Handler();
 8002cf8:	f000 fb0a 	bl	8003310 <Error_Handler>
}
 8002cfc:	bf00      	nop
 8002cfe:	3720      	adds	r7, #32
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	20000480 	.word	0x20000480
 8002d08:	40000400 	.word	0x40000400

08002d0c <MX_TIM4_Init>:
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d12:	f107 0310 	add.w	r3, r7, #16
 8002d16:	2200      	movs	r2, #0
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	605a      	str	r2, [r3, #4]
 8002d1c:	609a      	str	r2, [r3, #8]
 8002d1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d20:	1d3b      	adds	r3, r7, #4
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	605a      	str	r2, [r3, #4]
 8002d28:	609a      	str	r2, [r3, #8]
  htim4.Instance = TIM4;
 8002d2a:	4b1e      	ldr	r3, [pc, #120]	; (8002da4 <MX_TIM4_Init+0x98>)
 8002d2c:	4a1e      	ldr	r2, [pc, #120]	; (8002da8 <MX_TIM4_Init+0x9c>)
 8002d2e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 62499;
 8002d30:	4b1c      	ldr	r3, [pc, #112]	; (8002da4 <MX_TIM4_Init+0x98>)
 8002d32:	f24f 4223 	movw	r2, #62499	; 0xf423
 8002d36:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d38:	4b1a      	ldr	r3, [pc, #104]	; (8002da4 <MX_TIM4_Init+0x98>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002d3e:	4b19      	ldr	r3, [pc, #100]	; (8002da4 <MX_TIM4_Init+0x98>)
 8002d40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d44:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d46:	4b17      	ldr	r3, [pc, #92]	; (8002da4 <MX_TIM4_Init+0x98>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d4c:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <MX_TIM4_Init+0x98>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002d52:	4814      	ldr	r0, [pc, #80]	; (8002da4 <MX_TIM4_Init+0x98>)
 8002d54:	f00a fd1c 	bl	800d790 <HAL_TIM_Base_Init>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <MX_TIM4_Init+0x56>
    Error_Handler();
 8002d5e:	f000 fad7 	bl	8003310 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002d68:	f107 0310 	add.w	r3, r7, #16
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	480d      	ldr	r0, [pc, #52]	; (8002da4 <MX_TIM4_Init+0x98>)
 8002d70:	f00a fd66 	bl	800d840 <HAL_TIM_ConfigClockSource>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <MX_TIM4_Init+0x72>
    Error_Handler();
 8002d7a:	f000 fac9 	bl	8003310 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d82:	2300      	movs	r3, #0
 8002d84:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002d86:	1d3b      	adds	r3, r7, #4
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4806      	ldr	r0, [pc, #24]	; (8002da4 <MX_TIM4_Init+0x98>)
 8002d8c:	f00a ff88 	bl	800dca0 <HAL_TIMEx_MasterConfigSynchronization>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <MX_TIM4_Init+0x8e>
    Error_Handler();
 8002d96:	f000 fabb 	bl	8003310 <Error_Handler>
}
 8002d9a:	bf00      	nop
 8002d9c:	3720      	adds	r7, #32
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	200004cc 	.word	0x200004cc
 8002da8:	40000800 	.word	0x40000800

08002dac <MX_TIM5_Init>:
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b088      	sub	sp, #32
 8002db0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002db2:	f107 0310 	add.w	r3, r7, #16
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	605a      	str	r2, [r3, #4]
 8002dbc:	609a      	str	r2, [r3, #8]
 8002dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dc0:	1d3b      	adds	r3, r7, #4
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	601a      	str	r2, [r3, #0]
 8002dc6:	605a      	str	r2, [r3, #4]
 8002dc8:	609a      	str	r2, [r3, #8]
  htim5.Instance = TIM5;
 8002dca:	4b1d      	ldr	r3, [pc, #116]	; (8002e40 <MX_TIM5_Init+0x94>)
 8002dcc:	4a1d      	ldr	r2, [pc, #116]	; (8002e44 <MX_TIM5_Init+0x98>)
 8002dce:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 124;
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	; (8002e40 <MX_TIM5_Init+0x94>)
 8002dd2:	227c      	movs	r2, #124	; 0x7c
 8002dd4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dd6:	4b1a      	ldr	r3, [pc, #104]	; (8002e40 <MX_TIM5_Init+0x94>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002ddc:	4b18      	ldr	r3, [pc, #96]	; (8002e40 <MX_TIM5_Init+0x94>)
 8002dde:	f04f 32ff 	mov.w	r2, #4294967295
 8002de2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002de4:	4b16      	ldr	r3, [pc, #88]	; (8002e40 <MX_TIM5_Init+0x94>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dea:	4b15      	ldr	r3, [pc, #84]	; (8002e40 <MX_TIM5_Init+0x94>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002df0:	4813      	ldr	r0, [pc, #76]	; (8002e40 <MX_TIM5_Init+0x94>)
 8002df2:	f00a fccd 	bl	800d790 <HAL_TIM_Base_Init>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <MX_TIM5_Init+0x54>
    Error_Handler();
 8002dfc:	f000 fa88 	bl	8003310 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e04:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002e06:	f107 0310 	add.w	r3, r7, #16
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	480c      	ldr	r0, [pc, #48]	; (8002e40 <MX_TIM5_Init+0x94>)
 8002e0e:	f00a fd17 	bl	800d840 <HAL_TIM_ConfigClockSource>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <MX_TIM5_Init+0x70>
    Error_Handler();
 8002e18:	f000 fa7a 	bl	8003310 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e20:	2300      	movs	r3, #0
 8002e22:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002e24:	1d3b      	adds	r3, r7, #4
 8002e26:	4619      	mov	r1, r3
 8002e28:	4805      	ldr	r0, [pc, #20]	; (8002e40 <MX_TIM5_Init+0x94>)
 8002e2a:	f00a ff39 	bl	800dca0 <HAL_TIMEx_MasterConfigSynchronization>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <MX_TIM5_Init+0x8c>
    Error_Handler();
 8002e34:	f000 fa6c 	bl	8003310 <Error_Handler>
}
 8002e38:	bf00      	nop
 8002e3a:	3720      	adds	r7, #32
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	20000518 	.word	0x20000518
 8002e44:	40000c00 	.word	0x40000c00

08002e48 <MX_USART3_UART_Init>:
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8002e4c:	4b22      	ldr	r3, [pc, #136]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e4e:	4a23      	ldr	r2, [pc, #140]	; (8002edc <MX_USART3_UART_Init+0x94>)
 8002e50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1000000;
 8002e52:	4b21      	ldr	r3, [pc, #132]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e54:	4a22      	ldr	r2, [pc, #136]	; (8002ee0 <MX_USART3_UART_Init+0x98>)
 8002e56:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e58:	4b1f      	ldr	r3, [pc, #124]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e5e:	4b1e      	ldr	r3, [pc, #120]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e64:	4b1c      	ldr	r3, [pc, #112]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e6a:	4b1b      	ldr	r3, [pc, #108]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e6c:	220c      	movs	r2, #12
 8002e6e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e70:	4b19      	ldr	r3, [pc, #100]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e76:	4b18      	ldr	r3, [pc, #96]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e7c:	4b16      	ldr	r3, [pc, #88]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e82:	4b15      	ldr	r3, [pc, #84]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e88:	4b13      	ldr	r3, [pc, #76]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e8e:	4812      	ldr	r0, [pc, #72]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002e90:	f00a ff94 	bl	800ddbc <HAL_UART_Init>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <MX_USART3_UART_Init+0x56>
    Error_Handler();
 8002e9a:	f000 fa39 	bl	8003310 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	480d      	ldr	r0, [pc, #52]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002ea2:	f00c f824 	bl	800eeee <HAL_UARTEx_SetTxFifoThreshold>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <MX_USART3_UART_Init+0x68>
    Error_Handler();
 8002eac:	f000 fa30 	bl	8003310 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	4809      	ldr	r0, [pc, #36]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002eb4:	f00c f859 	bl	800ef6a <HAL_UARTEx_SetRxFifoThreshold>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <MX_USART3_UART_Init+0x7a>
    Error_Handler();
 8002ebe:	f000 fa27 	bl	8003310 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002ec2:	4805      	ldr	r0, [pc, #20]	; (8002ed8 <MX_USART3_UART_Init+0x90>)
 8002ec4:	f00b ffda 	bl	800ee7c <HAL_UARTEx_DisableFifoMode>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <MX_USART3_UART_Init+0x8a>
    Error_Handler();
 8002ece:	f000 fa1f 	bl	8003310 <Error_Handler>
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	20000564 	.word	0x20000564
 8002edc:	40004800 	.word	0x40004800
 8002ee0:	000f4240 	.word	0x000f4240

08002ee4 <MX_GPIO_Init>:
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08e      	sub	sp, #56	; 0x38
 8002ee8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	605a      	str	r2, [r3, #4]
 8002ef4:	609a      	str	r2, [r3, #8]
 8002ef6:	60da      	str	r2, [r3, #12]
 8002ef8:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002efa:	4ba0      	ldr	r3, [pc, #640]	; (800317c <MX_GPIO_Init+0x298>)
 8002efc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f00:	4a9e      	ldr	r2, [pc, #632]	; (800317c <MX_GPIO_Init+0x298>)
 8002f02:	f043 0310 	orr.w	r3, r3, #16
 8002f06:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f0a:	4b9c      	ldr	r3, [pc, #624]	; (800317c <MX_GPIO_Init+0x298>)
 8002f0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f10:	f003 0310 	and.w	r3, r3, #16
 8002f14:	623b      	str	r3, [r7, #32]
 8002f16:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f18:	4b98      	ldr	r3, [pc, #608]	; (800317c <MX_GPIO_Init+0x298>)
 8002f1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f1e:	4a97      	ldr	r2, [pc, #604]	; (800317c <MX_GPIO_Init+0x298>)
 8002f20:	f043 0304 	orr.w	r3, r3, #4
 8002f24:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f28:	4b94      	ldr	r3, [pc, #592]	; (800317c <MX_GPIO_Init+0x298>)
 8002f2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f2e:	f003 0304 	and.w	r3, r3, #4
 8002f32:	61fb      	str	r3, [r7, #28]
 8002f34:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f36:	4b91      	ldr	r3, [pc, #580]	; (800317c <MX_GPIO_Init+0x298>)
 8002f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f3c:	4a8f      	ldr	r2, [pc, #572]	; (800317c <MX_GPIO_Init+0x298>)
 8002f3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f42:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f46:	4b8d      	ldr	r3, [pc, #564]	; (800317c <MX_GPIO_Init+0x298>)
 8002f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f50:	61bb      	str	r3, [r7, #24]
 8002f52:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f54:	4b89      	ldr	r3, [pc, #548]	; (800317c <MX_GPIO_Init+0x298>)
 8002f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f5a:	4a88      	ldr	r2, [pc, #544]	; (800317c <MX_GPIO_Init+0x298>)
 8002f5c:	f043 0301 	orr.w	r3, r3, #1
 8002f60:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f64:	4b85      	ldr	r3, [pc, #532]	; (800317c <MX_GPIO_Init+0x298>)
 8002f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f6a:	f003 0301 	and.w	r3, r3, #1
 8002f6e:	617b      	str	r3, [r7, #20]
 8002f70:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f72:	4b82      	ldr	r3, [pc, #520]	; (800317c <MX_GPIO_Init+0x298>)
 8002f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f78:	4a80      	ldr	r2, [pc, #512]	; (800317c <MX_GPIO_Init+0x298>)
 8002f7a:	f043 0302 	orr.w	r3, r3, #2
 8002f7e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f82:	4b7e      	ldr	r3, [pc, #504]	; (800317c <MX_GPIO_Init+0x298>)
 8002f84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f90:	4b7a      	ldr	r3, [pc, #488]	; (800317c <MX_GPIO_Init+0x298>)
 8002f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f96:	4a79      	ldr	r2, [pc, #484]	; (800317c <MX_GPIO_Init+0x298>)
 8002f98:	f043 0320 	orr.w	r3, r3, #32
 8002f9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002fa0:	4b76      	ldr	r3, [pc, #472]	; (800317c <MX_GPIO_Init+0x298>)
 8002fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fa6:	f003 0320 	and.w	r3, r3, #32
 8002faa:	60fb      	str	r3, [r7, #12]
 8002fac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002fae:	4b73      	ldr	r3, [pc, #460]	; (800317c <MX_GPIO_Init+0x298>)
 8002fb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fb4:	4a71      	ldr	r2, [pc, #452]	; (800317c <MX_GPIO_Init+0x298>)
 8002fb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002fbe:	4b6f      	ldr	r3, [pc, #444]	; (800317c <MX_GPIO_Init+0x298>)
 8002fc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fc8:	60bb      	str	r3, [r7, #8]
 8002fca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fcc:	4b6b      	ldr	r3, [pc, #428]	; (800317c <MX_GPIO_Init+0x298>)
 8002fce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fd2:	4a6a      	ldr	r2, [pc, #424]	; (800317c <MX_GPIO_Init+0x298>)
 8002fd4:	f043 0308 	orr.w	r3, r3, #8
 8002fd8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002fdc:	4b67      	ldr	r3, [pc, #412]	; (800317c <MX_GPIO_Init+0x298>)
 8002fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fe2:	f003 0308 	and.w	r3, r3, #8
 8002fe6:	607b      	str	r3, [r7, #4]
 8002fe8:	687b      	ldr	r3, [r7, #4]
  HAL_GPIO_WritePin(GPIOE, ATT_4_Pin|ATT_8_Pin|ATT_16_Pin, GPIO_PIN_SET);
 8002fea:	2201      	movs	r2, #1
 8002fec:	2134      	movs	r1, #52	; 0x34
 8002fee:	4864      	ldr	r0, [pc, #400]	; (8003180 <MX_GPIO_Init+0x29c>)
 8002ff0:	f004 fec4 	bl	8007d7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|MW_INVALID_Pin|LASER_TUNING_Pin|LD3_Pin
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f245 1103 	movw	r1, #20739	; 0x5103
 8002ffa:	4862      	ldr	r0, [pc, #392]	; (8003184 <MX_GPIO_Init+0x2a0>)
 8002ffc:	f004 febe 	bl	8007d7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET);
 8003000:	2200      	movs	r2, #0
 8003002:	2101      	movs	r1, #1
 8003004:	4860      	ldr	r0, [pc, #384]	; (8003188 <MX_GPIO_Init+0x2a4>)
 8003006:	f004 feb9 	bl	8007d7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 800300a:	2200      	movs	r2, #0
 800300c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003010:	485e      	ldr	r0, [pc, #376]	; (800318c <MX_GPIO_Init+0x2a8>)
 8003012:	f004 feb3 	bl	8007d7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, SCLK_Pin|MOSI_Pin|REG_EN_Pin, GPIO_PIN_RESET);
 8003016:	2200      	movs	r2, #0
 8003018:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 800301c:	485c      	ldr	r0, [pc, #368]	; (8003190 <MX_GPIO_Init+0x2ac>)
 800301e:	f004 fead 	bl	8007d7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, GPIO_PIN_SET);
 8003022:	2201      	movs	r2, #1
 8003024:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003028:	4859      	ldr	r0, [pc, #356]	; (8003190 <MX_GPIO_Init+0x2ac>)
 800302a:	f004 fea7 	bl	8007d7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, ATT_2_Pin|ATT_1_Pin|ATT_05_Pin|ATT_025_Pin
 800302e:	2201      	movs	r2, #1
 8003030:	21f8      	movs	r1, #248	; 0xf8
 8003032:	4856      	ldr	r0, [pc, #344]	; (800318c <MX_GPIO_Init+0x2a8>)
 8003034:	f004 fea2 	bl	8007d7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003038:	2200      	movs	r2, #0
 800303a:	2102      	movs	r1, #2
 800303c:	4850      	ldr	r0, [pc, #320]	; (8003180 <MX_GPIO_Init+0x29c>)
 800303e:	f004 fe9d 	bl	8007d7c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = ATT_4_Pin|ATT_8_Pin|ATT_16_Pin|LD2_Pin;
 8003042:	2336      	movs	r3, #54	; 0x36
 8003044:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003046:	2301      	movs	r3, #1
 8003048:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304a:	2300      	movs	r3, #0
 800304c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304e:	2300      	movs	r3, #0
 8003050:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003052:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003056:	4619      	mov	r1, r3
 8003058:	4849      	ldr	r0, [pc, #292]	; (8003180 <MX_GPIO_Init+0x29c>)
 800305a:	f004 fcc7 	bl	80079ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 800305e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003062:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003064:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003068:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306a:	2300      	movs	r3, #0
 800306c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800306e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003072:	4619      	mov	r1, r3
 8003074:	4846      	ldr	r0, [pc, #280]	; (8003190 <MX_GPIO_Init+0x2ac>)
 8003076:	f004 fcb9 	bl	80079ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|MW_INVALID_Pin|LASER_TUNING_Pin|LD3_Pin
 800307a:	f245 1303 	movw	r3, #20739	; 0x5103
 800307e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003080:	2301      	movs	r3, #1
 8003082:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003084:	2300      	movs	r3, #0
 8003086:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003088:	2300      	movs	r3, #0
 800308a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800308c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003090:	4619      	mov	r1, r3
 8003092:	483c      	ldr	r0, [pc, #240]	; (8003184 <MX_GPIO_Init+0x2a0>)
 8003094:	f004 fcaa 	bl	80079ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003098:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800309c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800309e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80030a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a4:	2300      	movs	r3, #0
 80030a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030ac:	4619      	mov	r1, r3
 80030ae:	4839      	ldr	r0, [pc, #228]	; (8003194 <MX_GPIO_Init+0x2b0>)
 80030b0:	f004 fc9c 	bl	80079ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SCOPE_TRIG_OUT_Pin;
 80030b4:	2301      	movs	r3, #1
 80030b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030b8:	2301      	movs	r3, #1
 80030ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030bc:	2300      	movs	r3, #0
 80030be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c0:	2300      	movs	r3, #0
 80030c2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SCOPE_TRIG_OUT_GPIO_Port, &GPIO_InitStruct);
 80030c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030c8:	4619      	mov	r1, r3
 80030ca:	482f      	ldr	r0, [pc, #188]	; (8003188 <MX_GPIO_Init+0x2a4>)
 80030cc:	f004 fc8e 	bl	80079ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|ATT_2_Pin|ATT_1_Pin|ATT_05_Pin
 80030d0:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
 80030d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030d6:	2301      	movs	r3, #1
 80030d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030da:	2300      	movs	r3, #0
 80030dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030de:	2300      	movs	r3, #0
 80030e0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030e6:	4619      	mov	r1, r3
 80030e8:	4828      	ldr	r0, [pc, #160]	; (800318c <MX_GPIO_Init+0x2a8>)
 80030ea:	f004 fc7f 	bl	80079ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 80030ee:	2380      	movs	r3, #128	; 0x80
 80030f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030f2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80030f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f8:	2300      	movs	r3, #0
 80030fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80030fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003100:	4619      	mov	r1, r3
 8003102:	4821      	ldr	r0, [pc, #132]	; (8003188 <MX_GPIO_Init+0x2a4>)
 8003104:	f004 fc72 	bl	80079ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SCLK_Pin|MOSI_Pin|SEN_Pin|REG_EN_Pin;
 8003108:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 800310c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800310e:	2301      	movs	r3, #1
 8003110:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003112:	2302      	movs	r3, #2
 8003114:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003116:	2300      	movs	r3, #0
 8003118:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800311a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800311e:	4619      	mov	r1, r3
 8003120:	481b      	ldr	r0, [pc, #108]	; (8003190 <MX_GPIO_Init+0x2ac>)
 8003122:	f004 fc63 	bl	80079ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8003126:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800312a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800312c:	2302      	movs	r3, #2
 800312e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003130:	2300      	movs	r3, #0
 8003132:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003134:	2300      	movs	r3, #0
 8003136:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8003138:	230a      	movs	r3, #10
 800313a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800313c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003140:	4619      	mov	r1, r3
 8003142:	4815      	ldr	r0, [pc, #84]	; (8003198 <MX_GPIO_Init+0x2b4>)
 8003144:	f004 fc52 	bl	80079ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MISO_Pin;
 8003148:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800314c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800314e:	2300      	movs	r3, #0
 8003150:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003152:	2300      	movs	r3, #0
 8003154:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8003156:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800315a:	4619      	mov	r1, r3
 800315c:	480c      	ldr	r0, [pc, #48]	; (8003190 <MX_GPIO_Init+0x2ac>)
 800315e:	f004 fc45 	bl	80079ec <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003162:	2200      	movs	r2, #0
 8003164:	2100      	movs	r1, #0
 8003166:	2028      	movs	r0, #40	; 0x28
 8003168:	f002 feb7 	bl	8005eda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800316c:	2028      	movs	r0, #40	; 0x28
 800316e:	f002 fece 	bl	8005f0e <HAL_NVIC_EnableIRQ>
}
 8003172:	bf00      	nop
 8003174:	3738      	adds	r7, #56	; 0x38
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	58024400 	.word	0x58024400
 8003180:	58021000 	.word	0x58021000
 8003184:	58020400 	.word	0x58020400
 8003188:	58021800 	.word	0x58021800
 800318c:	58020c00 	.word	0x58020c00
 8003190:	58020800 	.word	0x58020800
 8003194:	58021400 	.word	0x58021400
 8003198:	58020000 	.word	0x58020000

0800319c <HAL_ADC_ConvCpltCallback>:
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  adc_val = 0x0000FFFF & HAL_ADC_GetValue(&hadc3); //ensure that only 16 bits are recorded
 80031a4:	4827      	ldr	r0, [pc, #156]	; (8003244 <HAL_ADC_ConvCpltCallback+0xa8>)
 80031a6:	f001 fd53 	bl	8004c50 <HAL_ADC_GetValue>
 80031aa:	4603      	mov	r3, r0
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	4a26      	ldr	r2, [pc, #152]	; (8003248 <HAL_ADC_ConvCpltCallback+0xac>)
 80031b0:	6013      	str	r3, [r2, #0]
  sample_count++;
 80031b2:	4b26      	ldr	r3, [pc, #152]	; (800324c <HAL_ADC_ConvCpltCallback+0xb0>)
 80031b4:	881b      	ldrh	r3, [r3, #0]
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	3301      	adds	r3, #1
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	4b23      	ldr	r3, [pc, #140]	; (800324c <HAL_ADC_ConvCpltCallback+0xb0>)
 80031be:	801a      	strh	r2, [r3, #0]
	  if (adc_val < adc_raw_min) {
 80031c0:	4b21      	ldr	r3, [pc, #132]	; (8003248 <HAL_ADC_ConvCpltCallback+0xac>)
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	4b22      	ldr	r3, [pc, #136]	; (8003250 <HAL_ADC_ConvCpltCallback+0xb4>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d20c      	bcs.n	80031e6 <HAL_ADC_ConvCpltCallback+0x4a>
		  adc_raw_min = adc_val;
 80031cc:	4b1e      	ldr	r3, [pc, #120]	; (8003248 <HAL_ADC_ConvCpltCallback+0xac>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a1f      	ldr	r2, [pc, #124]	; (8003250 <HAL_ADC_ConvCpltCallback+0xb4>)
 80031d2:	6013      	str	r3, [r2, #0]
		  printf("ADC reading: %lu, max: %lu, min: %lu \r\n", adc_val, adc_raw_max, adc_raw_min);
 80031d4:	4b1c      	ldr	r3, [pc, #112]	; (8003248 <HAL_ADC_ConvCpltCallback+0xac>)
 80031d6:	6819      	ldr	r1, [r3, #0]
 80031d8:	4b1e      	ldr	r3, [pc, #120]	; (8003254 <HAL_ADC_ConvCpltCallback+0xb8>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	4b1c      	ldr	r3, [pc, #112]	; (8003250 <HAL_ADC_ConvCpltCallback+0xb4>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	481d      	ldr	r0, [pc, #116]	; (8003258 <HAL_ADC_ConvCpltCallback+0xbc>)
 80031e2:	f016 fe79 	bl	8019ed8 <iprintf>
	  if (adc_val > adc_raw_max) {
 80031e6:	4b18      	ldr	r3, [pc, #96]	; (8003248 <HAL_ADC_ConvCpltCallback+0xac>)
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	4b1a      	ldr	r3, [pc, #104]	; (8003254 <HAL_ADC_ConvCpltCallback+0xb8>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d90c      	bls.n	800320c <HAL_ADC_ConvCpltCallback+0x70>
		  adc_raw_max = adc_val;
 80031f2:	4b15      	ldr	r3, [pc, #84]	; (8003248 <HAL_ADC_ConvCpltCallback+0xac>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a17      	ldr	r2, [pc, #92]	; (8003254 <HAL_ADC_ConvCpltCallback+0xb8>)
 80031f8:	6013      	str	r3, [r2, #0]
		  printf("ADC reading: %lu, max: %lu, min: %lu \r\n", adc_val, adc_raw_max, adc_raw_min);
 80031fa:	4b13      	ldr	r3, [pc, #76]	; (8003248 <HAL_ADC_ConvCpltCallback+0xac>)
 80031fc:	6819      	ldr	r1, [r3, #0]
 80031fe:	4b15      	ldr	r3, [pc, #84]	; (8003254 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	4b13      	ldr	r3, [pc, #76]	; (8003250 <HAL_ADC_ConvCpltCallback+0xb4>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4814      	ldr	r0, [pc, #80]	; (8003258 <HAL_ADC_ConvCpltCallback+0xbc>)
 8003208:	f016 fe66 	bl	8019ed8 <iprintf>
		adc_averaged_val = adc_val;
 800320c:	4b0e      	ldr	r3, [pc, #56]	; (8003248 <HAL_ADC_ConvCpltCallback+0xac>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a12      	ldr	r2, [pc, #72]	; (800325c <HAL_ADC_ConvCpltCallback+0xc0>)
 8003212:	6013      	str	r3, [r2, #0]
		adc_average_updated = true;
 8003214:	4b12      	ldr	r3, [pc, #72]	; (8003260 <HAL_ADC_ConvCpltCallback+0xc4>)
 8003216:	2201      	movs	r2, #1
 8003218:	701a      	strb	r2, [r3, #0]
	if(adc_average_updated) {
 800321a:	4b11      	ldr	r3, [pc, #68]	; (8003260 <HAL_ADC_ConvCpltCallback+0xc4>)
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00b      	beq.n	800323a <HAL_ADC_ConvCpltCallback+0x9e>
		dac_val = adc_averaged_val >> 4;
 8003222:	4b0e      	ldr	r3, [pc, #56]	; (800325c <HAL_ADC_ConvCpltCallback+0xc0>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	091b      	lsrs	r3, r3, #4
 8003228:	4a0e      	ldr	r2, [pc, #56]	; (8003264 <HAL_ADC_ConvCpltCallback+0xc8>)
 800322a:	6013      	str	r3, [r2, #0]
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
 800322c:	4b0d      	ldr	r3, [pc, #52]	; (8003264 <HAL_ADC_ConvCpltCallback+0xc8>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2200      	movs	r2, #0
 8003232:	2100      	movs	r1, #0
 8003234:	480c      	ldr	r0, [pc, #48]	; (8003268 <HAL_ADC_ConvCpltCallback+0xcc>)
 8003236:	f002 ff75 	bl	8006124 <HAL_DAC_SetValue>
}
 800323a:	bf00      	nop
 800323c:	3708      	adds	r7, #8
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	2000025c 	.word	0x2000025c
 8003248:	20000600 	.word	0x20000600
 800324c:	200005fa 	.word	0x200005fa
 8003250:	20000618 	.word	0x20000618
 8003254:	20000614 	.word	0x20000614
 8003258:	0801c2f8 	.word	0x0801c2f8
 800325c:	20000604 	.word	0x20000604
 8003260:	20000610 	.word	0x20000610
 8003264:	20000624 	.word	0x20000624
 8003268:	200002c0 	.word	0x200002c0

0800326c <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8003272:	463b      	mov	r3, r7
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
 8003278:	605a      	str	r2, [r3, #4]
 800327a:	609a      	str	r2, [r3, #8]
 800327c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800327e:	f002 fe61 	bl	8005f44 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8003282:	2301      	movs	r3, #1
 8003284:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8003286:	2300      	movs	r3, #0
 8003288:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800328a:	2300      	movs	r3, #0
 800328c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800328e:	231f      	movs	r3, #31
 8003290:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8003292:	2387      	movs	r3, #135	; 0x87
 8003294:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8003296:	2300      	movs	r3, #0
 8003298:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800329a:	2300      	movs	r3, #0
 800329c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800329e:	2301      	movs	r3, #1
 80032a0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80032a2:	2301      	movs	r3, #1
 80032a4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80032a6:	2300      	movs	r3, #0
 80032a8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80032aa:	2300      	movs	r3, #0
 80032ac:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80032ae:	463b      	mov	r3, r7
 80032b0:	4618      	mov	r0, r3
 80032b2:	f002 fe7f 	bl	8005fb4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80032b6:	2301      	movs	r3, #1
 80032b8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 80032ba:	4b13      	ldr	r3, [pc, #76]	; (8003308 <MPU_Config+0x9c>)
 80032bc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 80032be:	2310      	movs	r3, #16
 80032c0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80032c2:	2300      	movs	r3, #0
 80032c4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80032c6:	2301      	movs	r3, #1
 80032c8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80032ca:	2303      	movs	r3, #3
 80032cc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80032ce:	2300      	movs	r3, #0
 80032d0:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80032d2:	463b      	mov	r3, r7
 80032d4:	4618      	mov	r0, r3
 80032d6:	f002 fe6d 	bl	8005fb4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 80032da:	2302      	movs	r3, #2
 80032dc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 80032de:	4b0b      	ldr	r3, [pc, #44]	; (800330c <MPU_Config+0xa0>)
 80032e0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 80032e2:	2308      	movs	r3, #8
 80032e4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80032ea:	2301      	movs	r3, #1
 80032ec:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80032ee:	2301      	movs	r3, #1
 80032f0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80032f2:	463b      	mov	r3, r7
 80032f4:	4618      	mov	r0, r3
 80032f6:	f002 fe5d 	bl	8005fb4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80032fa:	2004      	movs	r0, #4
 80032fc:	f002 fe3a 	bl	8005f74 <HAL_MPU_Enable>

}
 8003300:	bf00      	nop
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	30020000 	.word	0x30020000
 800330c:	30040000 	.word	0x30040000

08003310 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003314:	b672      	cpsid	i
}
 8003316:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	__disable_irq();

	printf("Error handler routine called\r\n");
 8003318:	4810      	ldr	r0, [pc, #64]	; (800335c <Error_Handler+0x4c>)
 800331a:	f016 fe43 	bl	8019fa4 <puts>

	/* Disable the AOM */
	HAL_HRTIM_WaveformOutputStop(&hhrtim, HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 | HRTIM_OUTPUT_TE1);
 800331e:	f240 1103 	movw	r1, #259	; 0x103
 8003322:	480f      	ldr	r0, [pc, #60]	; (8003360 <Error_Handler+0x50>)
 8003324:	f005 f8b8 	bl	8008498 <HAL_HRTIM_WaveformOutputStop>
	HAL_HRTIM_WaveformCounterStop_IT(&hhrtim, HRTIM_TIMERID_TIMER_A | HRTIM_TIMERID_TIMER_E);
 8003328:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
 800332c:	480c      	ldr	r0, [pc, #48]	; (8003360 <Error_Handler+0x50>)
 800332e:	f005 f951 	bl	80085d4 <HAL_HRTIM_WaveformCountStop_IT>

	/* Power down the synthesiser */
	HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 0);
 8003332:	2200      	movs	r2, #0
 8003334:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003338:	480a      	ldr	r0, [pc, #40]	; (8003364 <Error_Handler+0x54>)
 800333a:	f004 fd1f 	bl	8007d7c <HAL_GPIO_WritePin>

	while (1) {
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggle red LED
 800333e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003342:	4809      	ldr	r0, [pc, #36]	; (8003368 <Error_Handler+0x58>)
 8003344:	f004 fd33 	bl	8007dae <HAL_GPIO_TogglePin>
		timer_delay(SLOW_TIMER, ERROR_LED_DELAY);
 8003348:	4b08      	ldr	r3, [pc, #32]	; (800336c <Error_Handler+0x5c>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003350:	4611      	mov	r1, r2
 8003352:	4618      	mov	r0, r3
 8003354:	f018 fd74 	bl	801be40 <__timer_delay_veneer>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggle red LED
 8003358:	e7f1      	b.n	800333e <Error_Handler+0x2e>
 800335a:	bf00      	nop
 800335c:	0801c320 	.word	0x0801c320
 8003360:	200002d4 	.word	0x200002d4
 8003364:	58020800 	.word	0x58020800
 8003368:	58020400 	.word	0x58020400
 800336c:	20000018 	.word	0x20000018

08003370 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003376:	4b0a      	ldr	r3, [pc, #40]	; (80033a0 <HAL_MspInit+0x30>)
 8003378:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800337c:	4a08      	ldr	r2, [pc, #32]	; (80033a0 <HAL_MspInit+0x30>)
 800337e:	f043 0302 	orr.w	r3, r3, #2
 8003382:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003386:	4b06      	ldr	r3, [pc, #24]	; (80033a0 <HAL_MspInit+0x30>)
 8003388:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	607b      	str	r3, [r7, #4]
 8003392:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003394:	bf00      	nop
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr
 80033a0:	58024400 	.word	0x58024400

080033a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b0b4      	sub	sp, #208	; 0xd0
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80033ac:	f107 0310 	add.w	r3, r7, #16
 80033b0:	22c0      	movs	r2, #192	; 0xc0
 80033b2:	2100      	movs	r1, #0
 80033b4:	4618      	mov	r0, r3
 80033b6:	f016 fee5 	bl	801a184 <memset>
  if(hadc->Instance==ADC3)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a2b      	ldr	r2, [pc, #172]	; (800346c <HAL_ADC_MspInit+0xc8>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d14e      	bne.n	8003462 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80033c4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80033c8:	f04f 0300 	mov.w	r3, #0
 80033cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 80033d0:	2301      	movs	r3, #1
 80033d2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 80033d4:	2313      	movs	r3, #19
 80033d6:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 79;
 80033d8:	234f      	movs	r3, #79	; 0x4f
 80033da:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80033dc:	2302      	movs	r3, #2
 80033de:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80033e0:	2302      	movs	r3, #2
 80033e2:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80033e4:	23c0      	movs	r3, #192	; 0xc0
 80033e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80033e8:	2320      	movs	r3, #32
 80033ea:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80033ec:	2300      	movs	r3, #0
 80033ee:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80033f0:	2300      	movs	r3, #0
 80033f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80033f6:	f107 0310 	add.w	r3, r7, #16
 80033fa:	4618      	mov	r0, r3
 80033fc:	f007 fc74 	bl	800ace8 <HAL_RCCEx_PeriphCLKConfig>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 8003406:	f7ff ff83 	bl	8003310 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 800340a:	4b19      	ldr	r3, [pc, #100]	; (8003470 <HAL_ADC_MspInit+0xcc>)
 800340c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003410:	4a17      	ldr	r2, [pc, #92]	; (8003470 <HAL_ADC_MspInit+0xcc>)
 8003412:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003416:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800341a:	4b15      	ldr	r3, [pc, #84]	; (8003470 <HAL_ADC_MspInit+0xcc>)
 800341c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003420:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003424:	60fb      	str	r3, [r7, #12]
 8003426:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003428:	4b11      	ldr	r3, [pc, #68]	; (8003470 <HAL_ADC_MspInit+0xcc>)
 800342a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800342e:	4a10      	ldr	r2, [pc, #64]	; (8003470 <HAL_ADC_MspInit+0xcc>)
 8003430:	f043 0304 	orr.w	r3, r3, #4
 8003434:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003438:	4b0d      	ldr	r3, [pc, #52]	; (8003470 <HAL_ADC_MspInit+0xcc>)
 800343a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800343e:	f003 0304 	and.w	r3, r3, #4
 8003442:	60bb      	str	r3, [r7, #8]
 8003444:	68bb      	ldr	r3, [r7, #8]
    /**ADC3 GPIO Configuration
    PC2_C     ------> ADC3_INP0
    */
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8003446:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 800344a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800344e:	f000 feed 	bl	800422c <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8003452:	2200      	movs	r2, #0
 8003454:	2100      	movs	r1, #0
 8003456:	207f      	movs	r0, #127	; 0x7f
 8003458:	f002 fd3f 	bl	8005eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 800345c:	207f      	movs	r0, #127	; 0x7f
 800345e:	f002 fd56 	bl	8005f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003462:	bf00      	nop
 8003464:	37d0      	adds	r7, #208	; 0xd0
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	58026000 	.word	0x58026000
 8003470:	58024400 	.word	0x58024400

08003474 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b08a      	sub	sp, #40	; 0x28
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800347c:	f107 0314 	add.w	r3, r7, #20
 8003480:	2200      	movs	r2, #0
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	605a      	str	r2, [r3, #4]
 8003486:	609a      	str	r2, [r3, #8]
 8003488:	60da      	str	r2, [r3, #12]
 800348a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a18      	ldr	r2, [pc, #96]	; (80034f4 <HAL_DAC_MspInit+0x80>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d129      	bne.n	80034ea <HAL_DAC_MspInit+0x76>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003496:	4b18      	ldr	r3, [pc, #96]	; (80034f8 <HAL_DAC_MspInit+0x84>)
 8003498:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800349c:	4a16      	ldr	r2, [pc, #88]	; (80034f8 <HAL_DAC_MspInit+0x84>)
 800349e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80034a2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80034a6:	4b14      	ldr	r3, [pc, #80]	; (80034f8 <HAL_DAC_MspInit+0x84>)
 80034a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034b4:	4b10      	ldr	r3, [pc, #64]	; (80034f8 <HAL_DAC_MspInit+0x84>)
 80034b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034ba:	4a0f      	ldr	r2, [pc, #60]	; (80034f8 <HAL_DAC_MspInit+0x84>)
 80034bc:	f043 0301 	orr.w	r3, r3, #1
 80034c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80034c4:	4b0c      	ldr	r3, [pc, #48]	; (80034f8 <HAL_DAC_MspInit+0x84>)
 80034c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80034d2:	2330      	movs	r3, #48	; 0x30
 80034d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034d6:	2303      	movs	r3, #3
 80034d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034da:	2300      	movs	r3, #0
 80034dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034de:	f107 0314 	add.w	r3, r7, #20
 80034e2:	4619      	mov	r1, r3
 80034e4:	4805      	ldr	r0, [pc, #20]	; (80034fc <HAL_DAC_MspInit+0x88>)
 80034e6:	f004 fa81 	bl	80079ec <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80034ea:	bf00      	nop
 80034ec:	3728      	adds	r7, #40	; 0x28
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	40007400 	.word	0x40007400
 80034f8:	58024400 	.word	0x58024400
 80034fc:	58020000 	.word	0x58020000

08003500 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b0b4      	sub	sp, #208	; 0xd0
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003508:	f107 0310 	add.w	r3, r7, #16
 800350c:	22c0      	movs	r2, #192	; 0xc0
 800350e:	2100      	movs	r1, #0
 8003510:	4618      	mov	r0, r3
 8003512:	f016 fe37 	bl	801a184 <memset>
  if(hhrtim->Instance==HRTIM1)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a1c      	ldr	r2, [pc, #112]	; (800358c <HAL_HRTIM_MspInit+0x8c>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d131      	bne.n	8003584 <HAL_HRTIM_MspInit+0x84>

  /* USER CODE END HRTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1;
 8003520:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003524:	f04f 0300 	mov.w	r3, #0
 8003528:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Hrtim1ClockSelection = RCC_HRTIM1CLK_TIMCLK;
 800352c:	2300      	movs	r3, #0
 800352e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003532:	f107 0310 	add.w	r3, r7, #16
 8003536:	4618      	mov	r0, r3
 8003538:	f007 fbd6 	bl	800ace8 <HAL_RCCEx_PeriphCLKConfig>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <HAL_HRTIM_MspInit+0x46>
    {
      Error_Handler();
 8003542:	f7ff fee5 	bl	8003310 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8003546:	4b12      	ldr	r3, [pc, #72]	; (8003590 <HAL_HRTIM_MspInit+0x90>)
 8003548:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800354c:	4a10      	ldr	r2, [pc, #64]	; (8003590 <HAL_HRTIM_MspInit+0x90>)
 800354e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003552:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003556:	4b0e      	ldr	r3, [pc, #56]	; (8003590 <HAL_HRTIM_MspInit+0x90>)
 8003558:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800355c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003560:	60fb      	str	r3, [r7, #12]
 8003562:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_TIMA_IRQn, 0, 0);
 8003564:	2200      	movs	r2, #0
 8003566:	2100      	movs	r1, #0
 8003568:	2068      	movs	r0, #104	; 0x68
 800356a:	f002 fcb6 	bl	8005eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMA_IRQn);
 800356e:	2068      	movs	r0, #104	; 0x68
 8003570:	f002 fccd 	bl	8005f0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIME_IRQn, 0, 0);
 8003574:	2200      	movs	r2, #0
 8003576:	2100      	movs	r1, #0
 8003578:	206c      	movs	r0, #108	; 0x6c
 800357a:	f002 fcae 	bl	8005eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIME_IRQn);
 800357e:	206c      	movs	r0, #108	; 0x6c
 8003580:	f002 fcc5 	bl	8005f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }

}
 8003584:	bf00      	nop
 8003586:	37d0      	adds	r7, #208	; 0xd0
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	40017400 	.word	0x40017400
 8003590:	58024400 	.word	0x58024400

08003594 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08a      	sub	sp, #40	; 0x28
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800359c:	f107 0314 	add.w	r3, r7, #20
 80035a0:	2200      	movs	r2, #0
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	605a      	str	r2, [r3, #4]
 80035a6:	609a      	str	r2, [r3, #8]
 80035a8:	60da      	str	r2, [r3, #12]
 80035aa:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a22      	ldr	r2, [pc, #136]	; (800363c <HAL_HRTIM_MspPostInit+0xa8>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d13d      	bne.n	8003632 <HAL_HRTIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80035b6:	4b22      	ldr	r3, [pc, #136]	; (8003640 <HAL_HRTIM_MspPostInit+0xac>)
 80035b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035bc:	4a20      	ldr	r2, [pc, #128]	; (8003640 <HAL_HRTIM_MspPostInit+0xac>)
 80035be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035c6:	4b1e      	ldr	r3, [pc, #120]	; (8003640 <HAL_HRTIM_MspPostInit+0xac>)
 80035c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035d0:	613b      	str	r3, [r7, #16]
 80035d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035d4:	4b1a      	ldr	r3, [pc, #104]	; (8003640 <HAL_HRTIM_MspPostInit+0xac>)
 80035d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035da:	4a19      	ldr	r2, [pc, #100]	; (8003640 <HAL_HRTIM_MspPostInit+0xac>)
 80035dc:	f043 0304 	orr.w	r3, r3, #4
 80035e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035e4:	4b16      	ldr	r3, [pc, #88]	; (8003640 <HAL_HRTIM_MspPostInit+0xac>)
 80035e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035ea:	f003 0304 	and.w	r3, r3, #4
 80035ee:	60fb      	str	r3, [r7, #12]
 80035f0:	68fb      	ldr	r3, [r7, #12]
    /**HRTIM GPIO Configuration
    PG6     ------> HRTIM_CHE1
    PC6     ------> HRTIM_CHA1
    PC7     ------> HRTIM_CHA2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80035f2:	2340      	movs	r3, #64	; 0x40
 80035f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f6:	2302      	movs	r3, #2
 80035f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fa:	2300      	movs	r3, #0
 80035fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035fe:	2303      	movs	r3, #3
 8003600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_HRTIM1;
 8003602:	2302      	movs	r3, #2
 8003604:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003606:	f107 0314 	add.w	r3, r7, #20
 800360a:	4619      	mov	r1, r3
 800360c:	480d      	ldr	r0, [pc, #52]	; (8003644 <HAL_HRTIM_MspPostInit+0xb0>)
 800360e:	f004 f9ed 	bl	80079ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003612:	23c0      	movs	r3, #192	; 0xc0
 8003614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003616:	2302      	movs	r3, #2
 8003618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361a:	2300      	movs	r3, #0
 800361c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800361e:	2303      	movs	r3, #3
 8003620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_HRTIM1;
 8003622:	2301      	movs	r3, #1
 8003624:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003626:	f107 0314 	add.w	r3, r7, #20
 800362a:	4619      	mov	r1, r3
 800362c:	4806      	ldr	r0, [pc, #24]	; (8003648 <HAL_HRTIM_MspPostInit+0xb4>)
 800362e:	f004 f9dd 	bl	80079ec <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8003632:	bf00      	nop
 8003634:	3728      	adds	r7, #40	; 0x28
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	40017400 	.word	0x40017400
 8003640:	58024400 	.word	0x58024400
 8003644:	58021800 	.word	0x58021800
 8003648:	58020800 	.word	0x58020800

0800364c <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b0b4      	sub	sp, #208	; 0xd0
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003654:	f107 0310 	add.w	r3, r7, #16
 8003658:	22c0      	movs	r2, #192	; 0xc0
 800365a:	2100      	movs	r1, #0
 800365c:	4618      	mov	r0, r3
 800365e:	f016 fd91 	bl	801a184 <memset>
  if(hlptim->Instance==LPTIM1)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a19      	ldr	r2, [pc, #100]	; (80036cc <HAL_LPTIM_MspInit+0x80>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d12a      	bne.n	80036c2 <HAL_LPTIM_MspInit+0x76>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 800366c:	f04f 0220 	mov.w	r2, #32
 8003670:	f04f 0300 	mov.w	r3, #0
 8003674:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8003678:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800367c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003680:	f107 0310 	add.w	r3, r7, #16
 8003684:	4618      	mov	r0, r3
 8003686:	f007 fb2f 	bl	800ace8 <HAL_RCCEx_PeriphCLKConfig>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <HAL_LPTIM_MspInit+0x48>
    {
      Error_Handler();
 8003690:	f7ff fe3e 	bl	8003310 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8003694:	4b0e      	ldr	r3, [pc, #56]	; (80036d0 <HAL_LPTIM_MspInit+0x84>)
 8003696:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800369a:	4a0d      	ldr	r2, [pc, #52]	; (80036d0 <HAL_LPTIM_MspInit+0x84>)
 800369c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036a0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80036a4:	4b0a      	ldr	r3, [pc, #40]	; (80036d0 <HAL_LPTIM_MspInit+0x84>)
 80036a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 80036b2:	2200      	movs	r2, #0
 80036b4:	2100      	movs	r1, #0
 80036b6:	205d      	movs	r0, #93	; 0x5d
 80036b8:	f002 fc0f 	bl	8005eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 80036bc:	205d      	movs	r0, #93	; 0x5d
 80036be:	f002 fc26 	bl	8005f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 80036c2:	bf00      	nop
 80036c4:	37d0      	adds	r7, #208	; 0xd0
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	40002400 	.word	0x40002400
 80036d0:	58024400 	.word	0x58024400

080036d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b089      	sub	sp, #36	; 0x24
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a35      	ldr	r2, [pc, #212]	; (80037b8 <HAL_TIM_Base_MspInit+0xe4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d10f      	bne.n	8003706 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036e6:	4b35      	ldr	r3, [pc, #212]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 80036e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80036ec:	4a33      	ldr	r2, [pc, #204]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 80036ee:	f043 0301 	orr.w	r3, r3, #1
 80036f2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80036f6:	4b31      	ldr	r3, [pc, #196]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 80036f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	61fb      	str	r3, [r7, #28]
 8003702:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003704:	e052      	b.n	80037ac <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM2)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800370e:	d10f      	bne.n	8003730 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003710:	4b2a      	ldr	r3, [pc, #168]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 8003712:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003716:	4a29      	ldr	r2, [pc, #164]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 8003718:	f043 0301 	orr.w	r3, r3, #1
 800371c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003720:	4b26      	ldr	r3, [pc, #152]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 8003722:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	61bb      	str	r3, [r7, #24]
 800372c:	69bb      	ldr	r3, [r7, #24]
}
 800372e:	e03d      	b.n	80037ac <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM3)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a22      	ldr	r2, [pc, #136]	; (80037c0 <HAL_TIM_Base_MspInit+0xec>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d10f      	bne.n	800375a <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800373a:	4b20      	ldr	r3, [pc, #128]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 800373c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003740:	4a1e      	ldr	r2, [pc, #120]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 8003742:	f043 0302 	orr.w	r3, r3, #2
 8003746:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800374a:	4b1c      	ldr	r3, [pc, #112]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 800374c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	617b      	str	r3, [r7, #20]
 8003756:	697b      	ldr	r3, [r7, #20]
}
 8003758:	e028      	b.n	80037ac <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM4)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a19      	ldr	r2, [pc, #100]	; (80037c4 <HAL_TIM_Base_MspInit+0xf0>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d10f      	bne.n	8003784 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003764:	4b15      	ldr	r3, [pc, #84]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 8003766:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800376a:	4a14      	ldr	r2, [pc, #80]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 800376c:	f043 0304 	orr.w	r3, r3, #4
 8003770:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003774:	4b11      	ldr	r3, [pc, #68]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 8003776:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800377a:	f003 0304 	and.w	r3, r3, #4
 800377e:	613b      	str	r3, [r7, #16]
 8003780:	693b      	ldr	r3, [r7, #16]
}
 8003782:	e013      	b.n	80037ac <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM5)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a0f      	ldr	r2, [pc, #60]	; (80037c8 <HAL_TIM_Base_MspInit+0xf4>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d10e      	bne.n	80037ac <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800378e:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 8003790:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003794:	4a09      	ldr	r2, [pc, #36]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 8003796:	f043 0308 	orr.w	r3, r3, #8
 800379a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800379e:	4b07      	ldr	r3, [pc, #28]	; (80037bc <HAL_TIM_Base_MspInit+0xe8>)
 80037a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80037a4:	f003 0308 	and.w	r3, r3, #8
 80037a8:	60fb      	str	r3, [r7, #12]
 80037aa:	68fb      	ldr	r3, [r7, #12]
}
 80037ac:	bf00      	nop
 80037ae:	3724      	adds	r7, #36	; 0x24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr
 80037b8:	40010000 	.word	0x40010000
 80037bc:	58024400 	.word	0x58024400
 80037c0:	40000400 	.word	0x40000400
 80037c4:	40000800 	.word	0x40000800
 80037c8:	40000c00 	.word	0x40000c00

080037cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b0ba      	sub	sp, #232	; 0xe8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037d4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	605a      	str	r2, [r3, #4]
 80037de:	609a      	str	r2, [r3, #8]
 80037e0:	60da      	str	r2, [r3, #12]
 80037e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80037e4:	f107 0310 	add.w	r3, r7, #16
 80037e8:	22c0      	movs	r2, #192	; 0xc0
 80037ea:	2100      	movs	r1, #0
 80037ec:	4618      	mov	r0, r3
 80037ee:	f016 fcc9 	bl	801a184 <memset>
  if(huart->Instance==USART3)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a27      	ldr	r2, [pc, #156]	; (8003894 <HAL_UART_MspInit+0xc8>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d146      	bne.n	800388a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80037fc:	f04f 0202 	mov.w	r2, #2
 8003800:	f04f 0300 	mov.w	r3, #0
 8003804:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003808:	2300      	movs	r3, #0
 800380a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800380e:	f107 0310 	add.w	r3, r7, #16
 8003812:	4618      	mov	r0, r3
 8003814:	f007 fa68 	bl	800ace8 <HAL_RCCEx_PeriphCLKConfig>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800381e:	f7ff fd77 	bl	8003310 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003822:	4b1d      	ldr	r3, [pc, #116]	; (8003898 <HAL_UART_MspInit+0xcc>)
 8003824:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003828:	4a1b      	ldr	r2, [pc, #108]	; (8003898 <HAL_UART_MspInit+0xcc>)
 800382a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800382e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003832:	4b19      	ldr	r3, [pc, #100]	; (8003898 <HAL_UART_MspInit+0xcc>)
 8003834:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003838:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800383c:	60fb      	str	r3, [r7, #12]
 800383e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003840:	4b15      	ldr	r3, [pc, #84]	; (8003898 <HAL_UART_MspInit+0xcc>)
 8003842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003846:	4a14      	ldr	r2, [pc, #80]	; (8003898 <HAL_UART_MspInit+0xcc>)
 8003848:	f043 0308 	orr.w	r3, r3, #8
 800384c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003850:	4b11      	ldr	r3, [pc, #68]	; (8003898 <HAL_UART_MspInit+0xcc>)
 8003852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003856:	f003 0308 	and.w	r3, r3, #8
 800385a:	60bb      	str	r3, [r7, #8]
 800385c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800385e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003862:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003866:	2302      	movs	r3, #2
 8003868:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386c:	2300      	movs	r3, #0
 800386e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003872:	2300      	movs	r3, #0
 8003874:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003878:	2307      	movs	r3, #7
 800387a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800387e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003882:	4619      	mov	r1, r3
 8003884:	4805      	ldr	r0, [pc, #20]	; (800389c <HAL_UART_MspInit+0xd0>)
 8003886:	f004 f8b1 	bl	80079ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800388a:	bf00      	nop
 800388c:	37e8      	adds	r7, #232	; 0xe8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	40004800 	.word	0x40004800
 8003898:	58024400 	.word	0x58024400
 800389c:	58020c00 	.word	0x58020c00

080038a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80038a4:	f007 fa04 	bl	800acb0 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
		Error_Handler();
 80038a8:	f7ff fd32 	bl	8003310 <Error_Handler>
 80038ac:	e7fc      	b.n	80038a8 <NMI_Handler+0x8>

080038ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038ae:	b580      	push	{r7, lr}
 80038b0:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  Error_Handler();
 80038b2:	f7ff fd2d 	bl	8003310 <Error_Handler>
 80038b6:	e7fc      	b.n	80038b2 <HardFault_Handler+0x4>

080038b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  Error_Handler();
 80038bc:	f7ff fd28 	bl	8003310 <Error_Handler>
 80038c0:	e7fc      	b.n	80038bc <MemManage_Handler+0x4>

080038c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  Error_Handler();
 80038c6:	f7ff fd23 	bl	8003310 <Error_Handler>
 80038ca:	e7fc      	b.n	80038c6 <BusFault_Handler+0x4>

080038cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  Error_Handler();
 80038d0:	f7ff fd1e 	bl	8003310 <Error_Handler>
 80038d4:	e7fc      	b.n	80038d0 <UsageFault_Handler+0x4>

080038d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038d6:	b480      	push	{r7}
 80038d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038da:	bf00      	nop
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038e8:	bf00      	nop
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038f2:	b480      	push	{r7}
 80038f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038f6:	bf00      	nop
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003904:	f000 fc2e 	bl	8004164 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003908:	bf00      	nop
 800390a:	bd80      	pop	{r7, pc}

0800390c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003910:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003914:	f004 fa65 	bl	8007de2 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BLUE_BUTTON_Pin);
 8003918:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800391c:	f004 fa61 	bl	8007de2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003920:	bf00      	nop
 8003922:	bd80      	pop	{r7, pc}

08003924 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */
  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8003928:	4802      	ldr	r0, [pc, #8]	; (8003934 <LPTIM1_IRQHandler+0x10>)
 800392a:	f005 fe9a 	bl	8009662 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */
  /* USER CODE END LPTIM1_IRQn 1 */
}
 800392e:	bf00      	nop
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	200003b0 	.word	0x200003b0

08003938 <HRTIM1_TIMA_IRQHandler>:

/**
  * @brief This function handles HRTIM timer A global interrupt.
  */
void HRTIM1_TIMA_IRQHandler(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMA_IRQn 0 */

  /* USER CODE END HRTIM1_TIMA_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim,HRTIM_TIMERINDEX_TIMER_A);
 800393c:	2100      	movs	r1, #0
 800393e:	4802      	ldr	r0, [pc, #8]	; (8003948 <HRTIM1_TIMA_IRQHandler+0x10>)
 8003940:	f004 fec6 	bl	80086d0 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMA_IRQn 1 */

  /* USER CODE END HRTIM1_TIMA_IRQn 1 */
}
 8003944:	bf00      	nop
 8003946:	bd80      	pop	{r7, pc}
 8003948:	200002d4 	.word	0x200002d4

0800394c <HRTIM1_TIME_IRQHandler>:

/**
  * @brief This function handles HRTIM timer E global interrupt.
  */
void HRTIM1_TIME_IRQHandler(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIME_IRQn 0 */

  /* USER CODE END HRTIM1_TIME_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim,HRTIM_TIMERINDEX_TIMER_E);
 8003950:	2104      	movs	r1, #4
 8003952:	4802      	ldr	r0, [pc, #8]	; (800395c <HRTIM1_TIME_IRQHandler+0x10>)
 8003954:	f004 febc 	bl	80086d0 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIME_IRQn 1 */

  /* USER CODE END HRTIM1_TIME_IRQn 1 */
}
 8003958:	bf00      	nop
 800395a:	bd80      	pop	{r7, pc}
 800395c:	200002d4 	.word	0x200002d4

08003960 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8003964:	4802      	ldr	r0, [pc, #8]	; (8003970 <ADC3_IRQHandler+0x10>)
 8003966:	f001 f981 	bl	8004c6c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 800396a:	bf00      	nop
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	2000025c 	.word	0x2000025c

08003974 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0
	return 1;
 8003978:	2301      	movs	r3, #1
}
 800397a:	4618      	mov	r0, r3
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <_kill>:

int _kill(int pid, int sig)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800398e:	4b05      	ldr	r3, [pc, #20]	; (80039a4 <_kill+0x20>)
 8003990:	2216      	movs	r2, #22
 8003992:	601a      	str	r2, [r3, #0]
	return -1;
 8003994:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003998:	4618      	mov	r0, r3
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr
 80039a4:	20007354 	.word	0x20007354

080039a8 <_exit>:

void _exit (int status)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80039b0:	f04f 31ff 	mov.w	r1, #4294967295
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7ff ffe5 	bl	8003984 <_kill>
	while (1) {}		/* Make sure we hang here */
 80039ba:	e7fe      	b.n	80039ba <_exit+0x12>

080039bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039c8:	2300      	movs	r3, #0
 80039ca:	617b      	str	r3, [r7, #20]
 80039cc:	e00a      	b.n	80039e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80039ce:	f3af 8000 	nop.w
 80039d2:	4601      	mov	r1, r0
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	1c5a      	adds	r2, r3, #1
 80039d8:	60ba      	str	r2, [r7, #8]
 80039da:	b2ca      	uxtb	r2, r1
 80039dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	3301      	adds	r3, #1
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	697a      	ldr	r2, [r7, #20]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	dbf0      	blt.n	80039ce <_read+0x12>
	}

return len;
 80039ec:	687b      	ldr	r3, [r7, #4]
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3718      	adds	r7, #24
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b086      	sub	sp, #24
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	60f8      	str	r0, [r7, #12]
 80039fe:	60b9      	str	r1, [r7, #8]
 8003a00:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a02:	2300      	movs	r3, #0
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	e009      	b.n	8003a1c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	1c5a      	adds	r2, r3, #1
 8003a0c:	60ba      	str	r2, [r7, #8]
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7fe fbb3 	bl	800217c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	697a      	ldr	r2, [r7, #20]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	dbf1      	blt.n	8003a08 <_write+0x12>
	}
	return len;
 8003a24:	687b      	ldr	r3, [r7, #4]
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3718      	adds	r7, #24
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <_close>:

int _close(int file)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b083      	sub	sp, #12
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
	return -1;
 8003a36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
 8003a4e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a56:	605a      	str	r2, [r3, #4]
	return 0;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr

08003a66 <_isatty>:

int _isatty(int file)
{
 8003a66:	b480      	push	{r7}
 8003a68:	b083      	sub	sp, #12
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
	return 1;
 8003a6e:	2301      	movs	r3, #1
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
	return 0;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3714      	adds	r7, #20
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
	...

08003a98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b087      	sub	sp, #28
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003aa0:	4a14      	ldr	r2, [pc, #80]	; (8003af4 <_sbrk+0x5c>)
 8003aa2:	4b15      	ldr	r3, [pc, #84]	; (8003af8 <_sbrk+0x60>)
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003aac:	4b13      	ldr	r3, [pc, #76]	; (8003afc <_sbrk+0x64>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d102      	bne.n	8003aba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ab4:	4b11      	ldr	r3, [pc, #68]	; (8003afc <_sbrk+0x64>)
 8003ab6:	4a12      	ldr	r2, [pc, #72]	; (8003b00 <_sbrk+0x68>)
 8003ab8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003aba:	4b10      	ldr	r3, [pc, #64]	; (8003afc <_sbrk+0x64>)
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4413      	add	r3, r2
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d205      	bcs.n	8003ad4 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8003ac8:	4b0e      	ldr	r3, [pc, #56]	; (8003b04 <_sbrk+0x6c>)
 8003aca:	220c      	movs	r2, #12
 8003acc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ace:	f04f 33ff 	mov.w	r3, #4294967295
 8003ad2:	e009      	b.n	8003ae8 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ad4:	4b09      	ldr	r3, [pc, #36]	; (8003afc <_sbrk+0x64>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003ada:	4b08      	ldr	r3, [pc, #32]	; (8003afc <_sbrk+0x64>)
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	4a06      	ldr	r2, [pc, #24]	; (8003afc <_sbrk+0x64>)
 8003ae4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	371c      	adds	r7, #28
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	20020000 	.word	0x20020000
 8003af8:	00000400 	.word	0x00000400
 8003afc:	20000670 	.word	0x20000670
 8003b00:	20007368 	.word	0x20007368
 8003b04:	20007354 	.word	0x20007354

08003b08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003b0e:	4b3f      	ldr	r3, [pc, #252]	; (8003c0c <SystemInit+0x104>)
 8003b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b14:	4a3d      	ldr	r2, [pc, #244]	; (8003c0c <SystemInit+0x104>)
 8003b16:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b1a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003b1e:	4b3c      	ldr	r3, [pc, #240]	; (8003c10 <SystemInit+0x108>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 030f 	and.w	r3, r3, #15
 8003b26:	2b06      	cmp	r3, #6
 8003b28:	d807      	bhi.n	8003b3a <SystemInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */

	  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003b2a:	4b39      	ldr	r3, [pc, #228]	; (8003c10 <SystemInit+0x108>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f023 030f 	bic.w	r3, r3, #15
 8003b32:	4a37      	ldr	r2, [pc, #220]	; (8003c10 <SystemInit+0x108>)
 8003b34:	f043 0307 	orr.w	r3, r3, #7
 8003b38:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003b3a:	4b36      	ldr	r3, [pc, #216]	; (8003c14 <SystemInit+0x10c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a35      	ldr	r2, [pc, #212]	; (8003c14 <SystemInit+0x10c>)
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003b46:	4b33      	ldr	r3, [pc, #204]	; (8003c14 <SystemInit+0x10c>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003b4c:	4b31      	ldr	r3, [pc, #196]	; (8003c14 <SystemInit+0x10c>)
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	4930      	ldr	r1, [pc, #192]	; (8003c14 <SystemInit+0x10c>)
 8003b52:	4b31      	ldr	r3, [pc, #196]	; (8003c18 <SystemInit+0x110>)
 8003b54:	4013      	ands	r3, r2
 8003b56:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003b58:	4b2d      	ldr	r3, [pc, #180]	; (8003c10 <SystemInit+0x108>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0308 	and.w	r3, r3, #8
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d007      	beq.n	8003b74 <SystemInit+0x6c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003b64:	4b2a      	ldr	r3, [pc, #168]	; (8003c10 <SystemInit+0x108>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f023 030f 	bic.w	r3, r3, #15
 8003b6c:	4a28      	ldr	r2, [pc, #160]	; (8003c10 <SystemInit+0x108>)
 8003b6e:	f043 0307 	orr.w	r3, r3, #7
 8003b72:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003b74:	4b27      	ldr	r3, [pc, #156]	; (8003c14 <SystemInit+0x10c>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003b7a:	4b26      	ldr	r3, [pc, #152]	; (8003c14 <SystemInit+0x10c>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003b80:	4b24      	ldr	r3, [pc, #144]	; (8003c14 <SystemInit+0x10c>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003b86:	4b23      	ldr	r3, [pc, #140]	; (8003c14 <SystemInit+0x10c>)
 8003b88:	4a24      	ldr	r2, [pc, #144]	; (8003c1c <SystemInit+0x114>)
 8003b8a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003b8c:	4b21      	ldr	r3, [pc, #132]	; (8003c14 <SystemInit+0x10c>)
 8003b8e:	4a24      	ldr	r2, [pc, #144]	; (8003c20 <SystemInit+0x118>)
 8003b90:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003b92:	4b20      	ldr	r3, [pc, #128]	; (8003c14 <SystemInit+0x10c>)
 8003b94:	4a23      	ldr	r2, [pc, #140]	; (8003c24 <SystemInit+0x11c>)
 8003b96:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003b98:	4b1e      	ldr	r3, [pc, #120]	; (8003c14 <SystemInit+0x10c>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003b9e:	4b1d      	ldr	r3, [pc, #116]	; (8003c14 <SystemInit+0x10c>)
 8003ba0:	4a20      	ldr	r2, [pc, #128]	; (8003c24 <SystemInit+0x11c>)
 8003ba2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003ba4:	4b1b      	ldr	r3, [pc, #108]	; (8003c14 <SystemInit+0x10c>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003baa:	4b1a      	ldr	r3, [pc, #104]	; (8003c14 <SystemInit+0x10c>)
 8003bac:	4a1d      	ldr	r2, [pc, #116]	; (8003c24 <SystemInit+0x11c>)
 8003bae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003bb0:	4b18      	ldr	r3, [pc, #96]	; (8003c14 <SystemInit+0x10c>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003bb6:	4b17      	ldr	r3, [pc, #92]	; (8003c14 <SystemInit+0x10c>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a16      	ldr	r2, [pc, #88]	; (8003c14 <SystemInit+0x10c>)
 8003bbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bc0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003bc2:	4b14      	ldr	r3, [pc, #80]	; (8003c14 <SystemInit+0x10c>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003bc8:	4b17      	ldr	r3, [pc, #92]	; (8003c28 <SystemInit+0x120>)
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	4b17      	ldr	r3, [pc, #92]	; (8003c2c <SystemInit+0x124>)
 8003bce:	4013      	ands	r3, r2
 8003bd0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bd4:	d202      	bcs.n	8003bdc <SystemInit+0xd4>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003bd6:	4b16      	ldr	r3, [pc, #88]	; (8003c30 <SystemInit+0x128>)
 8003bd8:	2201      	movs	r2, #1
 8003bda:	601a      	str	r2, [r3, #0]
#endif /* STM32H7_DEV_ID */

#if defined(DATA_IN_D2_SRAM)
  /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) */
#if defined(RCC_AHB2ENR_D2SRAM3EN)
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 8003bdc:	4b0d      	ldr	r3, [pc, #52]	; (8003c14 <SystemInit+0x10c>)
 8003bde:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003be2:	4a0c      	ldr	r2, [pc, #48]	; (8003c14 <SystemInit+0x10c>)
 8003be4:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
 8003be8:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
#else
  RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
#endif /* RCC_AHB2ENR_D2SRAM3EN */

  tmpreg = RCC->AHB2ENR;
 8003bec:	4b09      	ldr	r3, [pc, #36]	; (8003c14 <SystemInit+0x10c>)
 8003bee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003bf2:	607b      	str	r3, [r7, #4]
  (void) tmpreg;
 8003bf4:	687b      	ldr	r3, [r7, #4]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003bf6:	4b0f      	ldr	r3, [pc, #60]	; (8003c34 <SystemInit+0x12c>)
 8003bf8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003bfc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003bfe:	bf00      	nop
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	e000ed00 	.word	0xe000ed00
 8003c10:	52002000 	.word	0x52002000
 8003c14:	58024400 	.word	0x58024400
 8003c18:	eaf6ed7f 	.word	0xeaf6ed7f
 8003c1c:	02020200 	.word	0x02020200
 8003c20:	01ff0000 	.word	0x01ff0000
 8003c24:	01010280 	.word	0x01010280
 8003c28:	5c001000 	.word	0x5c001000
 8003c2c:	ffff0000 	.word	0xffff0000
 8003c30:	51008108 	.word	0x51008108
 8003c34:	52004000 	.word	0x52004000

08003c38 <HAL_LPTIM_AutoReloadMatchCallback>:
//		}
//
//	}
//}

void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim){
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin); //toggle green LED
 8003c40:	2101      	movs	r1, #1
 8003c42:	4803      	ldr	r0, [pc, #12]	; (8003c50 <HAL_LPTIM_AutoReloadMatchCallback+0x18>)
 8003c44:	f004 f8b3 	bl	8007dae <HAL_GPIO_TogglePin>
}
 8003c48:	bf00      	nop
 8003c4a:	3708      	adds	r7, #8
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	58020400 	.word	0x58020400

08003c54 <HAL_HRTIM_Compare2EventCallback>:

void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim, uint32_t TimerIdx) {
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
		const struct AttenuatorSettings a = {0,0,0,0,0,1,0}; // 8 dB
		set_aom_atten(a);
#endif //ATTENUATOR_CODE
	}

}
 8003c5e:	bf00      	nop
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
	...

08003c6c <HAL_HRTIM_Compare3EventCallback>:

void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim, uint32_t TimerIdx) {
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b088      	sub	sp, #32
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	6039      	str	r1, [r7, #0]

	/* Called at the end of a POP cycle */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_A) {
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d15d      	bne.n	8003d38 <HAL_HRTIM_Compare3EventCallback+0xcc>
		/* Reset the attenuator to 0 dB */
		const struct AttenuatorSettings a = { 0, 0, 0, 0, 0, 0, 0 }; // 0 dB
		set_aom_atten(a);
#endif //ATTENUATOR_CODE

		const double start_freq = ((long)(sweep_settings.req_start_freq/sweep_settings.step_size)) * sweep_settings.step_size;
 8003c7c:	4b30      	ldr	r3, [pc, #192]	; (8003d40 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003c7e:	ed93 5b00 	vldr	d5, [r3]
 8003c82:	4b2f      	ldr	r3, [pc, #188]	; (8003d40 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003c84:	ed93 6b04 	vldr	d6, [r3, #16]
 8003c88:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003c8c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003c90:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003c94:	4b2a      	ldr	r3, [pc, #168]	; (8003d40 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003c96:	ed93 7b04 	vldr	d7, [r3, #16]
 8003c9a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003c9e:	ed87 7b06 	vstr	d7, [r7, #24]
		const double stop_freq = ((long)((sweep_settings.req_stop_freq/sweep_settings.step_size) + 0.5)) * sweep_settings.step_size;
 8003ca2:	4b27      	ldr	r3, [pc, #156]	; (8003d40 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003ca4:	ed93 5b02 	vldr	d5, [r3, #8]
 8003ca8:	4b25      	ldr	r3, [pc, #148]	; (8003d40 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003caa:	ed93 6b04 	vldr	d6, [r3, #16]
 8003cae:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003cb2:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8003cb6:	ee37 7b06 	vadd.f64	d7, d7, d6
 8003cba:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003cbe:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003cc2:	4b1f      	ldr	r3, [pc, #124]	; (8003d40 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003cc4:	ed93 7b04 	vldr	d7, [r3, #16]
 8003cc8:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003ccc:	ed87 7b04 	vstr	d7, [r7, #16]
		const uint32_t num_points = ((stop_freq - start_freq)/sweep_settings.step_size) + 1;
 8003cd0:	ed97 6b04 	vldr	d6, [r7, #16]
 8003cd4:	ed97 7b06 	vldr	d7, [r7, #24]
 8003cd8:	ee36 5b47 	vsub.f64	d5, d6, d7
 8003cdc:	4b18      	ldr	r3, [pc, #96]	; (8003d40 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003cde:	ed93 6b04 	vldr	d6, [r3, #16]
 8003ce2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003ce6:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8003cea:	ee37 7b06 	vadd.f64	d7, d7, d6
 8003cee:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003cf2:	ee17 3a90 	vmov	r3, s15
 8003cf6:	60fb      	str	r3, [r7, #12]
		static uint32_t i = 0;

		/* Configure the Microwave frequency */
		if (i == num_points) {
 8003cf8:	4b12      	ldr	r3, [pc, #72]	; (8003d44 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d106      	bne.n	8003d10 <HAL_HRTIM_Compare3EventCallback+0xa4>
			stop_pop();
 8003d02:	f018 f885 	bl	801be10 <__stop_pop_veneer>
			i = 0;
 8003d06:	4b0f      	ldr	r3, [pc, #60]	; (8003d44 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	601a      	str	r2, [r3, #0]
			start_pop();
 8003d0c:	f018 f890 	bl	801be30 <__start_pop_veneer>

#ifdef SYNTH_ENABLE
		set_frequency_hz(start_freq + (i * sweep_settings.step_size));
#endif

		i = i + 1;
 8003d10:	4b0c      	ldr	r3, [pc, #48]	; (8003d44 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	3301      	adds	r3, #1
 8003d16:	4a0b      	ldr	r2, [pc, #44]	; (8003d44 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003d18:	6013      	str	r3, [r2, #0]

		pop_cycle_count = pop_cycle_count + 1;
 8003d1a:	4b0b      	ldr	r3, [pc, #44]	; (8003d48 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	4a09      	ldr	r2, [pc, #36]	; (8003d48 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 8003d22:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); //toggle amber LED
 8003d24:	2102      	movs	r1, #2
 8003d26:	4809      	ldr	r0, [pc, #36]	; (8003d4c <HAL_HRTIM_Compare3EventCallback+0xe0>)
 8003d28:	f004 f841 	bl	8007dae <HAL_GPIO_TogglePin>
		printf("POP Cycle %lu done.\r\n", pop_cycle_count);
 8003d2c:	4b06      	ldr	r3, [pc, #24]	; (8003d48 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4619      	mov	r1, r3
 8003d32:	4807      	ldr	r0, [pc, #28]	; (8003d50 <HAL_HRTIM_Compare3EventCallback+0xe4>)
 8003d34:	f016 f8d0 	bl	8019ed8 <iprintf>

	/* Called when the second microwave pulse goes high */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_E) {
	}

}
 8003d38:	bf00      	nop
 8003d3a:	3720      	adds	r7, #32
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	0801f420 	.word	0x0801f420
 8003d44:	2000067c 	.word	0x2000067c
 8003d48:	20000674 	.word	0x20000674
 8003d4c:	58021000 	.word	0x58021000
 8003d50:	0801ca20 	.word	0x0801ca20

08003d54 <HAL_HRTIM_RepetitionEventCallback>:

void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
		uint32_t TimerIdx) {
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]

	/* Called at the start of the next POP cycle */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_A) {
	}
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
	...

08003d6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003d6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003da4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003d70:	f7ff feca 	bl	8003b08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003d74:	480c      	ldr	r0, [pc, #48]	; (8003da8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003d76:	490d      	ldr	r1, [pc, #52]	; (8003dac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003d78:	4a0d      	ldr	r2, [pc, #52]	; (8003db0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003d7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d7c:	e002      	b.n	8003d84 <LoopCopyDataInit>

08003d7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d82:	3304      	adds	r3, #4

08003d84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d88:	d3f9      	bcc.n	8003d7e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d8a:	4a0a      	ldr	r2, [pc, #40]	; (8003db4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003d8c:	4c0a      	ldr	r4, [pc, #40]	; (8003db8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003d8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d90:	e001      	b.n	8003d96 <LoopFillZerobss>

08003d92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d94:	3204      	adds	r2, #4

08003d96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d98:	d3fb      	bcc.n	8003d92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003d9a:	f016 fa45 	bl	801a228 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d9e:	f7fe f9ff 	bl	80021a0 <main>
  bx  lr
 8003da2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003da4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003da8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003dac:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8003db0:	0801f938 	.word	0x0801f938
  ldr r2, =_sbss
 8003db4:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8003db8:	20007364 	.word	0x20007364

08003dbc <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003dbc:	e7fe      	b.n	8003dbc <ADC_IRQHandler>

08003dbe <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b083      	sub	sp, #12
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
 8003dc6:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00b      	beq.n	8003de6 <LAN8742_RegisterBusIO+0x28>
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d007      	beq.n	8003de6 <LAN8742_RegisterBusIO+0x28>
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d003      	beq.n	8003de6 <LAN8742_RegisterBusIO+0x28>
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d102      	bne.n	8003dec <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8003de6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dea:	e014      	b.n	8003e16 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	685a      	ldr	r2, [r3, #4]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	68da      	ldr	r2, [r3, #12]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b086      	sub	sp, #24
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60fb      	str	r3, [r7, #12]
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60bb      	str	r3, [r7, #8]
 8003e32:	2300      	movs	r3, #0
 8003e34:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8003e36:	2300      	movs	r3, #0
 8003e38:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d17c      	bne.n	8003f3c <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d002      	beq.n	8003e50 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2220      	movs	r2, #32
 8003e54:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8003e56:	2300      	movs	r3, #0
 8003e58:	617b      	str	r3, [r7, #20]
 8003e5a:	e01c      	b.n	8003e96 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	f107 0208 	add.w	r2, r7, #8
 8003e64:	2112      	movs	r1, #18
 8003e66:	6978      	ldr	r0, [r7, #20]
 8003e68:	4798      	blx	r3
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	da03      	bge.n	8003e78 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8003e70:	f06f 0304 	mvn.w	r3, #4
 8003e74:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 8003e76:	e00b      	b.n	8003e90 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	f003 031f 	and.w	r3, r3, #31
 8003e7e:	697a      	ldr	r2, [r7, #20]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d105      	bne.n	8003e90 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	697a      	ldr	r2, [r7, #20]
 8003e88:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	613b      	str	r3, [r7, #16]
         break;
 8003e8e:	e005      	b.n	8003e9c <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	3301      	adds	r3, #1
 8003e94:	617b      	str	r3, [r7, #20]
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	2b1f      	cmp	r3, #31
 8003e9a:	d9df      	bls.n	8003e5c <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b1f      	cmp	r3, #31
 8003ea2:	d902      	bls.n	8003eaa <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8003ea4:	f06f 0302 	mvn.w	r3, #2
 8003ea8:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d145      	bne.n	8003f3c <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6810      	ldr	r0, [r2, #0]
 8003eb8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	4798      	blx	r3
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	db37      	blt.n	8003f36 <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	695b      	ldr	r3, [r3, #20]
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	6810      	ldr	r0, [r2, #0]
 8003ece:	f107 0208 	add.w	r2, r7, #8
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	4798      	blx	r3
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	db28      	blt.n	8003f2e <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	4798      	blx	r3
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8003ee6:	e01c      	b.n	8003f22 <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	699b      	ldr	r3, [r3, #24]
 8003eec:	4798      	blx	r3
 8003eee:	4603      	mov	r3, r0
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003efa:	d80e      	bhi.n	8003f1a <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	6810      	ldr	r0, [r2, #0]
 8003f04:	f107 0208 	add.w	r2, r7, #8
 8003f08:	2100      	movs	r1, #0
 8003f0a:	4798      	blx	r3
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	da07      	bge.n	8003f22 <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 8003f12:	f06f 0304 	mvn.w	r3, #4
 8003f16:	613b      	str	r3, [r7, #16]
                 break;
 8003f18:	e010      	b.n	8003f3c <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8003f1a:	f06f 0301 	mvn.w	r3, #1
 8003f1e:	613b      	str	r3, [r7, #16]
               break;
 8003f20:	e00c      	b.n	8003f3c <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1dd      	bne.n	8003ee8 <LAN8742_Init+0xc6>
 8003f2c:	e006      	b.n	8003f3c <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 8003f2e:	f06f 0304 	mvn.w	r3, #4
 8003f32:	613b      	str	r3, [r7, #16]
 8003f34:	e002      	b.n	8003f3c <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8003f36:	f06f 0303 	mvn.w	r3, #3
 8003f3a:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d112      	bne.n	8003f68 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	4798      	blx	r3
 8003f48:	4603      	mov	r3, r0
 8003f4a:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8003f4c:	bf00      	nop
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	4798      	blx	r3
 8003f54:	4603      	mov	r3, r0
 8003f56:	461a      	mov	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003f60:	d9f5      	bls.n	8003f4e <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8003f68:	693b      	ldr	r3, [r7, #16]
 }
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b084      	sub	sp, #16
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	6810      	ldr	r0, [r2, #0]
 8003f86:	f107 020c 	add.w	r2, r7, #12
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	4798      	blx	r3
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	da02      	bge.n	8003f9a <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003f94:	f06f 0304 	mvn.w	r3, #4
 8003f98:	e06e      	b.n	8004078 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	6810      	ldr	r0, [r2, #0]
 8003fa2:	f107 020c 	add.w	r2, r7, #12
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	4798      	blx	r3
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	da02      	bge.n	8003fb6 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003fb0:	f06f 0304 	mvn.w	r3, #4
 8003fb4:	e060      	b.n	8004078 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f003 0304 	and.w	r3, r3, #4
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e059      	b.n	8004078 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	6810      	ldr	r0, [r2, #0]
 8003fcc:	f107 020c 	add.w	r2, r7, #12
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	4798      	blx	r3
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	da02      	bge.n	8003fe0 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003fda:	f06f 0304 	mvn.w	r3, #4
 8003fde:	e04b      	b.n	8004078 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d11b      	bne.n	8004022 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d006      	beq.n	8004002 <LAN8742_GetLinkState+0x90>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d001      	beq.n	8004002 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8003ffe:	2302      	movs	r3, #2
 8004000:	e03a      	b.n	8004078 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d001      	beq.n	8004010 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800400c:	2303      	movs	r3, #3
 800400e:	e033      	b.n	8004078 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004016:	2b00      	cmp	r3, #0
 8004018:	d001      	beq.n	800401e <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800401a:	2304      	movs	r3, #4
 800401c:	e02c      	b.n	8004078 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800401e:	2305      	movs	r3, #5
 8004020:	e02a      	b.n	8004078 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	695b      	ldr	r3, [r3, #20]
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6810      	ldr	r0, [r2, #0]
 800402a:	f107 020c 	add.w	r2, r7, #12
 800402e:	211f      	movs	r1, #31
 8004030:	4798      	blx	r3
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	da02      	bge.n	800403e <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8004038:	f06f 0304 	mvn.w	r3, #4
 800403c:	e01c      	b.n	8004078 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8004048:	2306      	movs	r3, #6
 800404a:	e015      	b.n	8004078 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f003 031c 	and.w	r3, r3, #28
 8004052:	2b18      	cmp	r3, #24
 8004054:	d101      	bne.n	800405a <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8004056:	2302      	movs	r3, #2
 8004058:	e00e      	b.n	8004078 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f003 031c 	and.w	r3, r3, #28
 8004060:	2b08      	cmp	r3, #8
 8004062:	d101      	bne.n	8004068 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8004064:	2303      	movs	r3, #3
 8004066:	e007      	b.n	8004078 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f003 031c 	and.w	r3, r3, #28
 800406e:	2b14      	cmp	r3, #20
 8004070:	d101      	bne.n	8004076 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8004072:	2304      	movs	r3, #4
 8004074:	e000      	b.n	8004078 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8004076:	2305      	movs	r3, #5
    }				
  }
}
 8004078:	4618      	mov	r0, r3
 800407a:	3710      	adds	r7, #16
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004086:	2003      	movs	r0, #3
 8004088:	f001 ff1c 	bl	8005ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800408c:	f006 fc3a 	bl	800a904 <HAL_RCC_GetSysClockFreq>
 8004090:	4602      	mov	r2, r0
 8004092:	4b15      	ldr	r3, [pc, #84]	; (80040e8 <HAL_Init+0x68>)
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	0a1b      	lsrs	r3, r3, #8
 8004098:	f003 030f 	and.w	r3, r3, #15
 800409c:	4913      	ldr	r1, [pc, #76]	; (80040ec <HAL_Init+0x6c>)
 800409e:	5ccb      	ldrb	r3, [r1, r3]
 80040a0:	f003 031f 	and.w	r3, r3, #31
 80040a4:	fa22 f303 	lsr.w	r3, r2, r3
 80040a8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80040aa:	4b0f      	ldr	r3, [pc, #60]	; (80040e8 <HAL_Init+0x68>)
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	4a0e      	ldr	r2, [pc, #56]	; (80040ec <HAL_Init+0x6c>)
 80040b4:	5cd3      	ldrb	r3, [r2, r3]
 80040b6:	f003 031f 	and.w	r3, r3, #31
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	fa22 f303 	lsr.w	r3, r2, r3
 80040c0:	4a0b      	ldr	r2, [pc, #44]	; (80040f0 <HAL_Init+0x70>)
 80040c2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80040c4:	4a0b      	ldr	r2, [pc, #44]	; (80040f4 <HAL_Init+0x74>)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80040ca:	2000      	movs	r0, #0
 80040cc:	f000 f814 	bl	80040f8 <HAL_InitTick>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e002      	b.n	80040e0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80040da:	f7ff f949 	bl	8003370 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3708      	adds	r7, #8
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	58024400 	.word	0x58024400
 80040ec:	0801f438 	.word	0x0801f438
 80040f0:	20000014 	.word	0x20000014
 80040f4:	20000010 	.word	0x20000010

080040f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004100:	4b15      	ldr	r3, [pc, #84]	; (8004158 <HAL_InitTick+0x60>)
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e021      	b.n	8004150 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800410c:	4b13      	ldr	r3, [pc, #76]	; (800415c <HAL_InitTick+0x64>)
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	4b11      	ldr	r3, [pc, #68]	; (8004158 <HAL_InitTick+0x60>)
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	4619      	mov	r1, r3
 8004116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800411a:	fbb3 f3f1 	udiv	r3, r3, r1
 800411e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004122:	4618      	mov	r0, r3
 8004124:	f001 ff01 	bl	8005f2a <HAL_SYSTICK_Config>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d001      	beq.n	8004132 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e00e      	b.n	8004150 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2b0f      	cmp	r3, #15
 8004136:	d80a      	bhi.n	800414e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004138:	2200      	movs	r2, #0
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	f04f 30ff 	mov.w	r0, #4294967295
 8004140:	f001 fecb 	bl	8005eda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004144:	4a06      	ldr	r2, [pc, #24]	; (8004160 <HAL_InitTick+0x68>)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800414a:	2300      	movs	r3, #0
 800414c:	e000      	b.n	8004150 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
}
 8004150:	4618      	mov	r0, r3
 8004152:	3708      	adds	r7, #8
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	20000028 	.word	0x20000028
 800415c:	20000010 	.word	0x20000010
 8004160:	20000024 	.word	0x20000024

08004164 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004168:	4b06      	ldr	r3, [pc, #24]	; (8004184 <HAL_IncTick+0x20>)
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	461a      	mov	r2, r3
 800416e:	4b06      	ldr	r3, [pc, #24]	; (8004188 <HAL_IncTick+0x24>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4413      	add	r3, r2
 8004174:	4a04      	ldr	r2, [pc, #16]	; (8004188 <HAL_IncTick+0x24>)
 8004176:	6013      	str	r3, [r2, #0]
}
 8004178:	bf00      	nop
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	20000028 	.word	0x20000028
 8004188:	20000680 	.word	0x20000680

0800418c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
  return uwTick;
 8004190:	4b03      	ldr	r3, [pc, #12]	; (80041a0 <HAL_GetTick+0x14>)
 8004192:	681b      	ldr	r3, [r3, #0]
}
 8004194:	4618      	mov	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	20000680 	.word	0x20000680

080041a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041ac:	f7ff ffee 	bl	800418c <HAL_GetTick>
 80041b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041bc:	d005      	beq.n	80041ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041be:	4b0a      	ldr	r3, [pc, #40]	; (80041e8 <HAL_Delay+0x44>)
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	4413      	add	r3, r2
 80041c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80041ca:	bf00      	nop
 80041cc:	f7ff ffde 	bl	800418c <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d8f7      	bhi.n	80041cc <HAL_Delay+0x28>
  {
  }
}
 80041dc:	bf00      	nop
 80041de:	bf00      	nop
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	20000028 	.word	0x20000028

080041ec <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80041ec:	b480      	push	{r7}
 80041ee:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80041f0:	4b03      	ldr	r3, [pc, #12]	; (8004200 <HAL_GetREVID+0x14>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	0c1b      	lsrs	r3, r3, #16
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	5c001000 	.word	0x5c001000

08004204 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800420c:	4b06      	ldr	r3, [pc, #24]	; (8004228 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004214:	4904      	ldr	r1, [pc, #16]	; (8004228 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4313      	orrs	r3, r2
 800421a:	604b      	str	r3, [r1, #4]
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr
 8004228:	58000400 	.word	0x58000400

0800422c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8004236:	4b07      	ldr	r3, [pc, #28]	; (8004254 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004238:	685a      	ldr	r2, [r3, #4]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	43db      	mvns	r3, r3
 800423e:	401a      	ands	r2, r3
 8004240:	4904      	ldr	r1, [pc, #16]	; (8004254 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	4313      	orrs	r3, r2
 8004246:	604b      	str	r3, [r1, #4]
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	58000400 	.word	0x58000400

08004258 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	431a      	orrs	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	609a      	str	r2, [r3, #8]
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr

0800427e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800427e:	b480      	push	{r7}
 8004280:	b083      	sub	sp, #12
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
 8004286:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	431a      	orrs	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	609a      	str	r2, [r3, #8]
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
 80042cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	3360      	adds	r3, #96	; 0x60
 80042d2:	461a      	mov	r2, r3
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4413      	add	r3, r2
 80042da:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	430b      	orrs	r3, r1
 80042ee:	431a      	orrs	r2, r3
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80042f4:	bf00      	nop
 80042f6:	371c      	adds	r7, #28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f003 031f 	and.w	r3, r3, #31
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	fa01 f303 	lsl.w	r3, r1, r3
 8004320:	431a      	orrs	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	611a      	str	r2, [r3, #16]
}
 8004326:	bf00      	nop
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004332:	b480      	push	{r7}
 8004334:	b087      	sub	sp, #28
 8004336:	af00      	add	r7, sp, #0
 8004338:	60f8      	str	r0, [r7, #12]
 800433a:	60b9      	str	r1, [r7, #8]
 800433c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	3360      	adds	r3, #96	; 0x60
 8004342:	461a      	mov	r2, r3
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4413      	add	r3, r2
 800434a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	431a      	orrs	r2, r3
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	601a      	str	r2, [r3, #0]
  }
}
 800435c:	bf00      	nop
 800435e:	371c      	adds	r7, #28
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004378:	2b00      	cmp	r3, #0
 800437a:	d101      	bne.n	8004380 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800437c:	2301      	movs	r3, #1
 800437e:	e000      	b.n	8004382 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr

0800438e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800438e:	b480      	push	{r7}
 8004390:	b087      	sub	sp, #28
 8004392:	af00      	add	r7, sp, #0
 8004394:	60f8      	str	r0, [r7, #12]
 8004396:	60b9      	str	r1, [r7, #8]
 8004398:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	3330      	adds	r3, #48	; 0x30
 800439e:	461a      	mov	r2, r3
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	0a1b      	lsrs	r3, r3, #8
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	f003 030c 	and.w	r3, r3, #12
 80043aa:	4413      	add	r3, r2
 80043ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	f003 031f 	and.w	r3, r3, #31
 80043b8:	211f      	movs	r1, #31
 80043ba:	fa01 f303 	lsl.w	r3, r1, r3
 80043be:	43db      	mvns	r3, r3
 80043c0:	401a      	ands	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	0e9b      	lsrs	r3, r3, #26
 80043c6:	f003 011f 	and.w	r1, r3, #31
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f003 031f 	and.w	r3, r3, #31
 80043d0:	fa01 f303 	lsl.w	r3, r1, r3
 80043d4:	431a      	orrs	r2, r3
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80043da:	bf00      	nop
 80043dc:	371c      	adds	r7, #28
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr

080043e6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b083      	sub	sp, #12
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043f2:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80043fa:	2301      	movs	r3, #1
 80043fc:	e000      	b.n	8004400 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800440c:	b480      	push	{r7}
 800440e:	b087      	sub	sp, #28
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	3314      	adds	r3, #20
 800441c:	461a      	mov	r2, r3
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	0e5b      	lsrs	r3, r3, #25
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	4413      	add	r3, r2
 800442a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	0d1b      	lsrs	r3, r3, #20
 8004434:	f003 031f 	and.w	r3, r3, #31
 8004438:	2107      	movs	r1, #7
 800443a:	fa01 f303 	lsl.w	r3, r1, r3
 800443e:	43db      	mvns	r3, r3
 8004440:	401a      	ands	r2, r3
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	0d1b      	lsrs	r3, r3, #20
 8004446:	f003 031f 	and.w	r3, r3, #31
 800444a:	6879      	ldr	r1, [r7, #4]
 800444c:	fa01 f303 	lsl.w	r3, r1, r3
 8004450:	431a      	orrs	r2, r3
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004456:	bf00      	nop
 8004458:	371c      	adds	r7, #28
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
	...

08004464 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800447c:	43db      	mvns	r3, r3
 800447e:	401a      	ands	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f003 0318 	and.w	r3, r3, #24
 8004486:	4908      	ldr	r1, [pc, #32]	; (80044a8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004488:	40d9      	lsrs	r1, r3
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	400b      	ands	r3, r1
 800448e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004492:	431a      	orrs	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800449a:	bf00      	nop
 800449c:	3714      	adds	r7, #20
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	000fffff 	.word	0x000fffff

080044ac <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f003 031f 	and.w	r3, r3, #31
}
 80044bc:	4618      	mov	r0, r3
 80044be:	370c      	adds	r7, #12
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr

080044c8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 80044d8:	4618      	mov	r0, r3
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689a      	ldr	r2, [r3, #8]
 80044f0:	4b04      	ldr	r3, [pc, #16]	; (8004504 <LL_ADC_DisableDeepPowerDown+0x20>)
 80044f2:	4013      	ands	r3, r2
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	6093      	str	r3, [r2, #8]
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	5fffffc0 	.word	0x5fffffc0

08004508 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004518:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800451c:	d101      	bne.n	8004522 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800451e:	2301      	movs	r3, #1
 8004520:	e000      	b.n	8004524 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	689a      	ldr	r2, [r3, #8]
 800453c:	4b05      	ldr	r3, [pc, #20]	; (8004554 <LL_ADC_EnableInternalRegulator+0x24>)
 800453e:	4013      	ands	r3, r2
 8004540:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004548:	bf00      	nop
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr
 8004554:	6fffffc0 	.word	0x6fffffc0

08004558 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004568:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800456c:	d101      	bne.n	8004572 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800456e:	2301      	movs	r3, #1
 8004570:	e000      	b.n	8004574 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689a      	ldr	r2, [r3, #8]
 800458c:	4b05      	ldr	r3, [pc, #20]	; (80045a4 <LL_ADC_Enable+0x24>)
 800458e:	4013      	ands	r3, r2
 8004590:	f043 0201 	orr.w	r2, r3, #1
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr
 80045a4:	7fffffc0 	.word	0x7fffffc0

080045a8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689a      	ldr	r2, [r3, #8]
 80045b4:	4b05      	ldr	r3, [pc, #20]	; (80045cc <LL_ADC_Disable+0x24>)
 80045b6:	4013      	ands	r3, r2
 80045b8:	f043 0202 	orr.w	r2, r3, #2
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	7fffffc0 	.word	0x7fffffc0

080045d0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d101      	bne.n	80045e8 <LL_ADC_IsEnabled+0x18>
 80045e4:	2301      	movs	r3, #1
 80045e6:	e000      	b.n	80045ea <LL_ADC_IsEnabled+0x1a>
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	370c      	adds	r7, #12
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr

080045f6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80045f6:	b480      	push	{r7}
 80045f8:	b083      	sub	sp, #12
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	2b02      	cmp	r3, #2
 8004608:	d101      	bne.n	800460e <LL_ADC_IsDisableOngoing+0x18>
 800460a:	2301      	movs	r3, #1
 800460c:	e000      	b.n	8004610 <LL_ADC_IsDisableOngoing+0x1a>
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689a      	ldr	r2, [r3, #8]
 8004628:	4b05      	ldr	r3, [pc, #20]	; (8004640 <LL_ADC_REG_StartConversion+0x24>)
 800462a:	4013      	ands	r3, r2
 800462c:	f043 0204 	orr.w	r2, r3, #4
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr
 8004640:	7fffffc0 	.word	0x7fffffc0

08004644 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	2b04      	cmp	r3, #4
 8004656:	d101      	bne.n	800465c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004658:	2301      	movs	r3, #1
 800465a:	e000      	b.n	800465e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b08      	cmp	r3, #8
 800467c:	d101      	bne.n	8004682 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800467e:	2301      	movs	r3, #1
 8004680:	e000      	b.n	8004684 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004682:	2300      	movs	r3, #0
}
 8004684:	4618      	mov	r0, r3
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004690:	b590      	push	{r4, r7, lr}
 8004692:	b089      	sub	sp, #36	; 0x24
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004698:	2300      	movs	r3, #0
 800469a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800469c:	2300      	movs	r3, #0
 800469e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e18f      	b.n	80049ca <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d109      	bne.n	80046cc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f7fe fe73 	bl	80033a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4618      	mov	r0, r3
 80046d2:	f7ff ff19 	bl	8004508 <LL_ADC_IsDeepPowerDownEnabled>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d004      	beq.n	80046e6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4618      	mov	r0, r3
 80046e2:	f7ff feff 	bl	80044e4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f7ff ff34 	bl	8004558 <LL_ADC_IsInternalRegulatorEnabled>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d114      	bne.n	8004720 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7ff ff18 	bl	8004530 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004700:	4b87      	ldr	r3, [pc, #540]	; (8004920 <HAL_ADC_Init+0x290>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	099b      	lsrs	r3, r3, #6
 8004706:	4a87      	ldr	r2, [pc, #540]	; (8004924 <HAL_ADC_Init+0x294>)
 8004708:	fba2 2303 	umull	r2, r3, r2, r3
 800470c:	099b      	lsrs	r3, r3, #6
 800470e:	3301      	adds	r3, #1
 8004710:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004712:	e002      	b.n	800471a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	3b01      	subs	r3, #1
 8004718:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d1f9      	bne.n	8004714 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4618      	mov	r0, r3
 8004726:	f7ff ff17 	bl	8004558 <LL_ADC_IsInternalRegulatorEnabled>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d10d      	bne.n	800474c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004734:	f043 0210 	orr.w	r2, r3, #16
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004740:	f043 0201 	orr.w	r2, r3, #1
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4618      	mov	r0, r3
 8004752:	f7ff ff77 	bl	8004644 <LL_ADC_REG_IsConversionOngoing>
 8004756:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800475c:	f003 0310 	and.w	r3, r3, #16
 8004760:	2b00      	cmp	r3, #0
 8004762:	f040 8129 	bne.w	80049b8 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	2b00      	cmp	r3, #0
 800476a:	f040 8125 	bne.w	80049b8 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004772:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004776:	f043 0202 	orr.w	r2, r3, #2
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff ff24 	bl	80045d0 <LL_ADC_IsEnabled>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d136      	bne.n	80047fc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a65      	ldr	r2, [pc, #404]	; (8004928 <HAL_ADC_Init+0x298>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d004      	beq.n	80047a2 <HAL_ADC_Init+0x112>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a63      	ldr	r2, [pc, #396]	; (800492c <HAL_ADC_Init+0x29c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d10e      	bne.n	80047c0 <HAL_ADC_Init+0x130>
 80047a2:	4861      	ldr	r0, [pc, #388]	; (8004928 <HAL_ADC_Init+0x298>)
 80047a4:	f7ff ff14 	bl	80045d0 <LL_ADC_IsEnabled>
 80047a8:	4604      	mov	r4, r0
 80047aa:	4860      	ldr	r0, [pc, #384]	; (800492c <HAL_ADC_Init+0x29c>)
 80047ac:	f7ff ff10 	bl	80045d0 <LL_ADC_IsEnabled>
 80047b0:	4603      	mov	r3, r0
 80047b2:	4323      	orrs	r3, r4
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	bf0c      	ite	eq
 80047b8:	2301      	moveq	r3, #1
 80047ba:	2300      	movne	r3, #0
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	e008      	b.n	80047d2 <HAL_ADC_Init+0x142>
 80047c0:	485b      	ldr	r0, [pc, #364]	; (8004930 <HAL_ADC_Init+0x2a0>)
 80047c2:	f7ff ff05 	bl	80045d0 <LL_ADC_IsEnabled>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	bf0c      	ite	eq
 80047cc:	2301      	moveq	r3, #1
 80047ce:	2300      	movne	r3, #0
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d012      	beq.n	80047fc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a53      	ldr	r2, [pc, #332]	; (8004928 <HAL_ADC_Init+0x298>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d004      	beq.n	80047ea <HAL_ADC_Init+0x15a>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a51      	ldr	r2, [pc, #324]	; (800492c <HAL_ADC_Init+0x29c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d101      	bne.n	80047ee <HAL_ADC_Init+0x15e>
 80047ea:	4a52      	ldr	r2, [pc, #328]	; (8004934 <HAL_ADC_Init+0x2a4>)
 80047ec:	e000      	b.n	80047f0 <HAL_ADC_Init+0x160>
 80047ee:	4a52      	ldr	r2, [pc, #328]	; (8004938 <HAL_ADC_Init+0x2a8>)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	4619      	mov	r1, r3
 80047f6:	4610      	mov	r0, r2
 80047f8:	f7ff fd2e 	bl	8004258 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80047fc:	f7ff fcf6 	bl	80041ec <HAL_GetREVID>
 8004800:	4603      	mov	r3, r0
 8004802:	f241 0203 	movw	r2, #4099	; 0x1003
 8004806:	4293      	cmp	r3, r2
 8004808:	d914      	bls.n	8004834 <HAL_ADC_Init+0x1a4>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	2b10      	cmp	r3, #16
 8004810:	d110      	bne.n	8004834 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	7d5b      	ldrb	r3, [r3, #21]
 8004816:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800481c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004822:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	7f1b      	ldrb	r3, [r3, #28]
 8004828:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800482a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800482c:	f043 030c 	orr.w	r3, r3, #12
 8004830:	61bb      	str	r3, [r7, #24]
 8004832:	e00d      	b.n	8004850 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	7d5b      	ldrb	r3, [r3, #21]
 8004838:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800483e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004844:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	7f1b      	ldrb	r3, [r3, #28]
 800484a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800484c:	4313      	orrs	r3, r2
 800484e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	7f1b      	ldrb	r3, [r3, #28]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d106      	bne.n	8004866 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a1b      	ldr	r3, [r3, #32]
 800485c:	3b01      	subs	r3, #1
 800485e:	045b      	lsls	r3, r3, #17
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	4313      	orrs	r3, r2
 8004864:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486a:	2b00      	cmp	r3, #0
 800486c:	d009      	beq.n	8004882 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004872:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800487a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	4313      	orrs	r3, r2
 8004880:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68da      	ldr	r2, [r3, #12]
 8004888:	4b2c      	ldr	r3, [pc, #176]	; (800493c <HAL_ADC_Init+0x2ac>)
 800488a:	4013      	ands	r3, r2
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	6812      	ldr	r2, [r2, #0]
 8004890:	69b9      	ldr	r1, [r7, #24]
 8004892:	430b      	orrs	r3, r1
 8004894:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4618      	mov	r0, r3
 800489c:	f7ff fed2 	bl	8004644 <LL_ADC_REG_IsConversionOngoing>
 80048a0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7ff fedf 	bl	800466a <LL_ADC_INJ_IsConversionOngoing>
 80048ac:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d15f      	bne.n	8004974 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d15c      	bne.n	8004974 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	7d1b      	ldrb	r3, [r3, #20]
 80048be:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80048c4:	4313      	orrs	r3, r2
 80048c6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	4b1c      	ldr	r3, [pc, #112]	; (8004940 <HAL_ADC_Init+0x2b0>)
 80048d0:	4013      	ands	r3, r2
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	6812      	ldr	r2, [r2, #0]
 80048d6:	69b9      	ldr	r1, [r7, #24]
 80048d8:	430b      	orrs	r3, r1
 80048da:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d130      	bne.n	8004948 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ea:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	691a      	ldr	r2, [r3, #16]
 80048f2:	4b14      	ldr	r3, [pc, #80]	; (8004944 <HAL_ADC_Init+0x2b4>)
 80048f4:	4013      	ands	r3, r2
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80048fa:	3a01      	subs	r2, #1
 80048fc:	0411      	lsls	r1, r2, #16
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004902:	4311      	orrs	r1, r2
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004908:	4311      	orrs	r1, r2
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800490e:	430a      	orrs	r2, r1
 8004910:	431a      	orrs	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f042 0201 	orr.w	r2, r2, #1
 800491a:	611a      	str	r2, [r3, #16]
 800491c:	e01c      	b.n	8004958 <HAL_ADC_Init+0x2c8>
 800491e:	bf00      	nop
 8004920:	20000010 	.word	0x20000010
 8004924:	053e2d63 	.word	0x053e2d63
 8004928:	40022000 	.word	0x40022000
 800492c:	40022100 	.word	0x40022100
 8004930:	58026000 	.word	0x58026000
 8004934:	40022300 	.word	0x40022300
 8004938:	58026300 	.word	0x58026300
 800493c:	fff0c003 	.word	0xfff0c003
 8004940:	ffffbffc 	.word	0xffffbffc
 8004944:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	691a      	ldr	r2, [r3, #16]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f022 0201 	bic.w	r2, r2, #1
 8004956:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f001 f804 	bl	800597c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	2b01      	cmp	r3, #1
 800497a:	d10c      	bne.n	8004996 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004982:	f023 010f 	bic.w	r1, r3, #15
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	1e5a      	subs	r2, r3, #1
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	430a      	orrs	r2, r1
 8004992:	631a      	str	r2, [r3, #48]	; 0x30
 8004994:	e007      	b.n	80049a6 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 020f 	bic.w	r2, r2, #15
 80049a4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049aa:	f023 0303 	bic.w	r3, r3, #3
 80049ae:	f043 0201 	orr.w	r2, r3, #1
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	655a      	str	r2, [r3, #84]	; 0x54
 80049b6:	e007      	b.n	80049c8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049bc:	f043 0210 	orr.w	r2, r3, #16
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80049c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3724      	adds	r7, #36	; 0x24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd90      	pop	{r4, r7, pc}
 80049d2:	bf00      	nop

080049d4 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a92      	ldr	r2, [pc, #584]	; (8004c2c <HAL_ADC_Start_IT+0x258>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d004      	beq.n	80049f0 <HAL_ADC_Start_IT+0x1c>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a91      	ldr	r2, [pc, #580]	; (8004c30 <HAL_ADC_Start_IT+0x25c>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d101      	bne.n	80049f4 <HAL_ADC_Start_IT+0x20>
 80049f0:	4b90      	ldr	r3, [pc, #576]	; (8004c34 <HAL_ADC_Start_IT+0x260>)
 80049f2:	e000      	b.n	80049f6 <HAL_ADC_Start_IT+0x22>
 80049f4:	4b90      	ldr	r3, [pc, #576]	; (8004c38 <HAL_ADC_Start_IT+0x264>)
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7ff fd58 	bl	80044ac <LL_ADC_GetMultimode>
 80049fc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f7ff fe1e 	bl	8004644 <LL_ADC_REG_IsConversionOngoing>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	f040 8118 	bne.w	8004c40 <HAL_ADC_Start_IT+0x26c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d101      	bne.n	8004a1e <HAL_ADC_Start_IT+0x4a>
 8004a1a:	2302      	movs	r3, #2
 8004a1c:	e113      	b.n	8004c46 <HAL_ADC_Start_IT+0x272>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2201      	movs	r2, #1
 8004a22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 febe 	bl	80057a8 <ADC_Enable>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004a30:	7dfb      	ldrb	r3, [r7, #23]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f040 80f5 	bne.w	8004c22 <HAL_ADC_Start_IT+0x24e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a3c:	4b7f      	ldr	r3, [pc, #508]	; (8004c3c <HAL_ADC_Start_IT+0x268>)
 8004a3e:	4013      	ands	r3, r2
 8004a40:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a78      	ldr	r2, [pc, #480]	; (8004c30 <HAL_ADC_Start_IT+0x25c>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d002      	beq.n	8004a58 <HAL_ADC_Start_IT+0x84>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	e000      	b.n	8004a5a <HAL_ADC_Start_IT+0x86>
 8004a58:	4b74      	ldr	r3, [pc, #464]	; (8004c2c <HAL_ADC_Start_IT+0x258>)
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	6812      	ldr	r2, [r2, #0]
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d002      	beq.n	8004a68 <HAL_ADC_Start_IT+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d105      	bne.n	8004a74 <HAL_ADC_Start_IT+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a6c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d006      	beq.n	8004a8e <HAL_ADC_Start_IT+0xba>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a84:	f023 0206 	bic.w	r2, r3, #6
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	659a      	str	r2, [r3, #88]	; 0x58
 8004a8c:	e002      	b.n	8004a94 <HAL_ADC_Start_IT+0xc0>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	221c      	movs	r2, #28
 8004a9a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	685a      	ldr	r2, [r3, #4]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 021c 	bic.w	r2, r2, #28
 8004ab2:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	d108      	bne.n	8004ace <HAL_ADC_Start_IT+0xfa>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f042 0208 	orr.w	r2, r2, #8
 8004aca:	605a      	str	r2, [r3, #4]
          break;
 8004acc:	e008      	b.n	8004ae0 <HAL_ADC_Start_IT+0x10c>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f042 0204 	orr.w	r2, r2, #4
 8004adc:	605a      	str	r2, [r3, #4]
          break;
 8004ade:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d107      	bne.n	8004af8 <HAL_ADC_Start_IT+0x124>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f042 0210 	orr.w	r2, r2, #16
 8004af6:	605a      	str	r2, [r3, #4]
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a4c      	ldr	r2, [pc, #304]	; (8004c30 <HAL_ADC_Start_IT+0x25c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d002      	beq.n	8004b08 <HAL_ADC_Start_IT+0x134>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	e000      	b.n	8004b0a <HAL_ADC_Start_IT+0x136>
 8004b08:	4b48      	ldr	r3, [pc, #288]	; (8004c2c <HAL_ADC_Start_IT+0x258>)
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	6812      	ldr	r2, [r2, #0]
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d008      	beq.n	8004b24 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d005      	beq.n	8004b24 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	2b05      	cmp	r3, #5
 8004b1c:	d002      	beq.n	8004b24 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	2b09      	cmp	r3, #9
 8004b22:	d13a      	bne.n	8004b9a <HAL_ADC_Start_IT+0x1c6>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d02d      	beq.n	8004b8e <HAL_ADC_Start_IT+0x1ba>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b36:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004b3a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d110      	bne.n	8004b6c <HAL_ADC_Start_IT+0x198>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 0220 	bic.w	r2, r2, #32
 8004b58:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b68:	605a      	str	r2, [r3, #4]
              break;
 8004b6a:	e010      	b.n	8004b8e <HAL_ADC_Start_IT+0x1ba>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	685a      	ldr	r2, [r3, #4]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b7a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	685a      	ldr	r2, [r3, #4]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f042 0220 	orr.w	r2, r2, #32
 8004b8a:	605a      	str	r2, [r3, #4]
              break;
 8004b8c:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7ff fd42 	bl	800461c <LL_ADC_REG_StartConversion>
 8004b98:	e054      	b.n	8004c44 <HAL_ADC_Start_IT+0x270>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b9e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a21      	ldr	r2, [pc, #132]	; (8004c30 <HAL_ADC_Start_IT+0x25c>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d002      	beq.n	8004bb6 <HAL_ADC_Start_IT+0x1e2>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	e000      	b.n	8004bb8 <HAL_ADC_Start_IT+0x1e4>
 8004bb6:	4b1d      	ldr	r3, [pc, #116]	; (8004c2c <HAL_ADC_Start_IT+0x258>)
 8004bb8:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d03e      	beq.n	8004c44 <HAL_ADC_Start_IT+0x270>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004bce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	2b08      	cmp	r3, #8
 8004bdc:	d110      	bne.n	8004c00 <HAL_ADC_Start_IT+0x22c>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 0220 	bic.w	r2, r2, #32
 8004bec:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	685a      	ldr	r2, [r3, #4]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bfc:	605a      	str	r2, [r3, #4]
              break;
 8004bfe:	e021      	b.n	8004c44 <HAL_ADC_Start_IT+0x270>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685a      	ldr	r2, [r3, #4]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c0e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	685a      	ldr	r2, [r3, #4]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 0220 	orr.w	r2, r2, #32
 8004c1e:	605a      	str	r2, [r3, #4]
              break;
 8004c20:	e010      	b.n	8004c44 <HAL_ADC_Start_IT+0x270>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004c2a:	e00b      	b.n	8004c44 <HAL_ADC_Start_IT+0x270>
 8004c2c:	40022000 	.word	0x40022000
 8004c30:	40022100 	.word	0x40022100
 8004c34:	40022300 	.word	0x40022300
 8004c38:	58026300 	.word	0x58026300
 8004c3c:	fffff0fe 	.word	0xfffff0fe
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004c40:	2302      	movs	r3, #2
 8004c42:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004c44:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3718      	adds	r7, #24
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop

08004c50 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	370c      	adds	r7, #12
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
	...

08004c6c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b08a      	sub	sp, #40	; 0x28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004c74:	2300      	movs	r3, #0
 8004c76:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a87      	ldr	r2, [pc, #540]	; (8004eac <HAL_ADC_IRQHandler+0x240>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d004      	beq.n	8004c9c <HAL_ADC_IRQHandler+0x30>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a86      	ldr	r2, [pc, #536]	; (8004eb0 <HAL_ADC_IRQHandler+0x244>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d101      	bne.n	8004ca0 <HAL_ADC_IRQHandler+0x34>
 8004c9c:	4b85      	ldr	r3, [pc, #532]	; (8004eb4 <HAL_ADC_IRQHandler+0x248>)
 8004c9e:	e000      	b.n	8004ca2 <HAL_ADC_IRQHandler+0x36>
 8004ca0:	4b85      	ldr	r3, [pc, #532]	; (8004eb8 <HAL_ADC_IRQHandler+0x24c>)
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f7ff fc02 	bl	80044ac <LL_ADC_GetMultimode>
 8004ca8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d017      	beq.n	8004ce4 <HAL_ADC_IRQHandler+0x78>
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d012      	beq.n	8004ce4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cc2:	f003 0310 	and.w	r3, r3, #16
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d105      	bne.n	8004cd6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cce:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f001 f81a 	bl	8005d10 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2202      	movs	r2, #2
 8004ce2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	f003 0304 	and.w	r3, r3, #4
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d004      	beq.n	8004cf8 <HAL_ADC_IRQHandler+0x8c>
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	f003 0304 	and.w	r3, r3, #4
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10a      	bne.n	8004d0e <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f000 8083 	beq.w	8004e0a <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	f003 0308 	and.w	r3, r3, #8
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d07d      	beq.n	8004e0a <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d12:	f003 0310 	and.w	r3, r3, #16
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d105      	bne.n	8004d26 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d1e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff fb1c 	bl	8004368 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d062      	beq.n	8004dfc <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a5d      	ldr	r2, [pc, #372]	; (8004eb0 <HAL_ADC_IRQHandler+0x244>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d002      	beq.n	8004d46 <HAL_ADC_IRQHandler+0xda>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	e000      	b.n	8004d48 <HAL_ADC_IRQHandler+0xdc>
 8004d46:	4b59      	ldr	r3, [pc, #356]	; (8004eac <HAL_ADC_IRQHandler+0x240>)
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6812      	ldr	r2, [r2, #0]
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d008      	beq.n	8004d62 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d005      	beq.n	8004d62 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	2b05      	cmp	r3, #5
 8004d5a:	d002      	beq.n	8004d62 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	2b09      	cmp	r3, #9
 8004d60:	d104      	bne.n	8004d6c <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	623b      	str	r3, [r7, #32]
 8004d6a:	e00c      	b.n	8004d86 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a4f      	ldr	r2, [pc, #316]	; (8004eb0 <HAL_ADC_IRQHandler+0x244>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d002      	beq.n	8004d7c <HAL_ADC_IRQHandler+0x110>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	e000      	b.n	8004d7e <HAL_ADC_IRQHandler+0x112>
 8004d7c:	4b4b      	ldr	r3, [pc, #300]	; (8004eac <HAL_ADC_IRQHandler+0x240>)
 8004d7e:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004d86:	6a3b      	ldr	r3, [r7, #32]
 8004d88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d135      	bne.n	8004dfc <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0308 	and.w	r3, r3, #8
 8004d9a:	2b08      	cmp	r3, #8
 8004d9c:	d12e      	bne.n	8004dfc <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4618      	mov	r0, r3
 8004da4:	f7ff fc4e 	bl	8004644 <LL_ADC_REG_IsConversionOngoing>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d11a      	bne.n	8004de4 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	685a      	ldr	r2, [r3, #4]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f022 020c 	bic.w	r2, r2, #12
 8004dbc:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dc2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d112      	bne.n	8004dfc <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dda:	f043 0201 	orr.w	r2, r3, #1
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	655a      	str	r2, [r3, #84]	; 0x54
 8004de2:	e00b      	b.n	8004dfc <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de8:	f043 0210 	orr.w	r2, r3, #16
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004df4:	f043 0201 	orr.w	r2, r3, #1
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f7fe f9cd 	bl	800319c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	220c      	movs	r2, #12
 8004e08:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	f003 0320 	and.w	r3, r3, #32
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d004      	beq.n	8004e1e <HAL_ADC_IRQHandler+0x1b2>
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	f003 0320 	and.w	r3, r3, #32
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10b      	bne.n	8004e36 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	f000 80a0 	beq.w	8004f6a <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f000 809a 	beq.w	8004f6a <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e3a:	f003 0310 	and.w	r3, r3, #16
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d105      	bne.n	8004e4e <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e46:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7ff fac7 	bl	80043e6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004e58:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f7ff fa82 	bl	8004368 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004e64:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a11      	ldr	r2, [pc, #68]	; (8004eb0 <HAL_ADC_IRQHandler+0x244>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d002      	beq.n	8004e76 <HAL_ADC_IRQHandler+0x20a>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	e000      	b.n	8004e78 <HAL_ADC_IRQHandler+0x20c>
 8004e76:	4b0d      	ldr	r3, [pc, #52]	; (8004eac <HAL_ADC_IRQHandler+0x240>)
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	6812      	ldr	r2, [r2, #0]
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d008      	beq.n	8004e92 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d005      	beq.n	8004e92 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	2b06      	cmp	r3, #6
 8004e8a:	d002      	beq.n	8004e92 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	2b07      	cmp	r3, #7
 8004e90:	d104      	bne.n	8004e9c <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	623b      	str	r3, [r7, #32]
 8004e9a:	e014      	b.n	8004ec6 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a03      	ldr	r2, [pc, #12]	; (8004eb0 <HAL_ADC_IRQHandler+0x244>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d00a      	beq.n	8004ebc <HAL_ADC_IRQHandler+0x250>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	e008      	b.n	8004ebe <HAL_ADC_IRQHandler+0x252>
 8004eac:	40022000 	.word	0x40022000
 8004eb0:	40022100 	.word	0x40022100
 8004eb4:	40022300 	.word	0x40022300
 8004eb8:	58026300 	.word	0x58026300
 8004ebc:	4b84      	ldr	r3, [pc, #528]	; (80050d0 <HAL_ADC_IRQHandler+0x464>)
 8004ebe:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d047      	beq.n	8004f5c <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004ecc:	6a3b      	ldr	r3, [r7, #32]
 8004ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d007      	beq.n	8004ee6 <HAL_ADC_IRQHandler+0x27a>
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d03f      	beq.n	8004f5c <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004edc:	6a3b      	ldr	r3, [r7, #32]
 8004ede:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d13a      	bne.n	8004f5c <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef0:	2b40      	cmp	r3, #64	; 0x40
 8004ef2:	d133      	bne.n	8004f5c <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004ef4:	6a3b      	ldr	r3, [r7, #32]
 8004ef6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d12e      	bne.n	8004f5c <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7ff fbb1 	bl	800466a <LL_ADC_INJ_IsConversionOngoing>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d11a      	bne.n	8004f44 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	685a      	ldr	r2, [r3, #4]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f1c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d112      	bne.n	8004f5c <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f3a:	f043 0201 	orr.w	r2, r3, #1
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	655a      	str	r2, [r3, #84]	; 0x54
 8004f42:	e00b      	b.n	8004f5c <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f48:	f043 0210 	orr.w	r2, r3, #16
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f54:	f043 0201 	orr.w	r2, r3, #1
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f000 feaf 	bl	8005cc0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2260      	movs	r2, #96	; 0x60
 8004f68:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d011      	beq.n	8004f98 <HAL_ADC_IRQHandler+0x32c>
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00c      	beq.n	8004f98 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f82:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 f8a8 	bl	80050e0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2280      	movs	r2, #128	; 0x80
 8004f96:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d012      	beq.n	8004fc8 <HAL_ADC_IRQHandler+0x35c>
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00d      	beq.n	8004fc8 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fb0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f000 fe95 	bl	8005ce8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004fc6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d012      	beq.n	8004ff8 <HAL_ADC_IRQHandler+0x38c>
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00d      	beq.n	8004ff8 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 fe87 	bl	8005cfc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ff6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	f003 0310 	and.w	r3, r3, #16
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d043      	beq.n	800508a <HAL_ADC_IRQHandler+0x41e>
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	f003 0310 	and.w	r3, r3, #16
 8005008:	2b00      	cmp	r3, #0
 800500a:	d03e      	beq.n	800508a <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005010:	2b00      	cmp	r3, #0
 8005012:	d102      	bne.n	800501a <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8005014:	2301      	movs	r3, #1
 8005016:	627b      	str	r3, [r7, #36]	; 0x24
 8005018:	e021      	b.n	800505e <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d015      	beq.n	800504c <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a2a      	ldr	r2, [pc, #168]	; (80050d0 <HAL_ADC_IRQHandler+0x464>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d004      	beq.n	8005034 <HAL_ADC_IRQHandler+0x3c8>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a29      	ldr	r2, [pc, #164]	; (80050d4 <HAL_ADC_IRQHandler+0x468>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d101      	bne.n	8005038 <HAL_ADC_IRQHandler+0x3cc>
 8005034:	4b28      	ldr	r3, [pc, #160]	; (80050d8 <HAL_ADC_IRQHandler+0x46c>)
 8005036:	e000      	b.n	800503a <HAL_ADC_IRQHandler+0x3ce>
 8005038:	4b28      	ldr	r3, [pc, #160]	; (80050dc <HAL_ADC_IRQHandler+0x470>)
 800503a:	4618      	mov	r0, r3
 800503c:	f7ff fa44 	bl	80044c8 <LL_ADC_GetMultiDMATransfer>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00b      	beq.n	800505e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8005046:	2301      	movs	r3, #1
 8005048:	627b      	str	r3, [r7, #36]	; 0x24
 800504a:	e008      	b.n	800505e <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d001      	beq.n	800505e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800505a:	2301      	movs	r3, #1
 800505c:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800505e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005060:	2b01      	cmp	r3, #1
 8005062:	d10e      	bne.n	8005082 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005068:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005074:	f043 0202 	orr.w	r2, r3, #2
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f000 f839 	bl	80050f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2210      	movs	r2, #16
 8005088:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005090:	2b00      	cmp	r3, #0
 8005092:	d018      	beq.n	80050c6 <HAL_ADC_IRQHandler+0x45a>
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800509a:	2b00      	cmp	r3, #0
 800509c:	d013      	beq.n	80050c6 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050a2:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ae:	f043 0208 	orr.w	r2, r3, #8
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050be:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f000 fe07 	bl	8005cd4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80050c6:	bf00      	nop
 80050c8:	3728      	adds	r7, #40	; 0x28
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	40022000 	.word	0x40022000
 80050d4:	40022100 	.word	0x40022100
 80050d8:	40022300 	.word	0x40022300
 80050dc:	58026300 	.word	0x58026300

080050e0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80050e8:	bf00      	nop
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80050fc:	bf00      	nop
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005108:	b590      	push	{r4, r7, lr}
 800510a:	b0a1      	sub	sp, #132	; 0x84
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005112:	2300      	movs	r3, #0
 8005114:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005118:	2300      	movs	r3, #0
 800511a:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	4a9d      	ldr	r2, [pc, #628]	; (8005398 <HAL_ADC_ConfigChannel+0x290>)
 8005122:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800512a:	2b01      	cmp	r3, #1
 800512c:	d101      	bne.n	8005132 <HAL_ADC_ConfigChannel+0x2a>
 800512e:	2302      	movs	r3, #2
 8005130:	e321      	b.n	8005776 <HAL_ADC_ConfigChannel+0x66e>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4618      	mov	r0, r3
 8005140:	f7ff fa80 	bl	8004644 <LL_ADC_REG_IsConversionOngoing>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	f040 8306 	bne.w	8005758 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005154:	2b00      	cmp	r3, #0
 8005156:	d108      	bne.n	800516a <HAL_ADC_ConfigChannel+0x62>
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	0e9b      	lsrs	r3, r3, #26
 800515e:	f003 031f 	and.w	r3, r3, #31
 8005162:	2201      	movs	r2, #1
 8005164:	fa02 f303 	lsl.w	r3, r2, r3
 8005168:	e016      	b.n	8005198 <HAL_ADC_ConfigChannel+0x90>
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005170:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005172:	fa93 f3a3 	rbit	r3, r3
 8005176:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005178:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800517a:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800517c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800517e:	2b00      	cmp	r3, #0
 8005180:	d101      	bne.n	8005186 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8005182:	2320      	movs	r3, #32
 8005184:	e003      	b.n	800518e <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8005186:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005188:	fab3 f383 	clz	r3, r3
 800518c:	b2db      	uxtb	r3, r3
 800518e:	f003 031f 	and.w	r3, r3, #31
 8005192:	2201      	movs	r2, #1
 8005194:	fa02 f303 	lsl.w	r3, r2, r3
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	6812      	ldr	r2, [r2, #0]
 800519c:	69d1      	ldr	r1, [r2, #28]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	6812      	ldr	r2, [r2, #0]
 80051a2:	430b      	orrs	r3, r1
 80051a4:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6818      	ldr	r0, [r3, #0]
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	6859      	ldr	r1, [r3, #4]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	461a      	mov	r2, r3
 80051b4:	f7ff f8eb 	bl	800438e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4618      	mov	r0, r3
 80051be:	f7ff fa41 	bl	8004644 <LL_ADC_REG_IsConversionOngoing>
 80051c2:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7ff fa4e 	bl	800466a <LL_ADC_INJ_IsConversionOngoing>
 80051ce:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80051d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f040 80b3 	bne.w	800533e <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80051d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f040 80af 	bne.w	800533e <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6818      	ldr	r0, [r3, #0]
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	6819      	ldr	r1, [r3, #0]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	461a      	mov	r2, r3
 80051ee:	f7ff f90d 	bl	800440c <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80051f2:	4b6a      	ldr	r3, [pc, #424]	; (800539c <HAL_ADC_ConfigChannel+0x294>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80051fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80051fe:	d10b      	bne.n	8005218 <HAL_ADC_ConfigChannel+0x110>
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	695a      	ldr	r2, [r3, #20]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	089b      	lsrs	r3, r3, #2
 800520c:	f003 0307 	and.w	r3, r3, #7
 8005210:	005b      	lsls	r3, r3, #1
 8005212:	fa02 f303 	lsl.w	r3, r2, r3
 8005216:	e01d      	b.n	8005254 <HAL_ADC_ConfigChannel+0x14c>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	f003 0310 	and.w	r3, r3, #16
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10b      	bne.n	800523e <HAL_ADC_ConfigChannel+0x136>
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	695a      	ldr	r2, [r3, #20]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	089b      	lsrs	r3, r3, #2
 8005232:	f003 0307 	and.w	r3, r3, #7
 8005236:	005b      	lsls	r3, r3, #1
 8005238:	fa02 f303 	lsl.w	r3, r2, r3
 800523c:	e00a      	b.n	8005254 <HAL_ADC_ConfigChannel+0x14c>
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	695a      	ldr	r2, [r3, #20]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	089b      	lsrs	r3, r3, #2
 800524a:	f003 0304 	and.w	r3, r3, #4
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	fa02 f303 	lsl.w	r3, r2, r3
 8005254:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	2b04      	cmp	r3, #4
 800525c:	d027      	beq.n	80052ae <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6818      	ldr	r0, [r3, #0]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	6919      	ldr	r1, [r3, #16]
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800526c:	f7ff f828 	bl	80042c0 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6818      	ldr	r0, [r3, #0]
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	6919      	ldr	r1, [r3, #16]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	7e5b      	ldrb	r3, [r3, #25]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d102      	bne.n	8005286 <HAL_ADC_ConfigChannel+0x17e>
 8005280:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005284:	e000      	b.n	8005288 <HAL_ADC_ConfigChannel+0x180>
 8005286:	2300      	movs	r3, #0
 8005288:	461a      	mov	r2, r3
 800528a:	f7ff f852 	bl	8004332 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6818      	ldr	r0, [r3, #0]
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	6919      	ldr	r1, [r3, #16]
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	7e1b      	ldrb	r3, [r3, #24]
 800529a:	2b01      	cmp	r3, #1
 800529c:	d102      	bne.n	80052a4 <HAL_ADC_ConfigChannel+0x19c>
 800529e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052a2:	e000      	b.n	80052a6 <HAL_ADC_ConfigChannel+0x19e>
 80052a4:	2300      	movs	r3, #0
 80052a6:	461a      	mov	r2, r3
 80052a8:	f7ff f82a 	bl	8004300 <LL_ADC_SetDataRightShift>
 80052ac:	e047      	b.n	800533e <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052b4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	069b      	lsls	r3, r3, #26
 80052be:	429a      	cmp	r2, r3
 80052c0:	d107      	bne.n	80052d2 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80052d0:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80052d8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	069b      	lsls	r3, r3, #26
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d107      	bne.n	80052f6 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80052f4:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052fc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	069b      	lsls	r3, r3, #26
 8005306:	429a      	cmp	r2, r3
 8005308:	d107      	bne.n	800531a <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005318:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005320:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	069b      	lsls	r3, r3, #26
 800532a:	429a      	cmp	r2, r3
 800532c:	d107      	bne.n	800533e <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800533c:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4618      	mov	r0, r3
 8005344:	f7ff f944 	bl	80045d0 <LL_ADC_IsEnabled>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	f040 820d 	bne.w	800576a <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6818      	ldr	r0, [r3, #0]
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	6819      	ldr	r1, [r3, #0]
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	461a      	mov	r2, r3
 800535e:	f7ff f881 	bl	8004464 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	4a0c      	ldr	r2, [pc, #48]	; (8005398 <HAL_ADC_ConfigChannel+0x290>)
 8005368:	4293      	cmp	r3, r2
 800536a:	f040 8133 	bne.w	80055d4 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800537a:	2b00      	cmp	r3, #0
 800537c:	d110      	bne.n	80053a0 <HAL_ADC_ConfigChannel+0x298>
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	0e9b      	lsrs	r3, r3, #26
 8005384:	3301      	adds	r3, #1
 8005386:	f003 031f 	and.w	r3, r3, #31
 800538a:	2b09      	cmp	r3, #9
 800538c:	bf94      	ite	ls
 800538e:	2301      	movls	r3, #1
 8005390:	2300      	movhi	r3, #0
 8005392:	b2db      	uxtb	r3, r3
 8005394:	e01e      	b.n	80053d4 <HAL_ADC_ConfigChannel+0x2cc>
 8005396:	bf00      	nop
 8005398:	47ff0000 	.word	0x47ff0000
 800539c:	5c001000 	.word	0x5c001000
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053a8:	fa93 f3a3 	rbit	r3, r3
 80053ac:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80053ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053b0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80053b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d101      	bne.n	80053bc <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 80053b8:	2320      	movs	r3, #32
 80053ba:	e003      	b.n	80053c4 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 80053bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053be:	fab3 f383 	clz	r3, r3
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	3301      	adds	r3, #1
 80053c6:	f003 031f 	and.w	r3, r3, #31
 80053ca:	2b09      	cmp	r3, #9
 80053cc:	bf94      	ite	ls
 80053ce:	2301      	movls	r3, #1
 80053d0:	2300      	movhi	r3, #0
 80053d2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d079      	beq.n	80054cc <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d107      	bne.n	80053f4 <HAL_ADC_ConfigChannel+0x2ec>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	0e9b      	lsrs	r3, r3, #26
 80053ea:	3301      	adds	r3, #1
 80053ec:	069b      	lsls	r3, r3, #26
 80053ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80053f2:	e015      	b.n	8005420 <HAL_ADC_ConfigChannel+0x318>
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053fc:	fa93 f3a3 	rbit	r3, r3
 8005400:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8005402:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005404:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8005406:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005408:	2b00      	cmp	r3, #0
 800540a:	d101      	bne.n	8005410 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 800540c:	2320      	movs	r3, #32
 800540e:	e003      	b.n	8005418 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8005410:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005412:	fab3 f383 	clz	r3, r3
 8005416:	b2db      	uxtb	r3, r3
 8005418:	3301      	adds	r3, #1
 800541a:	069b      	lsls	r3, r3, #26
 800541c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005428:	2b00      	cmp	r3, #0
 800542a:	d109      	bne.n	8005440 <HAL_ADC_ConfigChannel+0x338>
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	0e9b      	lsrs	r3, r3, #26
 8005432:	3301      	adds	r3, #1
 8005434:	f003 031f 	and.w	r3, r3, #31
 8005438:	2101      	movs	r1, #1
 800543a:	fa01 f303 	lsl.w	r3, r1, r3
 800543e:	e017      	b.n	8005470 <HAL_ADC_ConfigChannel+0x368>
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005446:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005448:	fa93 f3a3 	rbit	r3, r3
 800544c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800544e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005450:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8005452:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005454:	2b00      	cmp	r3, #0
 8005456:	d101      	bne.n	800545c <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8005458:	2320      	movs	r3, #32
 800545a:	e003      	b.n	8005464 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 800545c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800545e:	fab3 f383 	clz	r3, r3
 8005462:	b2db      	uxtb	r3, r3
 8005464:	3301      	adds	r3, #1
 8005466:	f003 031f 	and.w	r3, r3, #31
 800546a:	2101      	movs	r1, #1
 800546c:	fa01 f303 	lsl.w	r3, r1, r3
 8005470:	ea42 0103 	orr.w	r1, r2, r3
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10a      	bne.n	8005496 <HAL_ADC_ConfigChannel+0x38e>
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	0e9b      	lsrs	r3, r3, #26
 8005486:	3301      	adds	r3, #1
 8005488:	f003 021f 	and.w	r2, r3, #31
 800548c:	4613      	mov	r3, r2
 800548e:	005b      	lsls	r3, r3, #1
 8005490:	4413      	add	r3, r2
 8005492:	051b      	lsls	r3, r3, #20
 8005494:	e018      	b.n	80054c8 <HAL_ADC_ConfigChannel+0x3c0>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800549c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800549e:	fa93 f3a3 	rbit	r3, r3
 80054a2:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80054a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054a6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80054a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d101      	bne.n	80054b2 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 80054ae:	2320      	movs	r3, #32
 80054b0:	e003      	b.n	80054ba <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 80054b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b4:	fab3 f383 	clz	r3, r3
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	3301      	adds	r3, #1
 80054bc:	f003 021f 	and.w	r2, r3, #31
 80054c0:	4613      	mov	r3, r2
 80054c2:	005b      	lsls	r3, r3, #1
 80054c4:	4413      	add	r3, r2
 80054c6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80054c8:	430b      	orrs	r3, r1
 80054ca:	e07e      	b.n	80055ca <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d107      	bne.n	80054e8 <HAL_ADC_ConfigChannel+0x3e0>
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	0e9b      	lsrs	r3, r3, #26
 80054de:	3301      	adds	r3, #1
 80054e0:	069b      	lsls	r3, r3, #26
 80054e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80054e6:	e015      	b.n	8005514 <HAL_ADC_ConfigChannel+0x40c>
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f0:	fa93 f3a3 	rbit	r3, r3
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80054fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d101      	bne.n	8005504 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8005500:	2320      	movs	r3, #32
 8005502:	e003      	b.n	800550c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8005504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005506:	fab3 f383 	clz	r3, r3
 800550a:	b2db      	uxtb	r3, r3
 800550c:	3301      	adds	r3, #1
 800550e:	069b      	lsls	r3, r3, #26
 8005510:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800551c:	2b00      	cmp	r3, #0
 800551e:	d109      	bne.n	8005534 <HAL_ADC_ConfigChannel+0x42c>
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	0e9b      	lsrs	r3, r3, #26
 8005526:	3301      	adds	r3, #1
 8005528:	f003 031f 	and.w	r3, r3, #31
 800552c:	2101      	movs	r1, #1
 800552e:	fa01 f303 	lsl.w	r3, r1, r3
 8005532:	e017      	b.n	8005564 <HAL_ADC_ConfigChannel+0x45c>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	fa93 f3a3 	rbit	r3, r3
 8005540:	61bb      	str	r3, [r7, #24]
  return result;
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005546:	6a3b      	ldr	r3, [r7, #32]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d101      	bne.n	8005550 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 800554c:	2320      	movs	r3, #32
 800554e:	e003      	b.n	8005558 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8005550:	6a3b      	ldr	r3, [r7, #32]
 8005552:	fab3 f383 	clz	r3, r3
 8005556:	b2db      	uxtb	r3, r3
 8005558:	3301      	adds	r3, #1
 800555a:	f003 031f 	and.w	r3, r3, #31
 800555e:	2101      	movs	r1, #1
 8005560:	fa01 f303 	lsl.w	r3, r1, r3
 8005564:	ea42 0103 	orr.w	r1, r2, r3
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005570:	2b00      	cmp	r3, #0
 8005572:	d10d      	bne.n	8005590 <HAL_ADC_ConfigChannel+0x488>
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	0e9b      	lsrs	r3, r3, #26
 800557a:	3301      	adds	r3, #1
 800557c:	f003 021f 	and.w	r2, r3, #31
 8005580:	4613      	mov	r3, r2
 8005582:	005b      	lsls	r3, r3, #1
 8005584:	4413      	add	r3, r2
 8005586:	3b1e      	subs	r3, #30
 8005588:	051b      	lsls	r3, r3, #20
 800558a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800558e:	e01b      	b.n	80055c8 <HAL_ADC_ConfigChannel+0x4c0>
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	fa93 f3a3 	rbit	r3, r3
 800559c:	60fb      	str	r3, [r7, #12]
  return result;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d101      	bne.n	80055ac <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 80055a8:	2320      	movs	r3, #32
 80055aa:	e003      	b.n	80055b4 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	fab3 f383 	clz	r3, r3
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	3301      	adds	r3, #1
 80055b6:	f003 021f 	and.w	r2, r3, #31
 80055ba:	4613      	mov	r3, r2
 80055bc:	005b      	lsls	r3, r3, #1
 80055be:	4413      	add	r3, r2
 80055c0:	3b1e      	subs	r3, #30
 80055c2:	051b      	lsls	r3, r3, #20
 80055c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80055c8:	430b      	orrs	r3, r1
 80055ca:	683a      	ldr	r2, [r7, #0]
 80055cc:	6892      	ldr	r2, [r2, #8]
 80055ce:	4619      	mov	r1, r3
 80055d0:	f7fe ff1c 	bl	800440c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f280 80c6 	bge.w	800576a <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a67      	ldr	r2, [pc, #412]	; (8005780 <HAL_ADC_ConfigChannel+0x678>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d004      	beq.n	80055f2 <HAL_ADC_ConfigChannel+0x4ea>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a65      	ldr	r2, [pc, #404]	; (8005784 <HAL_ADC_ConfigChannel+0x67c>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d101      	bne.n	80055f6 <HAL_ADC_ConfigChannel+0x4ee>
 80055f2:	4b65      	ldr	r3, [pc, #404]	; (8005788 <HAL_ADC_ConfigChannel+0x680>)
 80055f4:	e000      	b.n	80055f8 <HAL_ADC_ConfigChannel+0x4f0>
 80055f6:	4b65      	ldr	r3, [pc, #404]	; (800578c <HAL_ADC_ConfigChannel+0x684>)
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7fe fe53 	bl	80042a4 <LL_ADC_GetCommonPathInternalCh>
 80055fe:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a5e      	ldr	r2, [pc, #376]	; (8005780 <HAL_ADC_ConfigChannel+0x678>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d004      	beq.n	8005614 <HAL_ADC_ConfigChannel+0x50c>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a5d      	ldr	r2, [pc, #372]	; (8005784 <HAL_ADC_ConfigChannel+0x67c>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d10e      	bne.n	8005632 <HAL_ADC_ConfigChannel+0x52a>
 8005614:	485a      	ldr	r0, [pc, #360]	; (8005780 <HAL_ADC_ConfigChannel+0x678>)
 8005616:	f7fe ffdb 	bl	80045d0 <LL_ADC_IsEnabled>
 800561a:	4604      	mov	r4, r0
 800561c:	4859      	ldr	r0, [pc, #356]	; (8005784 <HAL_ADC_ConfigChannel+0x67c>)
 800561e:	f7fe ffd7 	bl	80045d0 <LL_ADC_IsEnabled>
 8005622:	4603      	mov	r3, r0
 8005624:	4323      	orrs	r3, r4
 8005626:	2b00      	cmp	r3, #0
 8005628:	bf0c      	ite	eq
 800562a:	2301      	moveq	r3, #1
 800562c:	2300      	movne	r3, #0
 800562e:	b2db      	uxtb	r3, r3
 8005630:	e008      	b.n	8005644 <HAL_ADC_ConfigChannel+0x53c>
 8005632:	4857      	ldr	r0, [pc, #348]	; (8005790 <HAL_ADC_ConfigChannel+0x688>)
 8005634:	f7fe ffcc 	bl	80045d0 <LL_ADC_IsEnabled>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	bf0c      	ite	eq
 800563e:	2301      	moveq	r3, #1
 8005640:	2300      	movne	r3, #0
 8005642:	b2db      	uxtb	r3, r3
 8005644:	2b00      	cmp	r3, #0
 8005646:	d07d      	beq.n	8005744 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a51      	ldr	r2, [pc, #324]	; (8005794 <HAL_ADC_ConfigChannel+0x68c>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d130      	bne.n	80056b4 <HAL_ADC_ConfigChannel+0x5ac>
 8005652:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005654:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d12b      	bne.n	80056b4 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a4b      	ldr	r2, [pc, #300]	; (8005790 <HAL_ADC_ConfigChannel+0x688>)
 8005662:	4293      	cmp	r3, r2
 8005664:	f040 8081 	bne.w	800576a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a44      	ldr	r2, [pc, #272]	; (8005780 <HAL_ADC_ConfigChannel+0x678>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d004      	beq.n	800567c <HAL_ADC_ConfigChannel+0x574>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a43      	ldr	r2, [pc, #268]	; (8005784 <HAL_ADC_ConfigChannel+0x67c>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d101      	bne.n	8005680 <HAL_ADC_ConfigChannel+0x578>
 800567c:	4a42      	ldr	r2, [pc, #264]	; (8005788 <HAL_ADC_ConfigChannel+0x680>)
 800567e:	e000      	b.n	8005682 <HAL_ADC_ConfigChannel+0x57a>
 8005680:	4a42      	ldr	r2, [pc, #264]	; (800578c <HAL_ADC_ConfigChannel+0x684>)
 8005682:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005684:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005688:	4619      	mov	r1, r3
 800568a:	4610      	mov	r0, r2
 800568c:	f7fe fdf7 	bl	800427e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005690:	4b41      	ldr	r3, [pc, #260]	; (8005798 <HAL_ADC_ConfigChannel+0x690>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	099b      	lsrs	r3, r3, #6
 8005696:	4a41      	ldr	r2, [pc, #260]	; (800579c <HAL_ADC_ConfigChannel+0x694>)
 8005698:	fba2 2303 	umull	r2, r3, r2, r3
 800569c:	099b      	lsrs	r3, r3, #6
 800569e:	3301      	adds	r3, #1
 80056a0:	005b      	lsls	r3, r3, #1
 80056a2:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80056a4:	e002      	b.n	80056ac <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	3b01      	subs	r3, #1
 80056aa:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1f9      	bne.n	80056a6 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80056b2:	e05a      	b.n	800576a <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a39      	ldr	r2, [pc, #228]	; (80057a0 <HAL_ADC_ConfigChannel+0x698>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d11e      	bne.n	80056fc <HAL_ADC_ConfigChannel+0x5f4>
 80056be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d119      	bne.n	80056fc <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a30      	ldr	r2, [pc, #192]	; (8005790 <HAL_ADC_ConfigChannel+0x688>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d14b      	bne.n	800576a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a2a      	ldr	r2, [pc, #168]	; (8005780 <HAL_ADC_ConfigChannel+0x678>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d004      	beq.n	80056e6 <HAL_ADC_ConfigChannel+0x5de>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a28      	ldr	r2, [pc, #160]	; (8005784 <HAL_ADC_ConfigChannel+0x67c>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d101      	bne.n	80056ea <HAL_ADC_ConfigChannel+0x5e2>
 80056e6:	4a28      	ldr	r2, [pc, #160]	; (8005788 <HAL_ADC_ConfigChannel+0x680>)
 80056e8:	e000      	b.n	80056ec <HAL_ADC_ConfigChannel+0x5e4>
 80056ea:	4a28      	ldr	r2, [pc, #160]	; (800578c <HAL_ADC_ConfigChannel+0x684>)
 80056ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80056f2:	4619      	mov	r1, r3
 80056f4:	4610      	mov	r0, r2
 80056f6:	f7fe fdc2 	bl	800427e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80056fa:	e036      	b.n	800576a <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a28      	ldr	r2, [pc, #160]	; (80057a4 <HAL_ADC_ConfigChannel+0x69c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d131      	bne.n	800576a <HAL_ADC_ConfigChannel+0x662>
 8005706:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005708:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d12c      	bne.n	800576a <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a1e      	ldr	r2, [pc, #120]	; (8005790 <HAL_ADC_ConfigChannel+0x688>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d127      	bne.n	800576a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a18      	ldr	r2, [pc, #96]	; (8005780 <HAL_ADC_ConfigChannel+0x678>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d004      	beq.n	800572e <HAL_ADC_ConfigChannel+0x626>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a16      	ldr	r2, [pc, #88]	; (8005784 <HAL_ADC_ConfigChannel+0x67c>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d101      	bne.n	8005732 <HAL_ADC_ConfigChannel+0x62a>
 800572e:	4a16      	ldr	r2, [pc, #88]	; (8005788 <HAL_ADC_ConfigChannel+0x680>)
 8005730:	e000      	b.n	8005734 <HAL_ADC_ConfigChannel+0x62c>
 8005732:	4a16      	ldr	r2, [pc, #88]	; (800578c <HAL_ADC_ConfigChannel+0x684>)
 8005734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005736:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800573a:	4619      	mov	r1, r3
 800573c:	4610      	mov	r0, r2
 800573e:	f7fe fd9e 	bl	800427e <LL_ADC_SetCommonPathInternalCh>
 8005742:	e012      	b.n	800576a <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005748:	f043 0220 	orr.w	r2, r3, #32
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8005756:	e008      	b.n	800576a <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800575c:	f043 0220 	orr.w	r2, r3, #32
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005772:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8005776:	4618      	mov	r0, r3
 8005778:	3784      	adds	r7, #132	; 0x84
 800577a:	46bd      	mov	sp, r7
 800577c:	bd90      	pop	{r4, r7, pc}
 800577e:	bf00      	nop
 8005780:	40022000 	.word	0x40022000
 8005784:	40022100 	.word	0x40022100
 8005788:	40022300 	.word	0x40022300
 800578c:	58026300 	.word	0x58026300
 8005790:	58026000 	.word	0x58026000
 8005794:	cb840000 	.word	0xcb840000
 8005798:	20000010 	.word	0x20000010
 800579c:	053e2d63 	.word	0x053e2d63
 80057a0:	c7520000 	.word	0xc7520000
 80057a4:	cfb80000 	.word	0xcfb80000

080057a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7fe ff0b 	bl	80045d0 <LL_ADC_IsEnabled>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d16e      	bne.n	800589e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	689a      	ldr	r2, [r3, #8]
 80057c6:	4b38      	ldr	r3, [pc, #224]	; (80058a8 <ADC_Enable+0x100>)
 80057c8:	4013      	ands	r3, r2
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00d      	beq.n	80057ea <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057d2:	f043 0210 	orr.w	r2, r3, #16
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057de:	f043 0201 	orr.w	r2, r3, #1
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e05a      	b.n	80058a0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f7fe fec6 	bl	8004580 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80057f4:	f7fe fcca 	bl	800418c <HAL_GetTick>
 80057f8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a2b      	ldr	r2, [pc, #172]	; (80058ac <ADC_Enable+0x104>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d004      	beq.n	800580e <ADC_Enable+0x66>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a29      	ldr	r2, [pc, #164]	; (80058b0 <ADC_Enable+0x108>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d101      	bne.n	8005812 <ADC_Enable+0x6a>
 800580e:	4b29      	ldr	r3, [pc, #164]	; (80058b4 <ADC_Enable+0x10c>)
 8005810:	e000      	b.n	8005814 <ADC_Enable+0x6c>
 8005812:	4b29      	ldr	r3, [pc, #164]	; (80058b8 <ADC_Enable+0x110>)
 8005814:	4618      	mov	r0, r3
 8005816:	f7fe fe49 	bl	80044ac <LL_ADC_GetMultimode>
 800581a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a23      	ldr	r2, [pc, #140]	; (80058b0 <ADC_Enable+0x108>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d002      	beq.n	800582c <ADC_Enable+0x84>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	e000      	b.n	800582e <ADC_Enable+0x86>
 800582c:	4b1f      	ldr	r3, [pc, #124]	; (80058ac <ADC_Enable+0x104>)
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	6812      	ldr	r2, [r2, #0]
 8005832:	4293      	cmp	r3, r2
 8005834:	d02c      	beq.n	8005890 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d130      	bne.n	800589e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800583c:	e028      	b.n	8005890 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4618      	mov	r0, r3
 8005844:	f7fe fec4 	bl	80045d0 <LL_ADC_IsEnabled>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d104      	bne.n	8005858 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4618      	mov	r0, r3
 8005854:	f7fe fe94 	bl	8004580 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005858:	f7fe fc98 	bl	800418c <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b02      	cmp	r3, #2
 8005864:	d914      	bls.n	8005890 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	2b01      	cmp	r3, #1
 8005872:	d00d      	beq.n	8005890 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005878:	f043 0210 	orr.w	r2, r3, #16
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005884:	f043 0201 	orr.w	r2, r3, #1
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e007      	b.n	80058a0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	2b01      	cmp	r3, #1
 800589c:	d1cf      	bne.n	800583e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3710      	adds	r7, #16
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	8000003f 	.word	0x8000003f
 80058ac:	40022000 	.word	0x40022000
 80058b0:	40022100 	.word	0x40022100
 80058b4:	40022300 	.word	0x40022300
 80058b8:	58026300 	.word	0x58026300

080058bc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7fe fe94 	bl	80045f6 <LL_ADC_IsDisableOngoing>
 80058ce:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f7fe fe7b 	bl	80045d0 <LL_ADC_IsEnabled>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d047      	beq.n	8005970 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d144      	bne.n	8005970 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f003 030d 	and.w	r3, r3, #13
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d10c      	bne.n	800590e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7fe fe55 	bl	80045a8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	2203      	movs	r2, #3
 8005904:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005906:	f7fe fc41 	bl	800418c <HAL_GetTick>
 800590a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800590c:	e029      	b.n	8005962 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005912:	f043 0210 	orr.w	r2, r3, #16
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800591e:	f043 0201 	orr.w	r2, r3, #1
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e023      	b.n	8005972 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800592a:	f7fe fc2f 	bl	800418c <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	2b02      	cmp	r3, #2
 8005936:	d914      	bls.n	8005962 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d00d      	beq.n	8005962 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800594a:	f043 0210 	orr.w	r2, r3, #16
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005956:	f043 0201 	orr.w	r2, r3, #1
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e007      	b.n	8005972 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 0301 	and.w	r3, r3, #1
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1dc      	bne.n	800592a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
	...

0800597c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a7a      	ldr	r2, [pc, #488]	; (8005b74 <ADC_ConfigureBoostMode+0x1f8>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d004      	beq.n	8005998 <ADC_ConfigureBoostMode+0x1c>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a79      	ldr	r2, [pc, #484]	; (8005b78 <ADC_ConfigureBoostMode+0x1fc>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d109      	bne.n	80059ac <ADC_ConfigureBoostMode+0x30>
 8005998:	4b78      	ldr	r3, [pc, #480]	; (8005b7c <ADC_ConfigureBoostMode+0x200>)
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	bf14      	ite	ne
 80059a4:	2301      	movne	r3, #1
 80059a6:	2300      	moveq	r3, #0
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	e008      	b.n	80059be <ADC_ConfigureBoostMode+0x42>
 80059ac:	4b74      	ldr	r3, [pc, #464]	; (8005b80 <ADC_ConfigureBoostMode+0x204>)
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	bf14      	ite	ne
 80059b8:	2301      	movne	r3, #1
 80059ba:	2300      	moveq	r3, #0
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d01c      	beq.n	80059fc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80059c2:	f005 f919 	bl	800abf8 <HAL_RCC_GetHCLKFreq>
 80059c6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80059d0:	d010      	beq.n	80059f4 <ADC_ConfigureBoostMode+0x78>
 80059d2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80059d6:	d873      	bhi.n	8005ac0 <ADC_ConfigureBoostMode+0x144>
 80059d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059dc:	d002      	beq.n	80059e4 <ADC_ConfigureBoostMode+0x68>
 80059de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80059e2:	d16d      	bne.n	8005ac0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	0c1b      	lsrs	r3, r3, #16
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80059f0:	60fb      	str	r3, [r7, #12]
        break;
 80059f2:	e068      	b.n	8005ac6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	089b      	lsrs	r3, r3, #2
 80059f8:	60fb      	str	r3, [r7, #12]
        break;
 80059fa:	e064      	b.n	8005ac6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80059fc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005a00:	f04f 0100 	mov.w	r1, #0
 8005a04:	f006 fb7a 	bl	800c0fc <HAL_RCCEx_GetPeriphCLKFreq>
 8005a08:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005a12:	d051      	beq.n	8005ab8 <ADC_ConfigureBoostMode+0x13c>
 8005a14:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005a18:	d854      	bhi.n	8005ac4 <ADC_ConfigureBoostMode+0x148>
 8005a1a:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005a1e:	d047      	beq.n	8005ab0 <ADC_ConfigureBoostMode+0x134>
 8005a20:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005a24:	d84e      	bhi.n	8005ac4 <ADC_ConfigureBoostMode+0x148>
 8005a26:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005a2a:	d03d      	beq.n	8005aa8 <ADC_ConfigureBoostMode+0x12c>
 8005a2c:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005a30:	d848      	bhi.n	8005ac4 <ADC_ConfigureBoostMode+0x148>
 8005a32:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005a36:	d033      	beq.n	8005aa0 <ADC_ConfigureBoostMode+0x124>
 8005a38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005a3c:	d842      	bhi.n	8005ac4 <ADC_ConfigureBoostMode+0x148>
 8005a3e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005a42:	d029      	beq.n	8005a98 <ADC_ConfigureBoostMode+0x11c>
 8005a44:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005a48:	d83c      	bhi.n	8005ac4 <ADC_ConfigureBoostMode+0x148>
 8005a4a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005a4e:	d01a      	beq.n	8005a86 <ADC_ConfigureBoostMode+0x10a>
 8005a50:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005a54:	d836      	bhi.n	8005ac4 <ADC_ConfigureBoostMode+0x148>
 8005a56:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005a5a:	d014      	beq.n	8005a86 <ADC_ConfigureBoostMode+0x10a>
 8005a5c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005a60:	d830      	bhi.n	8005ac4 <ADC_ConfigureBoostMode+0x148>
 8005a62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a66:	d00e      	beq.n	8005a86 <ADC_ConfigureBoostMode+0x10a>
 8005a68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a6c:	d82a      	bhi.n	8005ac4 <ADC_ConfigureBoostMode+0x148>
 8005a6e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005a72:	d008      	beq.n	8005a86 <ADC_ConfigureBoostMode+0x10a>
 8005a74:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005a78:	d824      	bhi.n	8005ac4 <ADC_ConfigureBoostMode+0x148>
 8005a7a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005a7e:	d002      	beq.n	8005a86 <ADC_ConfigureBoostMode+0x10a>
 8005a80:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005a84:	d11e      	bne.n	8005ac4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	0c9b      	lsrs	r3, r3, #18
 8005a8c:	005b      	lsls	r3, r3, #1
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a94:	60fb      	str	r3, [r7, #12]
        break;
 8005a96:	e016      	b.n	8005ac6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	091b      	lsrs	r3, r3, #4
 8005a9c:	60fb      	str	r3, [r7, #12]
        break;
 8005a9e:	e012      	b.n	8005ac6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	095b      	lsrs	r3, r3, #5
 8005aa4:	60fb      	str	r3, [r7, #12]
        break;
 8005aa6:	e00e      	b.n	8005ac6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	099b      	lsrs	r3, r3, #6
 8005aac:	60fb      	str	r3, [r7, #12]
        break;
 8005aae:	e00a      	b.n	8005ac6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	09db      	lsrs	r3, r3, #7
 8005ab4:	60fb      	str	r3, [r7, #12]
        break;
 8005ab6:	e006      	b.n	8005ac6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	0a1b      	lsrs	r3, r3, #8
 8005abc:	60fb      	str	r3, [r7, #12]
        break;
 8005abe:	e002      	b.n	8005ac6 <ADC_ConfigureBoostMode+0x14a>
        break;
 8005ac0:	bf00      	nop
 8005ac2:	e000      	b.n	8005ac6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005ac4:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8005ac6:	f7fe fb91 	bl	80041ec <HAL_GetREVID>
 8005aca:	4603      	mov	r3, r0
 8005acc:	f241 0203 	movw	r2, #4099	; 0x1003
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d815      	bhi.n	8005b00 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	4a2b      	ldr	r2, [pc, #172]	; (8005b84 <ADC_ConfigureBoostMode+0x208>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d908      	bls.n	8005aee <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	689a      	ldr	r2, [r3, #8]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005aea:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005aec:	e03e      	b.n	8005b6c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	689a      	ldr	r2, [r3, #8]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005afc:	609a      	str	r2, [r3, #8]
}
 8005afe:	e035      	b.n	8005b6c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	085b      	lsrs	r3, r3, #1
 8005b04:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	4a1f      	ldr	r2, [pc, #124]	; (8005b88 <ADC_ConfigureBoostMode+0x20c>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d808      	bhi.n	8005b20 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	689a      	ldr	r2, [r3, #8]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005b1c:	609a      	str	r2, [r3, #8]
}
 8005b1e:	e025      	b.n	8005b6c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	4a1a      	ldr	r2, [pc, #104]	; (8005b8c <ADC_ConfigureBoostMode+0x210>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d80a      	bhi.n	8005b3e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b3a:	609a      	str	r2, [r3, #8]
}
 8005b3c:	e016      	b.n	8005b6c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	4a13      	ldr	r2, [pc, #76]	; (8005b90 <ADC_ConfigureBoostMode+0x214>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d80a      	bhi.n	8005b5c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b58:	609a      	str	r2, [r3, #8]
}
 8005b5a:	e007      	b.n	8005b6c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689a      	ldr	r2, [r3, #8]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005b6a:	609a      	str	r2, [r3, #8]
}
 8005b6c:	bf00      	nop
 8005b6e:	3710      	adds	r7, #16
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	40022000 	.word	0x40022000
 8005b78:	40022100 	.word	0x40022100
 8005b7c:	40022300 	.word	0x40022300
 8005b80:	58026300 	.word	0x58026300
 8005b84:	01312d00 	.word	0x01312d00
 8005b88:	005f5e10 	.word	0x005f5e10
 8005b8c:	00bebc20 	.word	0x00bebc20
 8005b90:	017d7840 	.word	0x017d7840

08005b94 <LL_ADC_StartCalibration>:
{
 8005b94:	b480      	push	{r7}
 8005b96:	b085      	sub	sp, #20
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	4b09      	ldr	r3, [pc, #36]	; (8005bcc <LL_ADC_StartCalibration+0x38>)
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005bb4:	430a      	orrs	r2, r1
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	609a      	str	r2, [r3, #8]
}
 8005bc0:	bf00      	nop
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr
 8005bcc:	3ffeffc0 	.word	0x3ffeffc0

08005bd0 <LL_ADC_IsCalibrationOnGoing>:
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005be0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005be4:	d101      	bne.n	8005bea <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005be6:	2301      	movs	r3, #1
 8005be8:	e000      	b.n	8005bec <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	370c      	adds	r7, #12
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr

08005bf8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b086      	sub	sp, #24
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005c04:	2300      	movs	r3, #0
 8005c06:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d101      	bne.n	8005c16 <HAL_ADCEx_Calibration_Start+0x1e>
 8005c12:	2302      	movs	r3, #2
 8005c14:	e04c      	b.n	8005cb0 <HAL_ADCEx_Calibration_Start+0xb8>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f7ff fe4c 	bl	80058bc <ADC_Disable>
 8005c24:	4603      	mov	r3, r0
 8005c26:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005c28:	7dfb      	ldrb	r3, [r7, #23]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d135      	bne.n	8005c9a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c32:	4b21      	ldr	r3, [pc, #132]	; (8005cb8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005c34:	4013      	ands	r3, r2
 8005c36:	f043 0202 	orr.w	r2, r3, #2
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	68b9      	ldr	r1, [r7, #8]
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7ff ffa4 	bl	8005b94 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005c4c:	e014      	b.n	8005c78 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	3301      	adds	r3, #1
 8005c52:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	4a19      	ldr	r2, [pc, #100]	; (8005cbc <HAL_ADCEx_Calibration_Start+0xc4>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d30d      	bcc.n	8005c78 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c60:	f023 0312 	bic.w	r3, r3, #18
 8005c64:	f043 0210 	orr.w	r2, r3, #16
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e01b      	b.n	8005cb0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7ff ffa7 	bl	8005bd0 <LL_ADC_IsCalibrationOnGoing>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d1e2      	bne.n	8005c4e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c8c:	f023 0303 	bic.w	r3, r3, #3
 8005c90:	f043 0201 	orr.w	r2, r3, #1
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	655a      	str	r2, [r3, #84]	; 0x54
 8005c98:	e005      	b.n	8005ca6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c9e:	f043 0210 	orr.w	r2, r3, #16
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005cae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3718      	adds	r7, #24
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	ffffeefd 	.word	0xffffeefd
 8005cbc:	25c3f800 	.word	0x25c3f800

08005cc0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005d18:	bf00      	nop
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <__NVIC_SetPriorityGrouping>:
{
 8005d24:	b480      	push	{r7}
 8005d26:	b085      	sub	sp, #20
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f003 0307 	and.w	r3, r3, #7
 8005d32:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d34:	4b0b      	ldr	r3, [pc, #44]	; (8005d64 <__NVIC_SetPriorityGrouping+0x40>)
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005d40:	4013      	ands	r3, r2
 8005d42:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005d4c:	4b06      	ldr	r3, [pc, #24]	; (8005d68 <__NVIC_SetPriorityGrouping+0x44>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d52:	4a04      	ldr	r2, [pc, #16]	; (8005d64 <__NVIC_SetPriorityGrouping+0x40>)
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	60d3      	str	r3, [r2, #12]
}
 8005d58:	bf00      	nop
 8005d5a:	3714      	adds	r7, #20
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr
 8005d64:	e000ed00 	.word	0xe000ed00
 8005d68:	05fa0000 	.word	0x05fa0000

08005d6c <__NVIC_GetPriorityGrouping>:
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d70:	4b04      	ldr	r3, [pc, #16]	; (8005d84 <__NVIC_GetPriorityGrouping+0x18>)
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	0a1b      	lsrs	r3, r3, #8
 8005d76:	f003 0307 	and.w	r3, r3, #7
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr
 8005d84:	e000ed00 	.word	0xe000ed00

08005d88 <__NVIC_EnableIRQ>:
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	4603      	mov	r3, r0
 8005d90:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005d92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	db0b      	blt.n	8005db2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d9a:	88fb      	ldrh	r3, [r7, #6]
 8005d9c:	f003 021f 	and.w	r2, r3, #31
 8005da0:	4907      	ldr	r1, [pc, #28]	; (8005dc0 <__NVIC_EnableIRQ+0x38>)
 8005da2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005da6:	095b      	lsrs	r3, r3, #5
 8005da8:	2001      	movs	r0, #1
 8005daa:	fa00 f202 	lsl.w	r2, r0, r2
 8005dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005db2:	bf00      	nop
 8005db4:	370c      	adds	r7, #12
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	e000e100 	.word	0xe000e100

08005dc4 <__NVIC_SetPriority>:
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	4603      	mov	r3, r0
 8005dcc:	6039      	str	r1, [r7, #0]
 8005dce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005dd0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	db0a      	blt.n	8005dee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	b2da      	uxtb	r2, r3
 8005ddc:	490c      	ldr	r1, [pc, #48]	; (8005e10 <__NVIC_SetPriority+0x4c>)
 8005dde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005de2:	0112      	lsls	r2, r2, #4
 8005de4:	b2d2      	uxtb	r2, r2
 8005de6:	440b      	add	r3, r1
 8005de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005dec:	e00a      	b.n	8005e04 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	b2da      	uxtb	r2, r3
 8005df2:	4908      	ldr	r1, [pc, #32]	; (8005e14 <__NVIC_SetPriority+0x50>)
 8005df4:	88fb      	ldrh	r3, [r7, #6]
 8005df6:	f003 030f 	and.w	r3, r3, #15
 8005dfa:	3b04      	subs	r3, #4
 8005dfc:	0112      	lsls	r2, r2, #4
 8005dfe:	b2d2      	uxtb	r2, r2
 8005e00:	440b      	add	r3, r1
 8005e02:	761a      	strb	r2, [r3, #24]
}
 8005e04:	bf00      	nop
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr
 8005e10:	e000e100 	.word	0xe000e100
 8005e14:	e000ed00 	.word	0xe000ed00

08005e18 <NVIC_EncodePriority>:
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b089      	sub	sp, #36	; 0x24
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f003 0307 	and.w	r3, r3, #7
 8005e2a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	f1c3 0307 	rsb	r3, r3, #7
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	bf28      	it	cs
 8005e36:	2304      	movcs	r3, #4
 8005e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	3304      	adds	r3, #4
 8005e3e:	2b06      	cmp	r3, #6
 8005e40:	d902      	bls.n	8005e48 <NVIC_EncodePriority+0x30>
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	3b03      	subs	r3, #3
 8005e46:	e000      	b.n	8005e4a <NVIC_EncodePriority+0x32>
 8005e48:	2300      	movs	r3, #0
 8005e4a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	fa02 f303 	lsl.w	r3, r2, r3
 8005e56:	43da      	mvns	r2, r3
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	401a      	ands	r2, r3
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e60:	f04f 31ff 	mov.w	r1, #4294967295
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	fa01 f303 	lsl.w	r3, r1, r3
 8005e6a:	43d9      	mvns	r1, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e70:	4313      	orrs	r3, r2
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3724      	adds	r7, #36	; 0x24
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
	...

08005e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b082      	sub	sp, #8
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e90:	d301      	bcc.n	8005e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e92:	2301      	movs	r3, #1
 8005e94:	e00f      	b.n	8005eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e96:	4a0a      	ldr	r2, [pc, #40]	; (8005ec0 <SysTick_Config+0x40>)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e9e:	210f      	movs	r1, #15
 8005ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ea4:	f7ff ff8e 	bl	8005dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ea8:	4b05      	ldr	r3, [pc, #20]	; (8005ec0 <SysTick_Config+0x40>)
 8005eaa:	2200      	movs	r2, #0
 8005eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005eae:	4b04      	ldr	r3, [pc, #16]	; (8005ec0 <SysTick_Config+0x40>)
 8005eb0:	2207      	movs	r2, #7
 8005eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005eb4:	2300      	movs	r3, #0
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3708      	adds	r7, #8
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	e000e010 	.word	0xe000e010

08005ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b082      	sub	sp, #8
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f7ff ff29 	bl	8005d24 <__NVIC_SetPriorityGrouping>
}
 8005ed2:	bf00      	nop
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b086      	sub	sp, #24
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	60b9      	str	r1, [r7, #8]
 8005ee4:	607a      	str	r2, [r7, #4]
 8005ee6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005ee8:	f7ff ff40 	bl	8005d6c <__NVIC_GetPriorityGrouping>
 8005eec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	68b9      	ldr	r1, [r7, #8]
 8005ef2:	6978      	ldr	r0, [r7, #20]
 8005ef4:	f7ff ff90 	bl	8005e18 <NVIC_EncodePriority>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005efe:	4611      	mov	r1, r2
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7ff ff5f 	bl	8005dc4 <__NVIC_SetPriority>
}
 8005f06:	bf00      	nop
 8005f08:	3718      	adds	r7, #24
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b082      	sub	sp, #8
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	4603      	mov	r3, r0
 8005f16:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005f18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7ff ff33 	bl	8005d88 <__NVIC_EnableIRQ>
}
 8005f22:	bf00      	nop
 8005f24:	3708      	adds	r7, #8
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}

08005f2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f2a:	b580      	push	{r7, lr}
 8005f2c:	b082      	sub	sp, #8
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f7ff ffa4 	bl	8005e80 <SysTick_Config>
 8005f38:	4603      	mov	r3, r0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3708      	adds	r7, #8
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
	...

08005f44 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005f44:	b480      	push	{r7}
 8005f46:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8005f48:	f3bf 8f5f 	dmb	sy
}
 8005f4c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005f4e:	4b07      	ldr	r3, [pc, #28]	; (8005f6c <HAL_MPU_Disable+0x28>)
 8005f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f52:	4a06      	ldr	r2, [pc, #24]	; (8005f6c <HAL_MPU_Disable+0x28>)
 8005f54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f58:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005f5a:	4b05      	ldr	r3, [pc, #20]	; (8005f70 <HAL_MPU_Disable+0x2c>)
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	605a      	str	r2, [r3, #4]
}
 8005f60:	bf00      	nop
 8005f62:	46bd      	mov	sp, r7
 8005f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	e000ed00 	.word	0xe000ed00
 8005f70:	e000ed90 	.word	0xe000ed90

08005f74 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005f7c:	4a0b      	ldr	r2, [pc, #44]	; (8005fac <HAL_MPU_Enable+0x38>)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f043 0301 	orr.w	r3, r3, #1
 8005f84:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005f86:	4b0a      	ldr	r3, [pc, #40]	; (8005fb0 <HAL_MPU_Enable+0x3c>)
 8005f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8a:	4a09      	ldr	r2, [pc, #36]	; (8005fb0 <HAL_MPU_Enable+0x3c>)
 8005f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f90:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005f92:	f3bf 8f4f 	dsb	sy
}
 8005f96:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005f98:	f3bf 8f6f 	isb	sy
}
 8005f9c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005f9e:	bf00      	nop
 8005fa0:	370c      	adds	r7, #12
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	e000ed90 	.word	0xe000ed90
 8005fb0:	e000ed00 	.word	0xe000ed00

08005fb4 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	785a      	ldrb	r2, [r3, #1]
 8005fc0:	4b1d      	ldr	r3, [pc, #116]	; (8006038 <HAL_MPU_ConfigRegion+0x84>)
 8005fc2:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d029      	beq.n	8006020 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8005fcc:	4a1a      	ldr	r2, [pc, #104]	; (8006038 <HAL_MPU_ConfigRegion+0x84>)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	7b1b      	ldrb	r3, [r3, #12]
 8005fd8:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	7adb      	ldrb	r3, [r3, #11]
 8005fde:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005fe0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	7a9b      	ldrb	r3, [r3, #10]
 8005fe6:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005fe8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	7b5b      	ldrb	r3, [r3, #13]
 8005fee:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005ff0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	7b9b      	ldrb	r3, [r3, #14]
 8005ff6:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005ff8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	7bdb      	ldrb	r3, [r3, #15]
 8005ffe:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006000:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	7a5b      	ldrb	r3, [r3, #9]
 8006006:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006008:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	7a1b      	ldrb	r3, [r3, #8]
 800600e:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006010:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	7812      	ldrb	r2, [r2, #0]
 8006016:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006018:	4a07      	ldr	r2, [pc, #28]	; (8006038 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800601a:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800601c:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 800601e:	e005      	b.n	800602c <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8006020:	4b05      	ldr	r3, [pc, #20]	; (8006038 <HAL_MPU_ConfigRegion+0x84>)
 8006022:	2200      	movs	r2, #0
 8006024:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8006026:	4b04      	ldr	r3, [pc, #16]	; (8006038 <HAL_MPU_ConfigRegion+0x84>)
 8006028:	2200      	movs	r2, #0
 800602a:	611a      	str	r2, [r3, #16]
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr
 8006038:	e000ed90 	.word	0xe000ed90

0800603c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b082      	sub	sp, #8
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e014      	b.n	8006078 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	791b      	ldrb	r3, [r3, #4]
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b00      	cmp	r3, #0
 8006056:	d105      	bne.n	8006064 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f7fd fa08 	bl	8003474 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2202      	movs	r2, #2
 8006068:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3708      	adds	r7, #8
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	795b      	ldrb	r3, [r3, #5]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d101      	bne.n	8006096 <HAL_DAC_Start+0x16>
 8006092:	2302      	movs	r3, #2
 8006094:	e040      	b.n	8006118 <HAL_DAC_Start+0x98>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2201      	movs	r2, #1
 800609a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2202      	movs	r2, #2
 80060a0:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	6819      	ldr	r1, [r3, #0]
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	f003 0310 	and.w	r3, r3, #16
 80060ae:	2201      	movs	r2, #1
 80060b0:	409a      	lsls	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	430a      	orrs	r2, r1
 80060b8:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d10f      	bne.n	80060e0 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d11d      	bne.n	800610a <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	685a      	ldr	r2, [r3, #4]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f042 0201 	orr.w	r2, r2, #1
 80060dc:	605a      	str	r2, [r3, #4]
 80060de:	e014      	b.n	800610a <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	f003 0310 	and.w	r3, r3, #16
 80060f0:	2102      	movs	r1, #2
 80060f2:	fa01 f303 	lsl.w	r3, r1, r3
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d107      	bne.n	800610a <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f042 0202 	orr.w	r2, r2, #2
 8006108:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8006124:	b480      	push	{r7}
 8006126:	b087      	sub	sp, #28
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	607a      	str	r2, [r7, #4]
 8006130:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8006132:	2300      	movs	r3, #0
 8006134:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d105      	bne.n	800614e <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4413      	add	r3, r2
 8006148:	3308      	adds	r3, #8
 800614a:	617b      	str	r3, [r7, #20]
 800614c:	e004      	b.n	8006158 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4413      	add	r3, r2
 8006154:	3314      	adds	r3, #20
 8006156:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	461a      	mov	r2, r3
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	371c      	adds	r7, #28
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
	...

08006170 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b088      	sub	sp, #32
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	795b      	ldrb	r3, [r3, #5]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d101      	bne.n	8006188 <HAL_DAC_ConfigChannel+0x18>
 8006184:	2302      	movs	r3, #2
 8006186:	e12a      	b.n	80063de <HAL_DAC_ConfigChannel+0x26e>
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2201      	movs	r2, #1
 800618c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2202      	movs	r2, #2
 8006192:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2b04      	cmp	r3, #4
 800619a:	f040 8081 	bne.w	80062a0 <HAL_DAC_ConfigChannel+0x130>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800619e:	f7fd fff5 	bl	800418c <HAL_GetTick>
 80061a2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d140      	bne.n	800622c <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80061aa:	e018      	b.n	80061de <HAL_DAC_ConfigChannel+0x6e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80061ac:	f7fd ffee 	bl	800418c <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d911      	bls.n	80061de <HAL_DAC_ConfigChannel+0x6e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061c0:	4b89      	ldr	r3, [pc, #548]	; (80063e8 <HAL_DAC_ConfigChannel+0x278>)
 80061c2:	4013      	ands	r3, r2
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00a      	beq.n	80061de <HAL_DAC_ConfigChannel+0x6e>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	f043 0208 	orr.w	r2, r3, #8
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2203      	movs	r2, #3
 80061d8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e0ff      	b.n	80063de <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061e4:	4b80      	ldr	r3, [pc, #512]	; (80063e8 <HAL_DAC_ConfigChannel+0x278>)
 80061e6:	4013      	ands	r3, r2
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d1df      	bne.n	80061ac <HAL_DAC_ConfigChannel+0x3c>
          }
        }
      }
      HAL_Delay(1);
 80061ec:	2001      	movs	r0, #1
 80061ee:	f7fd ffd9 	bl	80041a4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	6992      	ldr	r2, [r2, #24]
 80061fa:	641a      	str	r2, [r3, #64]	; 0x40
 80061fc:	e023      	b.n	8006246 <HAL_DAC_ConfigChannel+0xd6>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80061fe:	f7fd ffc5 	bl	800418c <HAL_GetTick>
 8006202:	4602      	mov	r2, r0
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	1ad3      	subs	r3, r2, r3
 8006208:	2b01      	cmp	r3, #1
 800620a:	d90f      	bls.n	800622c <HAL_DAC_ConfigChannel+0xbc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006212:	2b00      	cmp	r3, #0
 8006214:	da0a      	bge.n	800622c <HAL_DAC_ConfigChannel+0xbc>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	f043 0208 	orr.w	r2, r3, #8
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2203      	movs	r2, #3
 8006226:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006228:	2303      	movs	r3, #3
 800622a:	e0d8      	b.n	80063de <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006232:	2b00      	cmp	r3, #0
 8006234:	dbe3      	blt.n	80061fe <HAL_DAC_ConfigChannel+0x8e>
          }
        }
      }
      HAL_Delay(1U);
 8006236:	2001      	movs	r0, #1
 8006238:	f7fd ffb4 	bl	80041a4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68ba      	ldr	r2, [r7, #8]
 8006242:	6992      	ldr	r2, [r2, #24]
 8006244:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f003 0310 	and.w	r3, r3, #16
 8006252:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8006256:	fa01 f303 	lsl.w	r3, r1, r3
 800625a:	43db      	mvns	r3, r3
 800625c:	ea02 0103 	and.w	r1, r2, r3
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	69da      	ldr	r2, [r3, #28]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f003 0310 	and.w	r3, r3, #16
 800626a:	409a      	lsls	r2, r3
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	430a      	orrs	r2, r1
 8006272:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f003 0310 	and.w	r3, r3, #16
 8006280:	21ff      	movs	r1, #255	; 0xff
 8006282:	fa01 f303 	lsl.w	r3, r1, r3
 8006286:	43db      	mvns	r3, r3
 8006288:	ea02 0103 	and.w	r1, r2, r3
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	6a1a      	ldr	r2, [r3, #32]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f003 0310 	and.w	r3, r3, #16
 8006296:	409a      	lsls	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	430a      	orrs	r2, r1
 800629e:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	691b      	ldr	r3, [r3, #16]
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d11d      	bne.n	80062e4 <HAL_DAC_ConfigChannel+0x174>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ae:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f003 0310 	and.w	r3, r3, #16
 80062b6:	221f      	movs	r2, #31
 80062b8:	fa02 f303 	lsl.w	r3, r2, r3
 80062bc:	43db      	mvns	r3, r3
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	4013      	ands	r3, r2
 80062c2:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	695b      	ldr	r3, [r3, #20]
 80062c8:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f003 0310 	and.w	r3, r3, #16
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	fa02 f303 	lsl.w	r3, r2, r3
 80062d6:	697a      	ldr	r2, [r7, #20]
 80062d8:	4313      	orrs	r3, r2
 80062da:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	697a      	ldr	r2, [r7, #20]
 80062e2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062ea:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f003 0310 	and.w	r3, r3, #16
 80062f2:	2207      	movs	r2, #7
 80062f4:	fa02 f303 	lsl.w	r3, r2, r3
 80062f8:	43db      	mvns	r3, r3
 80062fa:	697a      	ldr	r2, [r7, #20]
 80062fc:	4013      	ands	r3, r2
 80062fe:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d102      	bne.n	800630e <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = 0x00000000UL;
 8006308:	2300      	movs	r3, #0
 800630a:	61fb      	str	r3, [r7, #28]
 800630c:	e00f      	b.n	800632e <HAL_DAC_ConfigChannel+0x1be>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	2b02      	cmp	r3, #2
 8006314:	d102      	bne.n	800631c <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8006316:	2301      	movs	r3, #1
 8006318:	61fb      	str	r3, [r7, #28]
 800631a:	e008      	b.n	800632e <HAL_DAC_ConfigChannel+0x1be>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d102      	bne.n	800632a <HAL_DAC_ConfigChannel+0x1ba>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8006324:	2301      	movs	r3, #1
 8006326:	61fb      	str	r3, [r7, #28]
 8006328:	e001      	b.n	800632e <HAL_DAC_ConfigChannel+0x1be>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800632a:	2300      	movs	r3, #0
 800632c:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	4313      	orrs	r3, r2
 8006338:	69fa      	ldr	r2, [r7, #28]
 800633a:	4313      	orrs	r3, r2
 800633c:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f003 0310 	and.w	r3, r3, #16
 8006344:	693a      	ldr	r2, [r7, #16]
 8006346:	fa02 f303 	lsl.w	r3, r2, r3
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	4313      	orrs	r3, r2
 800634e:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	697a      	ldr	r2, [r7, #20]
 8006356:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	6819      	ldr	r1, [r3, #0]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f003 0310 	and.w	r3, r3, #16
 8006364:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006368:	fa02 f303 	lsl.w	r3, r2, r3
 800636c:	43da      	mvns	r2, r3
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	400a      	ands	r2, r1
 8006374:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f003 0310 	and.w	r3, r3, #16
 8006384:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006388:	fa02 f303 	lsl.w	r3, r2, r3
 800638c:	43db      	mvns	r3, r3
 800638e:	697a      	ldr	r2, [r7, #20]
 8006390:	4013      	ands	r3, r2
 8006392:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f003 0310 	and.w	r3, r3, #16
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	fa02 f303 	lsl.w	r3, r2, r3
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	697a      	ldr	r2, [r7, #20]
 80063b2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	6819      	ldr	r1, [r3, #0]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f003 0310 	and.w	r3, r3, #16
 80063c0:	22c0      	movs	r2, #192	; 0xc0
 80063c2:	fa02 f303 	lsl.w	r3, r2, r3
 80063c6:	43da      	mvns	r2, r3
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	400a      	ands	r2, r1
 80063ce:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2201      	movs	r2, #1
 80063d4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3720      	adds	r7, #32
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	20008000 	.word	0x20008000

080063ec <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b084      	sub	sp, #16
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d101      	bne.n	80063fe <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e0cf      	b.n	800659e <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006404:	2b00      	cmp	r3, #0
 8006406:	d106      	bne.n	8006416 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2223      	movs	r2, #35	; 0x23
 800640c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f009 f8cf 	bl	800f5b4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006416:	4b64      	ldr	r3, [pc, #400]	; (80065a8 <HAL_ETH_Init+0x1bc>)
 8006418:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800641c:	4a62      	ldr	r2, [pc, #392]	; (80065a8 <HAL_ETH_Init+0x1bc>)
 800641e:	f043 0302 	orr.w	r3, r3, #2
 8006422:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006426:	4b60      	ldr	r3, [pc, #384]	; (80065a8 <HAL_ETH_Init+0x1bc>)
 8006428:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800642c:	f003 0302 	and.w	r3, r3, #2
 8006430:	60bb      	str	r3, [r7, #8]
 8006432:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	7a1b      	ldrb	r3, [r3, #8]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d103      	bne.n	8006444 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800643c:	2000      	movs	r0, #0
 800643e:	f7fd fee1 	bl	8004204 <HAL_SYSCFG_ETHInterfaceSelect>
 8006442:	e003      	b.n	800644c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8006444:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8006448:	f7fd fedc 	bl	8004204 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800644c:	4b57      	ldr	r3, [pc, #348]	; (80065ac <HAL_ETH_Init+0x1c0>)
 800644e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	6812      	ldr	r2, [r2, #0]
 800645e:	f043 0301 	orr.w	r3, r3, #1
 8006462:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006466:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006468:	f7fd fe90 	bl	800418c <HAL_GetTick>
 800646c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800646e:	e011      	b.n	8006494 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8006470:	f7fd fe8c 	bl	800418c <HAL_GetTick>
 8006474:	4602      	mov	r2, r0
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800647e:	d909      	bls.n	8006494 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2204      	movs	r2, #4
 8006484:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	22e0      	movs	r2, #224	; 0xe0
 800648c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e084      	b.n	800659e <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0301 	and.w	r3, r3, #1
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d1e4      	bne.n	8006470 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f000 fcd4 	bl	8006e54 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80064ac:	f004 fba4 	bl	800abf8 <HAL_RCC_GetHCLKFreq>
 80064b0:	4603      	mov	r3, r0
 80064b2:	4a3f      	ldr	r2, [pc, #252]	; (80065b0 <HAL_ETH_Init+0x1c4>)
 80064b4:	fba2 2303 	umull	r2, r3, r2, r3
 80064b8:	0c9a      	lsrs	r2, r3, #18
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	3a01      	subs	r2, #1
 80064c0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 febf 	bl	8007248 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80064d6:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	6812      	ldr	r2, [r2, #0]
 80064de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80064e2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80064e6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	f003 0303 	and.w	r3, r3, #3
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d009      	beq.n	800650a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	22e0      	movs	r2, #224	; 0xe0
 8006502:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e049      	b.n	800659e <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006512:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8006516:	4b27      	ldr	r3, [pc, #156]	; (80065b4 <HAL_ETH_Init+0x1c8>)
 8006518:	4013      	ands	r3, r2
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	6952      	ldr	r2, [r2, #20]
 800651e:	0051      	lsls	r1, r2, #1
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	6812      	ldr	r2, [r2, #0]
 8006524:	430b      	orrs	r3, r1
 8006526:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800652a:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 ff27 	bl	8007382 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 ff6d 	bl	8007414 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	3305      	adds	r3, #5
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	021a      	lsls	r2, r3, #8
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	3304      	adds	r3, #4
 800654a:	781b      	ldrb	r3, [r3, #0]
 800654c:	4619      	mov	r1, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	430a      	orrs	r2, r1
 8006554:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	3303      	adds	r3, #3
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	061a      	lsls	r2, r3, #24
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	3302      	adds	r3, #2
 8006568:	781b      	ldrb	r3, [r3, #0]
 800656a:	041b      	lsls	r3, r3, #16
 800656c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	3301      	adds	r3, #1
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006578:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8006586:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006588:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2210      	movs	r2, #16
 8006598:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	58024400 	.word	0x58024400
 80065ac:	58000400 	.word	0x58000400
 80065b0:	431bde83 	.word	0x431bde83
 80065b4:	ffff8001 	.word	0xffff8001

080065b8 <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065c6:	2b10      	cmp	r3, #16
 80065c8:	d153      	bne.n	8006672 <HAL_ETH_Start+0xba>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2223      	movs	r2, #35	; 0x23
 80065ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Set nombre of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2204      	movs	r2, #4
 80065d6:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f936 	bl	800684a <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f042 0202 	orr.w	r2, r2, #2
 80065ec:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f042 0201 	orr.w	r2, r2, #1
 80065fc:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f042 0201 	orr.w	r2, r2, #1
 800660e:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800661a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	6812      	ldr	r2, [r2, #0]
 8006622:	f043 0301 	orr.w	r3, r3, #1
 8006626:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800662a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006636:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	6812      	ldr	r2, [r2, #0]
 800663e:	f043 0301 	orr.w	r3, r3, #1
 8006642:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006646:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006652:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	6812      	ldr	r2, [r2, #0]
 800665a:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 800665e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006662:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160

    heth->gState = HAL_ETH_STATE_STARTED;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2223      	movs	r2, #35	; 0x23
 800666a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800666e:	2300      	movs	r3, #0
 8006670:	e000      	b.n	8006674 <HAL_ETH_Start+0xbc>
  }
  else
  {
    return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
  }
}
 8006674:	4618      	mov	r0, r3
 8006676:	3708      	adds	r7, #8
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}

0800667c <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_STARTED)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800668a:	2b23      	cmp	r3, #35	; 0x23
 800668c:	d13f      	bne.n	800670e <HAL_ETH_Stop+0x92>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2223      	movs	r2, #35	; 0x23
 8006692:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800669e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	6812      	ldr	r2, [r2, #0]
 80066a6:	f023 0301 	bic.w	r3, r3, #1
 80066aa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80066ae:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066ba:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	6812      	ldr	r2, [r2, #0]
 80066c2:	f023 0301 	bic.w	r3, r3, #1
 80066c6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80066ca:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f022 0201 	bic.w	r2, r2, #1
 80066dc:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f042 0201 	orr.w	r2, r2, #1
 80066ee:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f022 0202 	bic.w	r2, r2, #2
 8006700:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2210      	movs	r2, #16
 8006706:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Return function status */
    return HAL_OK;
 800670a:	2300      	movs	r3, #0
 800670c:	e000      	b.n	8006710 <HAL_ETH_Stop+0x94>
  }
  else
  {
    return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
  }
}
 8006710:	4618      	mov	r0, r3
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b086      	sub	sp, #24
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d109      	bne.n	8006742 <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006734:	f043 0201 	orr.w	r2, r3, #1
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e07f      	b.n	8006842 <HAL_ETH_Transmit+0x126>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006748:	2b23      	cmp	r3, #35	; 0x23
 800674a:	d179      	bne.n	8006840 <HAL_ETH_Transmit+0x124>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 800674c:	2200      	movs	r2, #0
 800674e:	68b9      	ldr	r1, [r7, #8]
 8006750:	68f8      	ldr	r0, [r7, #12]
 8006752:	f000 febd 	bl	80074d0 <ETH_Prepare_Tx_Descriptors>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d009      	beq.n	8006770 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006762:	f043 0202 	orr.w	r2, r3, #2
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e068      	b.n	8006842 <HAL_ETH_Transmit+0x126>
  __ASM volatile ("dsb 0xF":::"memory");
 8006770:	f3bf 8f4f 	dsb	sy
}
 8006774:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	3206      	adds	r2, #6
 800677e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006782:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006788:	1c5a      	adds	r2, r3, #1
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	629a      	str	r2, [r3, #40]	; 0x28
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006792:	2b03      	cmp	r3, #3
 8006794:	d904      	bls.n	80067a0 <HAL_ETH_Transmit+0x84>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800679a:	1f1a      	subs	r2, r3, #4
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	3106      	adds	r1, #6
 80067ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80067b0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80067b4:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120

    tickstart = HAL_GetTick();
 80067b8:	f7fd fce8 	bl	800418c <HAL_GetTick>
 80067bc:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 80067be:	e039      	b.n	8006834 <HAL_ETH_Transmit+0x118>
    {
      if ((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067c8:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80067cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d012      	beq.n	80067fa <HAL_ETH_Transmit+0xde>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067da:	f043 0208 	orr.w	r2, r3, #8
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        heth->DMAErrorCode = heth->Instance->DMACSR;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067ec:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        /* Return function status */
        return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e023      	b.n	8006842 <HAL_ETH_Transmit+0x126>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006800:	d018      	beq.n	8006834 <HAL_ETH_Transmit+0x118>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006802:	f7fd fcc3 	bl	800418c <HAL_GetTick>
 8006806:	4602      	mov	r2, r0
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	1ad3      	subs	r3, r2, r3
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	429a      	cmp	r2, r3
 8006810:	d302      	bcc.n	8006818 <HAL_ETH_Transmit+0xfc>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d10d      	bne.n	8006834 <HAL_ETH_Transmit+0x118>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800681e:	f043 0204 	orr.w	r2, r3, #4
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC3 = (ETH_DMATXNDESCWBF_FD | ETH_DMATXNDESCWBF_LD);
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 800682e:	60da      	str	r2, [r3, #12]
          return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e006      	b.n	8006842 <HAL_ETH_Transmit+0x126>
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	2b00      	cmp	r3, #0
 800683a:	dbc1      	blt.n	80067c0 <HAL_ETH_Transmit+0xa4>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 800683c:	2300      	movs	r3, #0
 800683e:	e000      	b.n	8006842 <HAL_ETH_Transmit+0x126>
  }
  else
  {
    return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
  }
}
 8006842:	4618      	mov	r0, r3
 8006844:	3718      	adds	r7, #24
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b088      	sub	sp, #32
 800684e:	af00      	add	r7, sp, #0
 8006850:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8006852:	2300      	movs	r3, #0
 8006854:	60fb      	str	r3, [r7, #12]
  uint8_t allocStatus = 1U;
 8006856:	2301      	movs	r3, #1
 8006858:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800685e:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	69fa      	ldr	r2, [r7, #28]
 8006864:	3212      	adds	r2, #18
 8006866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800686a:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006870:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8006872:	e03b      	b.n	80068ec <ETH_UpdateDescriptor+0xa2>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d112      	bne.n	80068a2 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800687c:	f107 030c 	add.w	r3, r7, #12
 8006880:	4618      	mov	r0, r3
 8006882:	f009 f83f 	bl	800f904 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d102      	bne.n	8006892 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800688c:	2300      	movs	r3, #0
 800688e:	74fb      	strb	r3, [r7, #19]
 8006890:	e007      	b.n	80068a2 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	461a      	mov	r2, r3
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	461a      	mov	r2, r3
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 80068a2:	7cfb      	ldrb	r3, [r7, #19]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d021      	beq.n	80068ec <ETH_UpdateDescriptor+0xa2>
  __ASM volatile ("dmb 0xF":::"memory");
 80068a8:	f3bf 8f5f 	dmb	sy
}
 80068ac:	bf00      	nop
    {
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();

      if (heth->RxDescList.ItMode != 0U)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d004      	beq.n	80068c0 <ETH_UpdateDescriptor+0x76>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	f04f 4241 	mov.w	r2, #3238002688	; 0xc1000000
 80068bc:	60da      	str	r2, [r3, #12]
 80068be:	e003      	b.n	80068c8 <ETH_UpdateDescriptor+0x7e>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	f04f 4201 	mov.w	r2, #2164260864	; 0x81000000
 80068c6:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	3301      	adds	r3, #1
 80068cc:	61fb      	str	r3, [r7, #28]
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	2b03      	cmp	r3, #3
 80068d2:	d902      	bls.n	80068da <ETH_UpdateDescriptor+0x90>
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	3b04      	subs	r3, #4
 80068d8:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	69fa      	ldr	r2, [r7, #28]
 80068de:	3212      	adds	r2, #18
 80068e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068e4:	617b      	str	r3, [r7, #20]
      desccount--;
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	3b01      	subs	r3, #1
 80068ea:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d002      	beq.n	80068f8 <ETH_UpdateDescriptor+0xae>
 80068f2:	7cfb      	ldrb	r3, [r7, #19]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d1bd      	bne.n	8006874 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068fc:	69ba      	ldr	r2, [r7, #24]
 80068fe:	429a      	cmp	r2, r3
 8006900:	d00d      	beq.n	800691e <ETH_UpdateDescriptor+0xd4>
  {
    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, 0);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800690a:	461a      	mov	r2, r3
 800690c:	2300      	movs	r3, #0
 800690e:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	69fa      	ldr	r2, [r7, #28]
 8006916:	669a      	str	r2, [r3, #104]	; 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	69ba      	ldr	r2, [r7, #24]
 800691c:	66da      	str	r2, [r3, #108]	; 0x6c
  }
}
 800691e:	bf00      	nop
 8006920:	3720      	adds	r7, #32
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8006926:	b580      	push	{r7, lr}
 8006928:	b086      	sub	sp, #24
 800692a:	af00      	add	r7, sp, #0
 800692c:	60f8      	str	r0, [r7, #12]
 800692e:	60b9      	str	r1, [r7, #8]
 8006930:	607a      	str	r2, [r7, #4]
 8006932:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800693c:	f003 0301 	and.w	r3, r3, #1
 8006940:	2b00      	cmp	r3, #0
 8006942:	d001      	beq.n	8006948 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e03e      	b.n	80069c6 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006950:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	055b      	lsls	r3, r3, #21
 800695c:	4313      	orrs	r3, r2
 800695e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	041b      	lsls	r3, r3, #16
 800696a:	4313      	orrs	r3, r2
 800696c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f043 030c 	orr.w	r3, r3, #12
 8006974:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	f043 0301 	orr.w	r3, r3, #1
 800697c:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	697a      	ldr	r2, [r7, #20]
 8006984:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 8006988:	f7fd fc00 	bl	800418c <HAL_GetTick>
 800698c:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800698e:	e009      	b.n	80069a4 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8006990:	f7fd fbfc 	bl	800418c <HAL_GetTick>
 8006994:	4602      	mov	r2, r0
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800699e:	d901      	bls.n	80069a4 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	e010      	b.n	80069c6 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069ac:	f003 0301 	and.w	r3, r3, #1
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d1ed      	bne.n	8006990 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80069bc:	b29b      	uxth	r3, r3
 80069be:	461a      	mov	r2, r3
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3718      	adds	r7, #24
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
	...

080069d0 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b086      	sub	sp, #24
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]
 80069dc:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d001      	beq.n	80069f2 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	e03c      	b.n	8006a6c <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069fa:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	055b      	lsls	r3, r3, #21
 8006a06:	4313      	orrs	r3, r2
 8006a08:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	041b      	lsls	r3, r3, #16
 8006a14:	4313      	orrs	r3, r2
 8006a16:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	f023 030c 	bic.w	r3, r3, #12
 8006a1e:	f043 0304 	orr.w	r3, r3, #4
 8006a22:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	f043 0301 	orr.w	r3, r3, #1
 8006a2a:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	b29a      	uxth	r2, r3
 8006a30:	4b10      	ldr	r3, [pc, #64]	; (8006a74 <HAL_ETH_WritePHYRegister+0xa4>)
 8006a32:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8006a36:	4a0f      	ldr	r2, [pc, #60]	; (8006a74 <HAL_ETH_WritePHYRegister+0xa4>)
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 8006a3e:	f7fd fba5 	bl	800418c <HAL_GetTick>
 8006a42:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006a44:	e009      	b.n	8006a5a <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8006a46:	f7fd fba1 	bl	800418c <HAL_GetTick>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	1ad3      	subs	r3, r2, r3
 8006a50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006a54:	d901      	bls.n	8006a5a <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e008      	b.n	8006a6c <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006a62:	f003 0301 	and.w	r3, r3, #1
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1ed      	bne.n	8006a46 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3718      	adds	r7, #24
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	40028000 	.word	0x40028000

08006a78 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b083      	sub	sp, #12
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d101      	bne.n	8006a8c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e1c3      	b.n	8006e14 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 020c 	and.w	r2, r3, #12
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 0310 	and.w	r3, r3, #16
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	bf14      	ite	ne
 8006aa8:	2301      	movne	r3, #1
 8006aaa:	2300      	moveq	r3, #0
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	461a      	mov	r2, r3
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	bf0c      	ite	eq
 8006ad2:	2301      	moveq	r3, #1
 8006ad4:	2300      	movne	r3, #0
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	461a      	mov	r2, r3
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f403 7300 	and.w	r3, r3, #512	; 0x200
                                        ? ENABLE : DISABLE;
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	bf14      	ite	ne
 8006aee:	2301      	movne	r3, #1
 8006af0:	2300      	moveq	r3, #0
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	bf0c      	ite	eq
 8006b08:	2301      	moveq	r3, #1
 8006b0a:	2300      	movne	r3, #0
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	461a      	mov	r2, r3
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8006b1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	bf14      	ite	ne
 8006b22:	2301      	movne	r3, #1
 8006b24:	2300      	moveq	r3, #0
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	bf14      	ite	ne
 8006b3c:	2301      	movne	r3, #1
 8006b3e:	2300      	moveq	r3, #0
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	461a      	mov	r2, r3
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	bf14      	ite	ne
 8006b72:	2301      	movne	r3, #1
 8006b74:	2300      	moveq	r3, #0
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	461a      	mov	r2, r3
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	bf0c      	ite	eq
 8006b8c:	2301      	moveq	r3, #1
 8006b8e:	2300      	movne	r3, #0
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	461a      	mov	r2, r3
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	bf0c      	ite	eq
 8006ba6:	2301      	moveq	r3, #1
 8006ba8:	2300      	movne	r3, #0
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	461a      	mov	r2, r3
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	bf14      	ite	ne
 8006bc0:	2301      	movne	r3, #1
 8006bc2:	2300      	moveq	r3, #0
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	bf14      	ite	ne
 8006bda:	2301      	movne	r3, #1
 8006bdc:	2300      	moveq	r3, #0
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	461a      	mov	r2, r3
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	bf14      	ite	ne
 8006bf4:	2301      	movne	r3, #1
 8006bf6:	2300      	moveq	r3, #0
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8006c06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	bf14      	ite	ne
 8006c0e:	2301      	movne	r3, #1
 8006c10:	2300      	moveq	r3, #0
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	bf14      	ite	ne
 8006c36:	2301      	movne	r3, #1
 8006c38:	2300      	moveq	r3, #0
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	bf0c      	ite	eq
 8006c6c:	2301      	moveq	r3, #1
 8006c6e:	2300      	movne	r3, #0
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	461a      	mov	r2, r3
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	bf14      	ite	ne
 8006c88:	2301      	movne	r3, #1
 8006c8a:	2300      	moveq	r3, #0
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	461a      	mov	r2, r3
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8006c9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	bf14      	ite	ne
 8006ca4:	2301      	movne	r3, #1
 8006ca6:	2300      	moveq	r3, #0
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
                                    ? ENABLE : DISABLE;
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	bf14      	ite	ne
 8006cc0:	2301      	movne	r3, #1
 8006cc2:	2300      	moveq	r3, #0
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	0e5b      	lsrs	r3, r3, #25
 8006cd6:	f003 021f 	and.w	r2, r3, #31
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	bf14      	ite	ne
 8006cec:	2301      	movne	r3, #1
 8006cee:	2300      	moveq	r3, #0
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	f003 020f 	and.w	r2, r3, #15
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d0e:	f003 0302 	and.w	r3, r3, #2
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	bf14      	ite	ne
 8006d16:	2301      	movne	r3, #1
 8006d18:	2300      	moveq	r3, #0
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	bf0c      	ite	eq
 8006d32:	2301      	moveq	r3, #1
 8006d34:	2300      	movne	r3, #0
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	461a      	mov	r2, r3
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d46:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d54:	0c1b      	lsrs	r3, r3, #16
 8006d56:	b29a      	uxth	r2, r3
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d64:	f003 0301 	and.w	r3, r3, #1
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	bf14      	ite	ne
 8006d6c:	2301      	movne	r3, #1
 8006d6e:	2300      	moveq	r3, #0
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	461a      	mov	r2, r3
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d82:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	bf14      	ite	ne
 8006d8a:	2301      	movne	r3, #1
 8006d8c:	2300      	moveq	r3, #0
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8006da0:	f003 0272 	and.w	r2, r3, #114	; 0x72
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8006db0:	f003 0223 	and.w	r2, r3, #35	; 0x23
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8006dc0:	f003 0308 	and.w	r3, r3, #8
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	bf14      	ite	ne
 8006dc8:	2301      	movne	r3, #1
 8006dca:	2300      	moveq	r3, #0
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8006dde:	f003 0310 	and.w	r3, r3, #16
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	bf14      	ite	ne
 8006de6:	2301      	movne	r3, #1
 8006de8:	2300      	moveq	r3, #0
 8006dea:	b2db      	uxtb	r3, r3
 8006dec:	461a      	mov	r2, r3
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8006dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	bf0c      	ite	eq
 8006e04:	2301      	moveq	r3, #1
 8006e06:	2300      	movne	r3, #0
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d101      	bne.n	8006e34 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	e00b      	b.n	8006e4c <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e3a:	2b10      	cmp	r3, #16
 8006e3c:	d105      	bne.n	8006e4a <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8006e3e:	6839      	ldr	r1, [r7, #0]
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 f85f 	bl	8006f04 <ETH_SetMACConfig>

    return HAL_OK;
 8006e46:	2300      	movs	r3, #0
 8006e48:	e000      	b.n	8006e4c <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
  }
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3708      	adds	r7, #8
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}

08006e54 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006e64:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006e6c:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8006e6e:	f003 fec3 	bl	800abf8 <HAL_RCC_GetHCLKFreq>
 8006e72:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	4a1e      	ldr	r2, [pc, #120]	; (8006ef0 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d908      	bls.n	8006e8e <HAL_ETH_SetMDIOClockRange+0x3a>
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	4a1d      	ldr	r2, [pc, #116]	; (8006ef4 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d804      	bhi.n	8006e8e <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e8a:	60fb      	str	r3, [r7, #12]
 8006e8c:	e027      	b.n	8006ede <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	4a18      	ldr	r2, [pc, #96]	; (8006ef4 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d908      	bls.n	8006ea8 <HAL_ETH_SetMDIOClockRange+0x54>
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	4a17      	ldr	r2, [pc, #92]	; (8006ef8 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d204      	bcs.n	8006ea8 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006ea4:	60fb      	str	r3, [r7, #12]
 8006ea6:	e01a      	b.n	8006ede <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	4a13      	ldr	r2, [pc, #76]	; (8006ef8 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d303      	bcc.n	8006eb8 <HAL_ETH_SetMDIOClockRange+0x64>
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	4a12      	ldr	r2, [pc, #72]	; (8006efc <HAL_ETH_SetMDIOClockRange+0xa8>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d911      	bls.n	8006edc <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	4a10      	ldr	r2, [pc, #64]	; (8006efc <HAL_ETH_SetMDIOClockRange+0xa8>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d908      	bls.n	8006ed2 <HAL_ETH_SetMDIOClockRange+0x7e>
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	4a0f      	ldr	r2, [pc, #60]	; (8006f00 <HAL_ETH_SetMDIOClockRange+0xac>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d804      	bhi.n	8006ed2 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ece:	60fb      	str	r3, [r7, #12]
 8006ed0:	e005      	b.n	8006ede <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006ed8:	60fb      	str	r3, [r7, #12]
 8006eda:	e000      	b.n	8006ede <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8006edc:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8006ee8:	bf00      	nop
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	01312cff 	.word	0x01312cff
 8006ef4:	02160ebf 	.word	0x02160ebf
 8006ef8:	03938700 	.word	0x03938700
 8006efc:	05f5e0ff 	.word	0x05f5e0ff
 8006f00:	08f0d17f 	.word	0x08f0d17f

08006f04 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8006f16:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	791b      	ldrb	r3, [r3, #4]
 8006f1c:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8006f1e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	7b1b      	ldrb	r3, [r3, #12]
 8006f24:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8006f26:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	7b5b      	ldrb	r3, [r3, #13]
 8006f2c:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8006f2e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	7b9b      	ldrb	r3, [r3, #14]
 8006f34:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8006f36:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	7bdb      	ldrb	r3, [r3, #15]
 8006f3c:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8006f3e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8006f40:	683a      	ldr	r2, [r7, #0]
 8006f42:	7c12      	ldrb	r2, [r2, #16]
 8006f44:	2a00      	cmp	r2, #0
 8006f46:	d102      	bne.n	8006f4e <ETH_SetMACConfig+0x4a>
 8006f48:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006f4c:	e000      	b.n	8006f50 <ETH_SetMACConfig+0x4c>
 8006f4e:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8006f50:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8006f52:	683a      	ldr	r2, [r7, #0]
 8006f54:	7c52      	ldrb	r2, [r2, #17]
 8006f56:	2a00      	cmp	r2, #0
 8006f58:	d102      	bne.n	8006f60 <ETH_SetMACConfig+0x5c>
 8006f5a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006f5e:	e000      	b.n	8006f62 <ETH_SetMACConfig+0x5e>
 8006f60:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8006f62:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	7c9b      	ldrb	r3, [r3, #18]
 8006f68:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8006f6a:	431a      	orrs	r2, r3
               macconf->Speed |
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8006f70:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8006f76:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	7f1b      	ldrb	r3, [r3, #28]
 8006f7c:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8006f7e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	7f5b      	ldrb	r3, [r3, #29]
 8006f84:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8006f86:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	7f92      	ldrb	r2, [r2, #30]
 8006f8c:	2a00      	cmp	r2, #0
 8006f8e:	d102      	bne.n	8006f96 <ETH_SetMACConfig+0x92>
 8006f90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006f94:	e000      	b.n	8006f98 <ETH_SetMACConfig+0x94>
 8006f96:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8006f98:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	7fdb      	ldrb	r3, [r3, #31]
 8006f9e:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8006fa0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8006fa2:	683a      	ldr	r2, [r7, #0]
 8006fa4:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006fa8:	2a00      	cmp	r2, #0
 8006faa:	d102      	bne.n	8006fb2 <ETH_SetMACConfig+0xae>
 8006fac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006fb0:	e000      	b.n	8006fb4 <ETH_SetMACConfig+0xb0>
 8006fb2:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8006fb4:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8006fba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006fc2:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8006fc4:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	4b56      	ldr	r3, [pc, #344]	; (8007130 <ETH_SetMACConfig+0x22c>)
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	6812      	ldr	r2, [r2, #0]
 8006fdc:	68f9      	ldr	r1, [r7, #12]
 8006fde:	430b      	orrs	r3, r1
 8006fe0:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fe6:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006fee:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8006ff0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006ff8:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006ffa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007002:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8007004:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8007006:	683a      	ldr	r2, [r7, #0]
 8007008:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 800700c:	2a00      	cmp	r2, #0
 800700e:	d102      	bne.n	8007016 <ETH_SetMACConfig+0x112>
 8007010:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007014:	e000      	b.n	8007018 <ETH_SetMACConfig+0x114>
 8007016:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8007018:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800701e:	4313      	orrs	r3, r2
 8007020:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	685a      	ldr	r2, [r3, #4]
 8007028:	4b42      	ldr	r3, [pc, #264]	; (8007134 <ETH_SetMACConfig+0x230>)
 800702a:	4013      	ands	r3, r2
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	6812      	ldr	r2, [r2, #0]
 8007030:	68f9      	ldr	r1, [r7, #12]
 8007032:	430b      	orrs	r3, r1
 8007034:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800703c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8007042:	4313      	orrs	r3, r2
 8007044:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	68da      	ldr	r2, [r3, #12]
 800704c:	4b3a      	ldr	r3, [pc, #232]	; (8007138 <ETH_SetMACConfig+0x234>)
 800704e:	4013      	ands	r3, r2
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	6812      	ldr	r2, [r2, #0]
 8007054:	68f9      	ldr	r1, [r7, #12]
 8007056:	430b      	orrs	r3, r1
 8007058:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007060:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8007066:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800706e:	2a00      	cmp	r2, #0
 8007070:	d101      	bne.n	8007076 <ETH_SetMACConfig+0x172>
 8007072:	2280      	movs	r2, #128	; 0x80
 8007074:	e000      	b.n	8007078 <ETH_SetMACConfig+0x174>
 8007076:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8007078:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800707e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8007080:	4313      	orrs	r3, r2
 8007082:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800708a:	f64f 730d 	movw	r3, #65293	; 0xff0d
 800708e:	4013      	ands	r3, r2
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	6812      	ldr	r2, [r2, #0]
 8007094:	68f9      	ldr	r1, [r7, #12]
 8007096:	430b      	orrs	r3, r1
 8007098:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80070a0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80070a8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80070aa:	4313      	orrs	r3, r2
 80070ac:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070b6:	f023 0103 	bic.w	r1, r3, #3
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	430a      	orrs	r2, r1
 80070c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80070ce:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	430a      	orrs	r2, r1
 80070dc:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80070e4:	683a      	ldr	r2, [r7, #0]
 80070e6:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80070ea:	2a00      	cmp	r2, #0
 80070ec:	d101      	bne.n	80070f2 <ETH_SetMACConfig+0x1ee>
 80070ee:	2240      	movs	r2, #64	; 0x40
 80070f0:	e000      	b.n	80070f4 <ETH_SetMACConfig+0x1f0>
 80070f2:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80070f4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80070fc:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80070fe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8007106:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8007108:	4313      	orrs	r3, r2
 800710a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8007114:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68fa      	ldr	r2, [r7, #12]
 800711e:	430a      	orrs	r2, r1
 8007120:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8007124:	bf00      	nop
 8007126:	3714      	adds	r7, #20
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr
 8007130:	00048083 	.word	0x00048083
 8007134:	c0f88000 	.word	0xc0f88000
 8007138:	fffffef0 	.word	0xfffffef0

0800713c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800713c:	b480      	push	{r7}
 800713e:	b085      	sub	sp, #20
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	4b38      	ldr	r3, [pc, #224]	; (8007234 <ETH_SetDMAConfig+0xf8>)
 8007152:	4013      	ands	r3, r2
 8007154:	683a      	ldr	r2, [r7, #0]
 8007156:	6811      	ldr	r1, [r2, #0]
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	6812      	ldr	r2, [r2, #0]
 800715c:	430b      	orrs	r3, r1
 800715e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007162:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	791b      	ldrb	r3, [r3, #4]
 8007168:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800716e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	7b1b      	ldrb	r3, [r3, #12]
 8007174:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8007176:	4313      	orrs	r3, r2
 8007178:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007182:	685a      	ldr	r2, [r3, #4]
 8007184:	4b2c      	ldr	r3, [pc, #176]	; (8007238 <ETH_SetDMAConfig+0xfc>)
 8007186:	4013      	ands	r3, r2
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	6812      	ldr	r2, [r2, #0]
 800718c:	68f9      	ldr	r1, [r7, #12]
 800718e:	430b      	orrs	r3, r1
 8007190:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007194:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	7b5b      	ldrb	r3, [r3, #13]
 800719a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80071a0:	4313      	orrs	r3, r2
 80071a2:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071ac:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80071b0:	4b22      	ldr	r3, [pc, #136]	; (800723c <ETH_SetDMAConfig+0x100>)
 80071b2:	4013      	ands	r3, r2
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	6812      	ldr	r2, [r2, #0]
 80071b8:	68f9      	ldr	r1, [r7, #12]
 80071ba:	430b      	orrs	r3, r1
 80071bc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80071c0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	7d1b      	ldrb	r3, [r3, #20]
 80071cc:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80071ce:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	7f5b      	ldrb	r3, [r3, #29]
 80071d4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80071d6:	4313      	orrs	r3, r2
 80071d8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071e2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80071e6:	4b16      	ldr	r3, [pc, #88]	; (8007240 <ETH_SetDMAConfig+0x104>)
 80071e8:	4013      	ands	r3, r2
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	6812      	ldr	r2, [r2, #0]
 80071ee:	68f9      	ldr	r1, [r7, #12]
 80071f0:	430b      	orrs	r3, r1
 80071f2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80071f6:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	7f1b      	ldrb	r3, [r3, #28]
 80071fe:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8007204:	4313      	orrs	r3, r2
 8007206:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007210:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8007214:	4b0b      	ldr	r3, [pc, #44]	; (8007244 <ETH_SetDMAConfig+0x108>)
 8007216:	4013      	ands	r3, r2
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	6812      	ldr	r2, [r2, #0]
 800721c:	68f9      	ldr	r1, [r7, #12]
 800721e:	430b      	orrs	r3, r1
 8007220:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007224:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8007228:	bf00      	nop
 800722a:	3714      	adds	r7, #20
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr
 8007234:	ffff87fd 	.word	0xffff87fd
 8007238:	ffff2ffe 	.word	0xffff2ffe
 800723c:	fffec000 	.word	0xfffec000
 8007240:	ffc0efef 	.word	0xffc0efef
 8007244:	7fc0ffff 	.word	0x7fc0ffff

08007248 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b0a4      	sub	sp, #144	; 0x90
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8007250:	2301      	movs	r3, #1
 8007252:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007256:	2300      	movs	r3, #0
 8007258:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800725a:	2300      	movs	r3, #0
 800725c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007260:	2300      	movs	r3, #0
 8007262:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8007266:	2301      	movs	r3, #1
 8007268:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 800726c:	2301      	movs	r3, #1
 800726e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8007272:	2301      	movs	r3, #1
 8007274:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8007278:	2300      	movs	r3, #0
 800727a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800727e:	2301      	movs	r3, #1
 8007280:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8007284:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007288:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800728a:	2300      	movs	r3, #0
 800728c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8007290:	2300      	movs	r3, #0
 8007292:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8007294:	2300      	movs	r3, #0
 8007296:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800729a:	2300      	movs	r3, #0
 800729c:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80072a0:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80072a4:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80072a6:	2300      	movs	r3, #0
 80072a8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80072ac:	2300      	movs	r3, #0
 80072ae:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80072b0:	2301      	movs	r3, #1
 80072b2:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80072b6:	2300      	movs	r3, #0
 80072b8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80072bc:	2300      	movs	r3, #0
 80072be:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80072c2:	2300      	movs	r3, #0
 80072c4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80072c6:	2300      	movs	r3, #0
 80072c8:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80072ca:	2300      	movs	r3, #0
 80072cc:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80072ce:	2300      	movs	r3, #0
 80072d0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80072d4:	2300      	movs	r3, #0
 80072d6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80072da:	2301      	movs	r3, #1
 80072dc:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80072e0:	2320      	movs	r3, #32
 80072e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80072e6:	2301      	movs	r3, #1
 80072e8:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80072ec:	2300      	movs	r3, #0
 80072ee:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80072f2:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80072f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80072f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80072fc:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80072fe:	2300      	movs	r3, #0
 8007300:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8007304:	2302      	movs	r3, #2
 8007306:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800730a:	2300      	movs	r3, #0
 800730c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007310:	2300      	movs	r3, #0
 8007312:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8007316:	2300      	movs	r3, #0
 8007318:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800731c:	2301      	movs	r3, #1
 800731e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8007322:	2300      	movs	r3, #0
 8007324:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8007326:	2301      	movs	r3, #1
 8007328:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800732c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007330:	4619      	mov	r1, r3
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f7ff fde6 	bl	8006f04 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007338:	2301      	movs	r3, #1
 800733a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800733c:	2301      	movs	r3, #1
 800733e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8007340:	2300      	movs	r3, #0
 8007342:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8007344:	2300      	movs	r3, #0
 8007346:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800734a:	2300      	movs	r3, #0
 800734c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800734e:	2300      	movs	r3, #0
 8007350:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007352:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007356:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8007358:	2300      	movs	r3, #0
 800735a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800735c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007360:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8007362:	2300      	movs	r3, #0
 8007364:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8007368:	f44f 7306 	mov.w	r3, #536	; 0x218
 800736c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800736e:	f107 0308 	add.w	r3, r7, #8
 8007372:	4619      	mov	r1, r3
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f7ff fee1 	bl	800713c <ETH_SetDMAConfig>
}
 800737a:	bf00      	nop
 800737c:	3790      	adds	r7, #144	; 0x90
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}

08007382 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8007382:	b480      	push	{r7}
 8007384:	b085      	sub	sp, #20
 8007386:	af00      	add	r7, sp, #0
 8007388:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800738a:	2300      	movs	r3, #0
 800738c:	60fb      	str	r3, [r7, #12]
 800738e:	e01d      	b.n	80073cc <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	68d9      	ldr	r1, [r3, #12]
 8007394:	68fa      	ldr	r2, [r7, #12]
 8007396:	4613      	mov	r3, r2
 8007398:	005b      	lsls	r3, r3, #1
 800739a:	4413      	add	r3, r2
 800739c:	00db      	lsls	r3, r3, #3
 800739e:	440b      	add	r3, r1
 80073a0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	2200      	movs	r2, #0
 80073a6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	2200      	movs	r2, #0
 80073ac:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	2200      	movs	r2, #0
 80073b2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	2200      	movs	r2, #0
 80073b8:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80073ba:	68b9      	ldr	r1, [r7, #8]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	3206      	adds	r2, #6
 80073c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	3301      	adds	r3, #1
 80073ca:	60fb      	str	r3, [r7, #12]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2b03      	cmp	r3, #3
 80073d0:	d9de      	bls.n	8007390 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073e0:	461a      	mov	r2, r3
 80073e2:	2303      	movs	r3, #3
 80073e4:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	68da      	ldr	r2, [r3, #12]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073f4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	68da      	ldr	r2, [r3, #12]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007404:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8007408:	bf00      	nop
 800740a:	3714      	adds	r7, #20
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8007414:	b480      	push	{r7}
 8007416:	b085      	sub	sp, #20
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800741c:	2300      	movs	r3, #0
 800741e:	60fb      	str	r3, [r7, #12]
 8007420:	e023      	b.n	800746a <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6919      	ldr	r1, [r3, #16]
 8007426:	68fa      	ldr	r2, [r7, #12]
 8007428:	4613      	mov	r3, r2
 800742a:	005b      	lsls	r3, r3, #1
 800742c:	4413      	add	r3, r2
 800742e:	00db      	lsls	r3, r3, #3
 8007430:	440b      	add	r3, r1
 8007432:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	2200      	movs	r2, #0
 8007438:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	2200      	movs	r2, #0
 800743e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	2200      	movs	r2, #0
 8007444:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	2200      	movs	r2, #0
 800744a:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	2200      	movs	r2, #0
 8007450:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	2200      	movs	r2, #0
 8007456:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007458:	68b9      	ldr	r1, [r7, #8]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68fa      	ldr	r2, [r7, #12]
 800745e:	3212      	adds	r2, #18
 8007460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	3301      	adds	r3, #1
 8007468:	60fb      	str	r3, [r7, #12]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2b03      	cmp	r3, #3
 800746e:	d9d8      	bls.n	8007422 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007496:	461a      	mov	r2, r3
 8007498:	2303      	movs	r3, #3
 800749a:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	691a      	ldr	r2, [r3, #16]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80074aa:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	f103 0248 	add.w	r2, r3, #72	; 0x48
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80074be:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 80074c2:	bf00      	nop
 80074c4:	3714      	adds	r7, #20
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
	...

080074d0 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b08d      	sub	sp, #52	; 0x34
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	3318      	adds	r3, #24
 80074e0:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	691b      	ldr	r3, [r3, #16]
 80074e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	691b      	ldr	r3, [r3, #16]
 80074ec:	613b      	str	r3, [r7, #16]
  uint32_t idx;
  uint32_t descnbr = 0;
 80074ee:	2300      	movs	r3, #0
 80074f0:	627b      	str	r3, [r7, #36]	; 0x24
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074fa:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 8007502:	2300      	movs	r3, #0
 8007504:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8007506:	6a3b      	ldr	r3, [r7, #32]
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800750e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007512:	d007      	beq.n	8007524 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8007514:	697a      	ldr	r2, [r7, #20]
 8007516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007518:	3304      	adds	r3, #4
 800751a:	009b      	lsls	r3, r3, #2
 800751c:	4413      	add	r3, r2
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d001      	beq.n	8007528 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8007524:	2302      	movs	r3, #2
 8007526:	e259      	b.n	80079dc <ETH_Prepare_Tx_Descriptors+0x50c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 0304 	and.w	r3, r3, #4
 8007530:	2b00      	cmp	r3, #0
 8007532:	d044      	beq.n	80075be <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8007534:	6a3b      	ldr	r3, [r7, #32]
 8007536:	68da      	ldr	r2, [r3, #12]
 8007538:	4b75      	ldr	r3, [pc, #468]	; (8007710 <ETH_Prepare_Tx_Descriptors+0x240>)
 800753a:	4013      	ands	r3, r2
 800753c:	68ba      	ldr	r2, [r7, #8]
 800753e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007540:	431a      	orrs	r2, r3
 8007542:	6a3b      	ldr	r3, [r7, #32]
 8007544:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8007546:	6a3b      	ldr	r3, [r7, #32]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800754e:	6a3b      	ldr	r3, [r7, #32]
 8007550:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007560:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0308 	and.w	r3, r3, #8
 800756a:	2b00      	cmp	r3, #0
 800756c:	d027      	beq.n	80075be <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800756e:	6a3b      	ldr	r3, [r7, #32]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	b29a      	uxth	r2, r3
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007578:	041b      	lsls	r3, r3, #16
 800757a:	431a      	orrs	r2, r3
 800757c:	6a3b      	ldr	r3, [r7, #32]
 800757e:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8007580:	6a3b      	ldr	r3, [r7, #32]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007588:	6a3b      	ldr	r3, [r7, #32]
 800758a:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 800758c:	6a3b      	ldr	r3, [r7, #32]
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007598:	431a      	orrs	r2, r3
 800759a:	6a3b      	ldr	r3, [r7, #32]
 800759c:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80075ac:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80075bc:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 0310 	and.w	r3, r3, #16
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d00e      	beq.n	80075e8 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80075ca:	6a3b      	ldr	r3, [r7, #32]
 80075cc:	689a      	ldr	r2, [r3, #8]
 80075ce:	4b51      	ldr	r3, [pc, #324]	; (8007714 <ETH_Prepare_Tx_Descriptors+0x244>)
 80075d0:	4013      	ands	r3, r2
 80075d2:	68ba      	ldr	r2, [r7, #8]
 80075d4:	6992      	ldr	r2, [r2, #24]
 80075d6:	431a      	orrs	r2, r3
 80075d8:	6a3b      	ldr	r3, [r7, #32]
 80075da:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 80075dc:	6a3b      	ldr	r3, [r7, #32]
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80075e4:	6a3b      	ldr	r3, [r7, #32]
 80075e6:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f003 0304 	and.w	r3, r3, #4
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d105      	bne.n	8007600 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 0310 	and.w	r3, r3, #16
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d036      	beq.n	800766e <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8007600:	6a3b      	ldr	r3, [r7, #32]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007608:	6a3b      	ldr	r3, [r7, #32]
 800760a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800760c:	f3bf 8f5f 	dmb	sy
}
 8007610:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800761a:	6a3b      	ldr	r3, [r7, #32]
 800761c:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800761e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007620:	3301      	adds	r3, #1
 8007622:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007626:	2b03      	cmp	r3, #3
 8007628:	d902      	bls.n	8007630 <ETH_Prepare_Tx_Descriptors+0x160>
 800762a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800762c:	3b04      	subs	r3, #4
 800762e:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007638:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 800763a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763c:	3301      	adds	r3, #1
 800763e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8007640:	6a3b      	ldr	r3, [r7, #32]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007648:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800764c:	d10f      	bne.n	800766e <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	693a      	ldr	r2, [r7, #16]
 8007652:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007656:	623b      	str	r3, [r7, #32]
  __ASM volatile ("dmb 0xF":::"memory");
 8007658:	f3bf 8f5f 	dmb	sy
}
 800765c:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800765e:	6a3b      	ldr	r3, [r7, #32]
 8007660:	68db      	ldr	r3, [r3, #12]
 8007662:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007666:	6a3b      	ldr	r3, [r7, #32]
 8007668:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 800766a:	2302      	movs	r3, #2
 800766c:	e1b6      	b.n	80079dc <ETH_Prepare_Tx_Descriptors+0x50c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 800766e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007670:	3301      	adds	r3, #1
 8007672:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	461a      	mov	r2, r3
 800767a:	6a3b      	ldr	r3, [r7, #32]
 800767c:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800767e:	6a3b      	ldr	r3, [r7, #32]
 8007680:	689a      	ldr	r2, [r3, #8]
 8007682:	4b24      	ldr	r3, [pc, #144]	; (8007714 <ETH_Prepare_Tx_Descriptors+0x244>)
 8007684:	4013      	ands	r3, r2
 8007686:	69fa      	ldr	r2, [r7, #28]
 8007688:	6852      	ldr	r2, [r2, #4]
 800768a:	431a      	orrs	r2, r3
 800768c:	6a3b      	ldr	r3, [r7, #32]
 800768e:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8007690:	69fb      	ldr	r3, [r7, #28]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d012      	beq.n	80076be <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8007698:	69fb      	ldr	r3, [r7, #28]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	461a      	mov	r2, r3
 80076a4:	6a3b      	ldr	r3, [r7, #32]
 80076a6:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80076a8:	6a3b      	ldr	r3, [r7, #32]
 80076aa:	689a      	ldr	r2, [r3, #8]
 80076ac:	4b1a      	ldr	r3, [pc, #104]	; (8007718 <ETH_Prepare_Tx_Descriptors+0x248>)
 80076ae:	4013      	ands	r3, r2
 80076b0:	69fa      	ldr	r2, [r7, #28]
 80076b2:	6852      	ldr	r2, [r2, #4]
 80076b4:	0412      	lsls	r2, r2, #16
 80076b6:	431a      	orrs	r2, r3
 80076b8:	6a3b      	ldr	r3, [r7, #32]
 80076ba:	609a      	str	r2, [r3, #8]
 80076bc:	e008      	b.n	80076d0 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80076be:	6a3b      	ldr	r3, [r7, #32]
 80076c0:	2200      	movs	r2, #0
 80076c2:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80076c4:	6a3b      	ldr	r3, [r7, #32]
 80076c6:	689a      	ldr	r2, [r3, #8]
 80076c8:	4b13      	ldr	r3, [pc, #76]	; (8007718 <ETH_Prepare_Tx_Descriptors+0x248>)
 80076ca:	4013      	ands	r3, r2
 80076cc:	6a3a      	ldr	r2, [r7, #32]
 80076ce:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 0310 	and.w	r3, r3, #16
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d021      	beq.n	8007720 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 80076dc:	6a3b      	ldr	r3, [r7, #32]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	6a1b      	ldr	r3, [r3, #32]
 80076e8:	04db      	lsls	r3, r3, #19
 80076ea:	431a      	orrs	r2, r3
 80076ec:	6a3b      	ldr	r3, [r7, #32]
 80076ee:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	68da      	ldr	r2, [r3, #12]
 80076f4:	4b09      	ldr	r3, [pc, #36]	; (800771c <ETH_Prepare_Tx_Descriptors+0x24c>)
 80076f6:	4013      	ands	r3, r2
 80076f8:	68ba      	ldr	r2, [r7, #8]
 80076fa:	69d2      	ldr	r2, [r2, #28]
 80076fc:	431a      	orrs	r2, r3
 80076fe:	6a3b      	ldr	r3, [r7, #32]
 8007700:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8007702:	6a3b      	ldr	r3, [r7, #32]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800770a:	6a3b      	ldr	r3, [r7, #32]
 800770c:	60da      	str	r2, [r3, #12]
 800770e:	e02e      	b.n	800776e <ETH_Prepare_Tx_Descriptors+0x29e>
 8007710:	ffff0000 	.word	0xffff0000
 8007714:	ffffc000 	.word	0xffffc000
 8007718:	c000ffff 	.word	0xc000ffff
 800771c:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8007720:	6a3b      	ldr	r3, [r7, #32]
 8007722:	68da      	ldr	r2, [r3, #12]
 8007724:	4b7b      	ldr	r3, [pc, #492]	; (8007914 <ETH_Prepare_Tx_Descriptors+0x444>)
 8007726:	4013      	ands	r3, r2
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	6852      	ldr	r2, [r2, #4]
 800772c:	431a      	orrs	r2, r3
 800772e:	6a3b      	ldr	r3, [r7, #32]
 8007730:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 0301 	and.w	r3, r3, #1
 800773a:	2b00      	cmp	r3, #0
 800773c:	d008      	beq.n	8007750 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800773e:	6a3b      	ldr	r3, [r7, #32]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	431a      	orrs	r2, r3
 800774c:	6a3b      	ldr	r3, [r7, #32]
 800774e:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 0320 	and.w	r3, r3, #32
 8007758:	2b00      	cmp	r3, #0
 800775a:	d008      	beq.n	800776e <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 800775c:	6a3b      	ldr	r3, [r7, #32]
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	691b      	ldr	r3, [r3, #16]
 8007768:	431a      	orrs	r2, r3
 800776a:	6a3b      	ldr	r3, [r7, #32]
 800776c:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 0304 	and.w	r3, r3, #4
 8007776:	2b00      	cmp	r3, #0
 8007778:	d008      	beq.n	800778c <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 800777a:	6a3b      	ldr	r3, [r7, #32]
 800777c:	689b      	ldr	r3, [r3, #8]
 800777e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007786:	431a      	orrs	r2, r3
 8007788:	6a3b      	ldr	r3, [r7, #32]
 800778a:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800778c:	6a3b      	ldr	r3, [r7, #32]
 800778e:	68db      	ldr	r3, [r3, #12]
 8007790:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007794:	6a3b      	ldr	r3, [r7, #32]
 8007796:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8007798:	6a3b      	ldr	r3, [r7, #32]
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80077a0:	6a3b      	ldr	r3, [r7, #32]
 80077a2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80077a4:	f3bf 8f5f 	dmb	sy
}
 80077a8:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80077aa:	6a3b      	ldr	r3, [r7, #32]
 80077ac:	68db      	ldr	r3, [r3, #12]
 80077ae:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80077b2:	6a3b      	ldr	r3, [r7, #32]
 80077b4:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f003 0302 	and.w	r3, r3, #2
 80077be:	2b00      	cmp	r3, #0
 80077c0:	f000 80da 	beq.w	8007978 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80077c4:	6a3b      	ldr	r3, [r7, #32]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	68db      	ldr	r3, [r3, #12]
 80077d0:	431a      	orrs	r2, r3
 80077d2:	6a3b      	ldr	r3, [r7, #32]
 80077d4:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80077d6:	e0cf      	b.n	8007978 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80077d8:	6a3b      	ldr	r3, [r7, #32]
 80077da:	68db      	ldr	r3, [r3, #12]
 80077dc:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80077e0:	6a3b      	ldr	r3, [r7, #32]
 80077e2:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80077e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077e6:	3301      	adds	r3, #1
 80077e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ec:	2b03      	cmp	r3, #3
 80077ee:	d902      	bls.n	80077f6 <ETH_Prepare_Tx_Descriptors+0x326>
 80077f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077f2:	3b04      	subs	r3, #4
 80077f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077fe:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8007800:	6a3b      	ldr	r3, [r7, #32]
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007808:	6a3b      	ldr	r3, [r7, #32]
 800780a:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 800780c:	6a3b      	ldr	r3, [r7, #32]
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007814:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007818:	d007      	beq.n	800782a <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800781e:	3304      	adds	r3, #4
 8007820:	009b      	lsls	r3, r3, #2
 8007822:	4413      	add	r3, r2
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d029      	beq.n	800787e <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007836:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8007838:	2300      	movs	r3, #0
 800783a:	62bb      	str	r3, [r7, #40]	; 0x28
 800783c:	e019      	b.n	8007872 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 800783e:	f3bf 8f5f 	dmb	sy
}
 8007842:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8007844:	6a3b      	ldr	r3, [r7, #32]
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8007850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007852:	3301      	adds	r3, #1
 8007854:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007858:	2b03      	cmp	r3, #3
 800785a:	d902      	bls.n	8007862 <ETH_Prepare_Tx_Descriptors+0x392>
 800785c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800785e:	3b04      	subs	r3, #4
 8007860:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800786a:	623b      	str	r3, [r7, #32]
      for (idx = 0; idx < descnbr; idx ++)
 800786c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800786e:	3301      	adds	r3, #1
 8007870:	62bb      	str	r3, [r7, #40]	; 0x28
 8007872:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007876:	429a      	cmp	r2, r3
 8007878:	d3e1      	bcc.n	800783e <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 800787a:	2302      	movs	r3, #2
 800787c:	e0ae      	b.n	80079dc <ETH_Prepare_Tx_Descriptors+0x50c>
    }

    descnbr += 1U;
 800787e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007880:	3301      	adds	r3, #1
 8007882:	627b      	str	r3, [r7, #36]	; 0x24

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	461a      	mov	r2, r3
 8007890:	6a3b      	ldr	r3, [r7, #32]
 8007892:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8007894:	6a3b      	ldr	r3, [r7, #32]
 8007896:	689a      	ldr	r2, [r3, #8]
 8007898:	4b1f      	ldr	r3, [pc, #124]	; (8007918 <ETH_Prepare_Tx_Descriptors+0x448>)
 800789a:	4013      	ands	r3, r2
 800789c:	69fa      	ldr	r2, [r7, #28]
 800789e:	6852      	ldr	r2, [r2, #4]
 80078a0:	431a      	orrs	r2, r3
 80078a2:	6a3b      	ldr	r3, [r7, #32]
 80078a4:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 80078a6:	69fb      	ldr	r3, [r7, #28]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d012      	beq.n	80078d4 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	461a      	mov	r2, r3
 80078ba:	6a3b      	ldr	r3, [r7, #32]
 80078bc:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80078be:	6a3b      	ldr	r3, [r7, #32]
 80078c0:	689a      	ldr	r2, [r3, #8]
 80078c2:	4b16      	ldr	r3, [pc, #88]	; (800791c <ETH_Prepare_Tx_Descriptors+0x44c>)
 80078c4:	4013      	ands	r3, r2
 80078c6:	69fa      	ldr	r2, [r7, #28]
 80078c8:	6852      	ldr	r2, [r2, #4]
 80078ca:	0412      	lsls	r2, r2, #16
 80078cc:	431a      	orrs	r2, r3
 80078ce:	6a3b      	ldr	r3, [r7, #32]
 80078d0:	609a      	str	r2, [r3, #8]
 80078d2:	e008      	b.n	80078e6 <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 80078d4:	6a3b      	ldr	r3, [r7, #32]
 80078d6:	2200      	movs	r2, #0
 80078d8:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80078da:	6a3b      	ldr	r3, [r7, #32]
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	4b0f      	ldr	r3, [pc, #60]	; (800791c <ETH_Prepare_Tx_Descriptors+0x44c>)
 80078e0:	4013      	ands	r3, r2
 80078e2:	6a3a      	ldr	r2, [r7, #32]
 80078e4:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f003 0310 	and.w	r3, r3, #16
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d018      	beq.n	8007924 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80078f2:	6a3b      	ldr	r3, [r7, #32]
 80078f4:	68da      	ldr	r2, [r3, #12]
 80078f6:	4b0a      	ldr	r3, [pc, #40]	; (8007920 <ETH_Prepare_Tx_Descriptors+0x450>)
 80078f8:	4013      	ands	r3, r2
 80078fa:	68ba      	ldr	r2, [r7, #8]
 80078fc:	69d2      	ldr	r2, [r2, #28]
 80078fe:	431a      	orrs	r2, r3
 8007900:	6a3b      	ldr	r3, [r7, #32]
 8007902:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8007904:	6a3b      	ldr	r3, [r7, #32]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800790c:	6a3b      	ldr	r3, [r7, #32]
 800790e:	60da      	str	r2, [r3, #12]
 8007910:	e020      	b.n	8007954 <ETH_Prepare_Tx_Descriptors+0x484>
 8007912:	bf00      	nop
 8007914:	ffff8000 	.word	0xffff8000
 8007918:	ffffc000 	.word	0xffffc000
 800791c:	c000ffff 	.word	0xc000ffff
 8007920:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8007924:	6a3b      	ldr	r3, [r7, #32]
 8007926:	68da      	ldr	r2, [r3, #12]
 8007928:	4b2f      	ldr	r3, [pc, #188]	; (80079e8 <ETH_Prepare_Tx_Descriptors+0x518>)
 800792a:	4013      	ands	r3, r2
 800792c:	68ba      	ldr	r2, [r7, #8]
 800792e:	6852      	ldr	r2, [r2, #4]
 8007930:	431a      	orrs	r2, r3
 8007932:	6a3b      	ldr	r3, [r7, #32]
 8007934:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 0301 	and.w	r3, r3, #1
 800793e:	2b00      	cmp	r3, #0
 8007940:	d008      	beq.n	8007954 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8007942:	6a3b      	ldr	r3, [r7, #32]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	431a      	orrs	r2, r3
 8007950:	6a3b      	ldr	r3, [r7, #32]
 8007952:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	3301      	adds	r3, #1
 8007958:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 800795a:	f3bf 8f5f 	dmb	sy
}
 800795e:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8007960:	6a3b      	ldr	r3, [r7, #32]
 8007962:	68db      	ldr	r3, [r3, #12]
 8007964:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007968:	6a3b      	ldr	r3, [r7, #32]
 800796a:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 800796c:	6a3b      	ldr	r3, [r7, #32]
 800796e:	68db      	ldr	r3, [r3, #12]
 8007970:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007974:	6a3b      	ldr	r3, [r7, #32]
 8007976:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	2b00      	cmp	r3, #0
 800797e:	f47f af2b 	bne.w	80077d8 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d006      	beq.n	8007996 <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8007988:	6a3b      	ldr	r3, [r7, #32]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007990:	6a3b      	ldr	r3, [r7, #32]
 8007992:	609a      	str	r2, [r3, #8]
 8007994:	e005      	b.n	80079a2 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8007996:	6a3b      	ldr	r3, [r7, #32]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800799e:	6a3b      	ldr	r3, [r7, #32]
 80079a0:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80079a2:	6a3b      	ldr	r3, [r7, #32]
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80079aa:	6a3b      	ldr	r3, [r7, #32]
 80079ac:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079b2:	6979      	ldr	r1, [r7, #20]
 80079b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079b6:	3304      	adds	r3, #4
 80079b8:	009b      	lsls	r3, r3, #2
 80079ba:	440b      	add	r3, r1
 80079bc:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079c2:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80079c4:	b672      	cpsid	i
}
 80079c6:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079cc:	69bb      	ldr	r3, [r7, #24]
 80079ce:	4413      	add	r3, r2
 80079d0:	1c5a      	adds	r2, r3, #1
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 80079d6:	b662      	cpsie	i
}
 80079d8:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80079da:	2300      	movs	r3, #0
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3734      	adds	r7, #52	; 0x34
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr
 80079e8:	ffff8000 	.word	0xffff8000

080079ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b089      	sub	sp, #36	; 0x24
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80079f6:	2300      	movs	r3, #0
 80079f8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80079fa:	4b89      	ldr	r3, [pc, #548]	; (8007c20 <HAL_GPIO_Init+0x234>)
 80079fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80079fe:	e194      	b.n	8007d2a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	2101      	movs	r1, #1
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	fa01 f303 	lsl.w	r3, r1, r3
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f000 8186 	beq.w	8007d24 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	f003 0303 	and.w	r3, r3, #3
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d005      	beq.n	8007a30 <HAL_GPIO_Init+0x44>
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	f003 0303 	and.w	r3, r3, #3
 8007a2c:	2b02      	cmp	r3, #2
 8007a2e:	d130      	bne.n	8007a92 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	005b      	lsls	r3, r3, #1
 8007a3a:	2203      	movs	r2, #3
 8007a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a40:	43db      	mvns	r3, r3
 8007a42:	69ba      	ldr	r2, [r7, #24]
 8007a44:	4013      	ands	r3, r2
 8007a46:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	68da      	ldr	r2, [r3, #12]
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	005b      	lsls	r3, r3, #1
 8007a50:	fa02 f303 	lsl.w	r3, r2, r3
 8007a54:	69ba      	ldr	r2, [r7, #24]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	69ba      	ldr	r2, [r7, #24]
 8007a5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007a66:	2201      	movs	r2, #1
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a6e:	43db      	mvns	r3, r3
 8007a70:	69ba      	ldr	r2, [r7, #24]
 8007a72:	4013      	ands	r3, r2
 8007a74:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	091b      	lsrs	r3, r3, #4
 8007a7c:	f003 0201 	and.w	r2, r3, #1
 8007a80:	69fb      	ldr	r3, [r7, #28]
 8007a82:	fa02 f303 	lsl.w	r3, r2, r3
 8007a86:	69ba      	ldr	r2, [r7, #24]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	69ba      	ldr	r2, [r7, #24]
 8007a90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	f003 0303 	and.w	r3, r3, #3
 8007a9a:	2b03      	cmp	r3, #3
 8007a9c:	d017      	beq.n	8007ace <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68db      	ldr	r3, [r3, #12]
 8007aa2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	005b      	lsls	r3, r3, #1
 8007aa8:	2203      	movs	r2, #3
 8007aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8007aae:	43db      	mvns	r3, r3
 8007ab0:	69ba      	ldr	r2, [r7, #24]
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	689a      	ldr	r2, [r3, #8]
 8007aba:	69fb      	ldr	r3, [r7, #28]
 8007abc:	005b      	lsls	r3, r3, #1
 8007abe:	fa02 f303 	lsl.w	r3, r2, r3
 8007ac2:	69ba      	ldr	r2, [r7, #24]
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	69ba      	ldr	r2, [r7, #24]
 8007acc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	f003 0303 	and.w	r3, r3, #3
 8007ad6:	2b02      	cmp	r3, #2
 8007ad8:	d123      	bne.n	8007b22 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	08da      	lsrs	r2, r3, #3
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	3208      	adds	r2, #8
 8007ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007ae8:	69fb      	ldr	r3, [r7, #28]
 8007aea:	f003 0307 	and.w	r3, r3, #7
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	220f      	movs	r2, #15
 8007af2:	fa02 f303 	lsl.w	r3, r2, r3
 8007af6:	43db      	mvns	r3, r3
 8007af8:	69ba      	ldr	r2, [r7, #24]
 8007afa:	4013      	ands	r3, r2
 8007afc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	691a      	ldr	r2, [r3, #16]
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	f003 0307 	and.w	r3, r3, #7
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b0e:	69ba      	ldr	r2, [r7, #24]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007b14:	69fb      	ldr	r3, [r7, #28]
 8007b16:	08da      	lsrs	r2, r3, #3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	3208      	adds	r2, #8
 8007b1c:	69b9      	ldr	r1, [r7, #24]
 8007b1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007b28:	69fb      	ldr	r3, [r7, #28]
 8007b2a:	005b      	lsls	r3, r3, #1
 8007b2c:	2203      	movs	r2, #3
 8007b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b32:	43db      	mvns	r3, r3
 8007b34:	69ba      	ldr	r2, [r7, #24]
 8007b36:	4013      	ands	r3, r2
 8007b38:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	f003 0203 	and.w	r2, r3, #3
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	005b      	lsls	r3, r3, #1
 8007b46:	fa02 f303 	lsl.w	r3, r2, r3
 8007b4a:	69ba      	ldr	r2, [r7, #24]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	69ba      	ldr	r2, [r7, #24]
 8007b54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	f000 80e0 	beq.w	8007d24 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b64:	4b2f      	ldr	r3, [pc, #188]	; (8007c24 <HAL_GPIO_Init+0x238>)
 8007b66:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007b6a:	4a2e      	ldr	r2, [pc, #184]	; (8007c24 <HAL_GPIO_Init+0x238>)
 8007b6c:	f043 0302 	orr.w	r3, r3, #2
 8007b70:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007b74:	4b2b      	ldr	r3, [pc, #172]	; (8007c24 <HAL_GPIO_Init+0x238>)
 8007b76:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007b7a:	f003 0302 	and.w	r3, r3, #2
 8007b7e:	60fb      	str	r3, [r7, #12]
 8007b80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007b82:	4a29      	ldr	r2, [pc, #164]	; (8007c28 <HAL_GPIO_Init+0x23c>)
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	089b      	lsrs	r3, r3, #2
 8007b88:	3302      	adds	r3, #2
 8007b8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	f003 0303 	and.w	r3, r3, #3
 8007b96:	009b      	lsls	r3, r3, #2
 8007b98:	220f      	movs	r2, #15
 8007b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b9e:	43db      	mvns	r3, r3
 8007ba0:	69ba      	ldr	r2, [r7, #24]
 8007ba2:	4013      	ands	r3, r2
 8007ba4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a20      	ldr	r2, [pc, #128]	; (8007c2c <HAL_GPIO_Init+0x240>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d052      	beq.n	8007c54 <HAL_GPIO_Init+0x268>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a1f      	ldr	r2, [pc, #124]	; (8007c30 <HAL_GPIO_Init+0x244>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d031      	beq.n	8007c1a <HAL_GPIO_Init+0x22e>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a1e      	ldr	r2, [pc, #120]	; (8007c34 <HAL_GPIO_Init+0x248>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d02b      	beq.n	8007c16 <HAL_GPIO_Init+0x22a>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a1d      	ldr	r2, [pc, #116]	; (8007c38 <HAL_GPIO_Init+0x24c>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d025      	beq.n	8007c12 <HAL_GPIO_Init+0x226>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	4a1c      	ldr	r2, [pc, #112]	; (8007c3c <HAL_GPIO_Init+0x250>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d01f      	beq.n	8007c0e <HAL_GPIO_Init+0x222>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a1b      	ldr	r2, [pc, #108]	; (8007c40 <HAL_GPIO_Init+0x254>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d019      	beq.n	8007c0a <HAL_GPIO_Init+0x21e>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a1a      	ldr	r2, [pc, #104]	; (8007c44 <HAL_GPIO_Init+0x258>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d013      	beq.n	8007c06 <HAL_GPIO_Init+0x21a>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	4a19      	ldr	r2, [pc, #100]	; (8007c48 <HAL_GPIO_Init+0x25c>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d00d      	beq.n	8007c02 <HAL_GPIO_Init+0x216>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a18      	ldr	r2, [pc, #96]	; (8007c4c <HAL_GPIO_Init+0x260>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d007      	beq.n	8007bfe <HAL_GPIO_Init+0x212>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a17      	ldr	r2, [pc, #92]	; (8007c50 <HAL_GPIO_Init+0x264>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d101      	bne.n	8007bfa <HAL_GPIO_Init+0x20e>
 8007bf6:	2309      	movs	r3, #9
 8007bf8:	e02d      	b.n	8007c56 <HAL_GPIO_Init+0x26a>
 8007bfa:	230a      	movs	r3, #10
 8007bfc:	e02b      	b.n	8007c56 <HAL_GPIO_Init+0x26a>
 8007bfe:	2308      	movs	r3, #8
 8007c00:	e029      	b.n	8007c56 <HAL_GPIO_Init+0x26a>
 8007c02:	2307      	movs	r3, #7
 8007c04:	e027      	b.n	8007c56 <HAL_GPIO_Init+0x26a>
 8007c06:	2306      	movs	r3, #6
 8007c08:	e025      	b.n	8007c56 <HAL_GPIO_Init+0x26a>
 8007c0a:	2305      	movs	r3, #5
 8007c0c:	e023      	b.n	8007c56 <HAL_GPIO_Init+0x26a>
 8007c0e:	2304      	movs	r3, #4
 8007c10:	e021      	b.n	8007c56 <HAL_GPIO_Init+0x26a>
 8007c12:	2303      	movs	r3, #3
 8007c14:	e01f      	b.n	8007c56 <HAL_GPIO_Init+0x26a>
 8007c16:	2302      	movs	r3, #2
 8007c18:	e01d      	b.n	8007c56 <HAL_GPIO_Init+0x26a>
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e01b      	b.n	8007c56 <HAL_GPIO_Init+0x26a>
 8007c1e:	bf00      	nop
 8007c20:	58000080 	.word	0x58000080
 8007c24:	58024400 	.word	0x58024400
 8007c28:	58000400 	.word	0x58000400
 8007c2c:	58020000 	.word	0x58020000
 8007c30:	58020400 	.word	0x58020400
 8007c34:	58020800 	.word	0x58020800
 8007c38:	58020c00 	.word	0x58020c00
 8007c3c:	58021000 	.word	0x58021000
 8007c40:	58021400 	.word	0x58021400
 8007c44:	58021800 	.word	0x58021800
 8007c48:	58021c00 	.word	0x58021c00
 8007c4c:	58022000 	.word	0x58022000
 8007c50:	58022400 	.word	0x58022400
 8007c54:	2300      	movs	r3, #0
 8007c56:	69fa      	ldr	r2, [r7, #28]
 8007c58:	f002 0203 	and.w	r2, r2, #3
 8007c5c:	0092      	lsls	r2, r2, #2
 8007c5e:	4093      	lsls	r3, r2
 8007c60:	69ba      	ldr	r2, [r7, #24]
 8007c62:	4313      	orrs	r3, r2
 8007c64:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007c66:	4938      	ldr	r1, [pc, #224]	; (8007d48 <HAL_GPIO_Init+0x35c>)
 8007c68:	69fb      	ldr	r3, [r7, #28]
 8007c6a:	089b      	lsrs	r3, r3, #2
 8007c6c:	3302      	adds	r3, #2
 8007c6e:	69ba      	ldr	r2, [r7, #24]
 8007c70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007c74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	43db      	mvns	r3, r3
 8007c80:	69ba      	ldr	r2, [r7, #24]
 8007c82:	4013      	ands	r3, r2
 8007c84:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d003      	beq.n	8007c9a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007c92:	69ba      	ldr	r2, [r7, #24]
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007c9a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007ca2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	43db      	mvns	r3, r3
 8007cae:	69ba      	ldr	r2, [r7, #24]
 8007cb0:	4013      	ands	r3, r2
 8007cb2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d003      	beq.n	8007cc8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007cc0:	69ba      	ldr	r2, [r7, #24]
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007cc8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	43db      	mvns	r3, r3
 8007cda:	69ba      	ldr	r2, [r7, #24]
 8007cdc:	4013      	ands	r3, r2
 8007cde:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d003      	beq.n	8007cf4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007cec:	69ba      	ldr	r2, [r7, #24]
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	69ba      	ldr	r2, [r7, #24]
 8007cf8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	43db      	mvns	r3, r3
 8007d04:	69ba      	ldr	r2, [r7, #24]
 8007d06:	4013      	ands	r3, r2
 8007d08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d003      	beq.n	8007d1e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007d16:	69ba      	ldr	r2, [r7, #24]
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	69ba      	ldr	r2, [r7, #24]
 8007d22:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	3301      	adds	r3, #1
 8007d28:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	69fb      	ldr	r3, [r7, #28]
 8007d30:	fa22 f303 	lsr.w	r3, r2, r3
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	f47f ae63 	bne.w	8007a00 <HAL_GPIO_Init+0x14>
  }
}
 8007d3a:	bf00      	nop
 8007d3c:	bf00      	nop
 8007d3e:	3724      	adds	r7, #36	; 0x24
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr
 8007d48:	58000400 	.word	0x58000400

08007d4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b085      	sub	sp, #20
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	460b      	mov	r3, r1
 8007d56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	691a      	ldr	r2, [r3, #16]
 8007d5c:	887b      	ldrh	r3, [r7, #2]
 8007d5e:	4013      	ands	r3, r2
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d002      	beq.n	8007d6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007d64:	2301      	movs	r3, #1
 8007d66:	73fb      	strb	r3, [r7, #15]
 8007d68:	e001      	b.n	8007d6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3714      	adds	r7, #20
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	460b      	mov	r3, r1
 8007d86:	807b      	strh	r3, [r7, #2]
 8007d88:	4613      	mov	r3, r2
 8007d8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007d8c:	787b      	ldrb	r3, [r7, #1]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d003      	beq.n	8007d9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007d92:	887a      	ldrh	r2, [r7, #2]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007d98:	e003      	b.n	8007da2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007d9a:	887b      	ldrh	r3, [r7, #2]
 8007d9c:	041a      	lsls	r2, r3, #16
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	619a      	str	r2, [r3, #24]
}
 8007da2:	bf00      	nop
 8007da4:	370c      	adds	r7, #12
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr

08007dae <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007dae:	b480      	push	{r7}
 8007db0:	b085      	sub	sp, #20
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
 8007db6:	460b      	mov	r3, r1
 8007db8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	695b      	ldr	r3, [r3, #20]
 8007dbe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007dc0:	887a      	ldrh	r2, [r7, #2]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	041a      	lsls	r2, r3, #16
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	43d9      	mvns	r1, r3
 8007dcc:	887b      	ldrh	r3, [r7, #2]
 8007dce:	400b      	ands	r3, r1
 8007dd0:	431a      	orrs	r2, r3
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	619a      	str	r2, [r3, #24]
}
 8007dd6:	bf00      	nop
 8007dd8:	3714      	adds	r7, #20
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr

08007de2 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007de2:	b580      	push	{r7, lr}
 8007de4:	b082      	sub	sp, #8
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	4603      	mov	r3, r0
 8007dea:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8007dec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007df0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007df4:	88fb      	ldrh	r3, [r7, #6]
 8007df6:	4013      	ands	r3, r2
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d008      	beq.n	8007e0e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007dfc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007e00:	88fb      	ldrh	r3, [r7, #6]
 8007e02:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007e06:	88fb      	ldrh	r3, [r7, #6]
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f000 f804 	bl	8007e16 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8007e0e:	bf00      	nop
 8007e10:	3708      	adds	r7, #8
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}

08007e16 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007e16:	b480      	push	{r7}
 8007e18:	b083      	sub	sp, #12
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007e20:	bf00      	nop
 8007e22:	370c      	adds	r7, #12
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr

08007e2c <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b086      	sub	sp, #24
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d101      	bne.n	8007e3e <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e0bd      	b.n	8007fba <HAL_HRTIM_Init+0x18e>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2202      	movs	r2, #2
 8007e42:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2200      	movs	r2, #0
 8007e62:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	f003 0301 	and.w	r3, r3, #1
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d031      	beq.n	8007ee6 <HAL_HRTIM_Init+0xba>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a4f      	ldr	r2, [pc, #316]	; (8007fc4 <HAL_HRTIM_Init+0x198>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d10e      	bne.n	8007eaa <HAL_HRTIM_Init+0x7e>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8007e8c:	4b4e      	ldr	r3, [pc, #312]	; (8007fc8 <HAL_HRTIM_Init+0x19c>)
 8007e8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007e92:	4a4d      	ldr	r2, [pc, #308]	; (8007fc8 <HAL_HRTIM_Init+0x19c>)
 8007e94:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007e98:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8007e9c:	4b4a      	ldr	r3, [pc, #296]	; (8007fc8 <HAL_HRTIM_Init+0x19c>)
 8007e9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007ea2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ea6:	60fb      	str	r3, [r7, #12]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8007eb8:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	691b      	ldr	r3, [r3, #16]
 8007ebe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007ec2:	693a      	ldr	r2, [r7, #16]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007ece:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	695b      	ldr	r3, [r3, #20]
 8007ed4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007ed8:	693a      	ldr	r2, [r7, #16]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	693a      	ldr	r2, [r7, #16]
 8007ee4:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f7fb fb0a 	bl	8003500 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	f003 0302 	and.w	r3, r3, #2
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d012      	beq.n	8007f1e <HAL_HRTIM_Init+0xf2>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f06:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f10:	693a      	ldr	r2, [r7, #16]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	693a      	ldr	r2, [r7, #16]
 8007f1c:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	75fb      	strb	r3, [r7, #23]
 8007f32:	e03e      	b.n	8007fb2 <HAL_HRTIM_Init+0x186>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8007f34:	7dfa      	ldrb	r2, [r7, #23]
 8007f36:	6879      	ldr	r1, [r7, #4]
 8007f38:	4613      	mov	r3, r2
 8007f3a:	00db      	lsls	r3, r3, #3
 8007f3c:	1a9b      	subs	r3, r3, r2
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	440b      	add	r3, r1
 8007f42:	3318      	adds	r3, #24
 8007f44:	2200      	movs	r2, #0
 8007f46:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8007f48:	7dfa      	ldrb	r2, [r7, #23]
 8007f4a:	6879      	ldr	r1, [r7, #4]
 8007f4c:	4613      	mov	r3, r2
 8007f4e:	00db      	lsls	r3, r3, #3
 8007f50:	1a9b      	subs	r3, r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	440b      	add	r3, r1
 8007f56:	331c      	adds	r3, #28
 8007f58:	2200      	movs	r2, #0
 8007f5a:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8007f5c:	7dfa      	ldrb	r2, [r7, #23]
 8007f5e:	6879      	ldr	r1, [r7, #4]
 8007f60:	4613      	mov	r3, r2
 8007f62:	00db      	lsls	r3, r3, #3
 8007f64:	1a9b      	subs	r3, r3, r2
 8007f66:	009b      	lsls	r3, r3, #2
 8007f68:	440b      	add	r3, r1
 8007f6a:	3320      	adds	r3, #32
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8007f70:	7dfa      	ldrb	r2, [r7, #23]
 8007f72:	6879      	ldr	r1, [r7, #4]
 8007f74:	4613      	mov	r3, r2
 8007f76:	00db      	lsls	r3, r3, #3
 8007f78:	1a9b      	subs	r3, r3, r2
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	440b      	add	r3, r1
 8007f7e:	3324      	adds	r3, #36	; 0x24
 8007f80:	2200      	movs	r2, #0
 8007f82:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8007f84:	7dfa      	ldrb	r2, [r7, #23]
 8007f86:	6879      	ldr	r1, [r7, #4]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	00db      	lsls	r3, r3, #3
 8007f8c:	1a9b      	subs	r3, r3, r2
 8007f8e:	009b      	lsls	r3, r3, #2
 8007f90:	440b      	add	r3, r1
 8007f92:	3328      	adds	r3, #40	; 0x28
 8007f94:	2200      	movs	r2, #0
 8007f96:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8007f98:	7dfa      	ldrb	r2, [r7, #23]
 8007f9a:	6879      	ldr	r1, [r7, #4]
 8007f9c:	4613      	mov	r3, r2
 8007f9e:	00db      	lsls	r3, r3, #3
 8007fa0:	1a9b      	subs	r3, r3, r2
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	440b      	add	r3, r1
 8007fa6:	3330      	adds	r3, #48	; 0x30
 8007fa8:	2200      	movs	r2, #0
 8007faa:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8007fac:	7dfb      	ldrb	r3, [r7, #23]
 8007fae:	3301      	adds	r3, #1
 8007fb0:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8007fb2:	7dfb      	ldrb	r3, [r7, #23]
 8007fb4:	2b05      	cmp	r3, #5
 8007fb6:	d9bd      	bls.n	8007f34 <HAL_HRTIM_Init+0x108>
  }

  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3718      	adds	r7, #24
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	40017400 	.word	0x40017400
 8007fc8:	58024400 	.word	0x58024400

08007fcc <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b084      	sub	sp, #16
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	60f8      	str	r0, [r7, #12]
 8007fd4:	60b9      	str	r1, [r7, #8]
 8007fd6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	2b02      	cmp	r3, #2
 8007fe2:	d101      	bne.n	8007fe8 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 8007fe4:	2302      	movs	r3, #2
 8007fe6:	e015      	b.n	8008014 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2202      	movs	r2, #2
 8007fec:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	2b05      	cmp	r3, #5
 8007ff4:	d104      	bne.n	8008000 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8007ff6:	6879      	ldr	r1, [r7, #4]
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f000 fc4d 	bl	8008898 <HRTIM_MasterBase_Config>
 8007ffe:	e004      	b.n	800800a <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	68b9      	ldr	r1, [r7, #8]
 8008004:	68f8      	ldr	r0, [r7, #12]
 8008006:	f000 fc76 	bl	80088f6 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2201      	movs	r2, #1
 800800e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  return HAL_OK;
 8008012:	2300      	movs	r3, #0
}
 8008014:	4618      	mov	r0, r3
 8008016:	3710      	adds	r7, #16
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	60f8      	str	r0, [r7, #12]
 8008024:	60b9      	str	r1, [r7, #8]
 8008026:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 800802e:	b2db      	uxtb	r3, r3
 8008030:	2b02      	cmp	r3, #2
 8008032:	d101      	bne.n	8008038 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 8008034:	2302      	movs	r3, #2
 8008036:	e05f      	b.n	80080f8 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 800803e:	2b01      	cmp	r3, #1
 8008040:	d101      	bne.n	8008046 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8008042:	2302      	movs	r3, #2
 8008044:	e058      	b.n	80080f8 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2202      	movs	r2, #2
 8008052:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	2b05      	cmp	r3, #5
 800805a:	d104      	bne.n	8008066 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 800805c:	6879      	ldr	r1, [r7, #4]
 800805e:	68f8      	ldr	r0, [r7, #12]
 8008060:	f000 fc89 	bl	8008976 <HRTIM_MasterWaveform_Config>
 8008064:	e004      	b.n	8008070 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8008066:	687a      	ldr	r2, [r7, #4]
 8008068:	68b9      	ldr	r1, [r7, #8]
 800806a:	68f8      	ldr	r0, [r7, #12]
 800806c:	f000 fcea 	bl	8008a44 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6819      	ldr	r1, [r3, #0]
 8008074:	68f8      	ldr	r0, [r7, #12]
 8008076:	68ba      	ldr	r2, [r7, #8]
 8008078:	4613      	mov	r3, r2
 800807a:	00db      	lsls	r3, r3, #3
 800807c:	1a9b      	subs	r3, r3, r2
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	4403      	add	r3, r0
 8008082:	3320      	adds	r3, #32
 8008084:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6859      	ldr	r1, [r3, #4]
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	4613      	mov	r3, r2
 8008090:	00db      	lsls	r3, r3, #3
 8008092:	1a9b      	subs	r3, r3, r2
 8008094:	009b      	lsls	r3, r3, #2
 8008096:	4403      	add	r3, r0
 8008098:	3324      	adds	r3, #36	; 0x24
 800809a:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6899      	ldr	r1, [r3, #8]
 80080a0:	68f8      	ldr	r0, [r7, #12]
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	4613      	mov	r3, r2
 80080a6:	00db      	lsls	r3, r3, #3
 80080a8:	1a9b      	subs	r3, r3, r2
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	4403      	add	r3, r0
 80080ae:	3328      	adds	r3, #40	; 0x28
 80080b0:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	68d9      	ldr	r1, [r3, #12]
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	68ba      	ldr	r2, [r7, #8]
 80080ba:	4613      	mov	r3, r2
 80080bc:	00db      	lsls	r3, r3, #3
 80080be:	1a9b      	subs	r3, r3, r2
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	4403      	add	r3, r0
 80080c4:	332c      	adds	r3, #44	; 0x2c
 80080c6:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6919      	ldr	r1, [r3, #16]
 80080cc:	68f8      	ldr	r0, [r7, #12]
 80080ce:	68ba      	ldr	r2, [r7, #8]
 80080d0:	4613      	mov	r3, r2
 80080d2:	00db      	lsls	r3, r3, #3
 80080d4:	1a9b      	subs	r3, r3, r2
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	4403      	add	r3, r0
 80080da:	3330      	adds	r3, #48	; 0x30
 80080dc:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80080de:	68b9      	ldr	r1, [r7, #8]
 80080e0:	68f8      	ldr	r0, [r7, #12]
 80080e2:	f000 fec7 	bl	8008e74 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2201      	movs	r2, #1
 80080ea:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2200      	movs	r2, #0
 80080f2:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80080f6:	2300      	movs	r3, #0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3710      	adds	r7, #16
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 8008100:	b480      	push	{r7}
 8008102:	b085      	sub	sp, #20
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	607a      	str	r2, [r7, #4]
 800810c:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8008114:	b2db      	uxtb	r3, r3
 8008116:	2b02      	cmp	r3, #2
 8008118:	d101      	bne.n	800811e <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 800811a:	2302      	movs	r3, #2
 800811c:	e157      	b.n	80083ce <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8008124:	2b01      	cmp	r3, #1
 8008126:	d101      	bne.n	800812c <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8008128:	2302      	movs	r3, #2
 800812a:	e150      	b.n	80083ce <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2201      	movs	r2, #1
 8008130:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2202      	movs	r2, #2
 8008138:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	2b05      	cmp	r3, #5
 8008140:	d140      	bne.n	80081c4 <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	3b01      	subs	r3, #1
 8008146:	2b07      	cmp	r3, #7
 8008148:	d82a      	bhi.n	80081a0 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 800814a:	a201      	add	r2, pc, #4	; (adr r2, 8008150 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 800814c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008150:	08008171 	.word	0x08008171
 8008154:	0800817d 	.word	0x0800817d
 8008158:	080081a1 	.word	0x080081a1
 800815c:	08008189 	.word	0x08008189
 8008160:	080081a1 	.word	0x080081a1
 8008164:	080081a1 	.word	0x080081a1
 8008168:	080081a1 	.word	0x080081a1
 800816c:	08008195 	.word	0x08008195
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	683a      	ldr	r2, [r7, #0]
 8008176:	6812      	ldr	r2, [r2, #0]
 8008178:	61da      	str	r2, [r3, #28]
        break;
 800817a:	e01a      	b.n	80081b2 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	683a      	ldr	r2, [r7, #0]
 8008182:	6812      	ldr	r2, [r2, #0]
 8008184:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 8008186:	e014      	b.n	80081b2 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	683a      	ldr	r2, [r7, #0]
 800818e:	6812      	ldr	r2, [r2, #0]
 8008190:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 8008192:	e00e      	b.n	80081b2 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	683a      	ldr	r2, [r7, #0]
 800819a:	6812      	ldr	r2, [r2, #0]
 800819c:	62da      	str	r2, [r3, #44]	; 0x2c
        break;
 800819e:	e008      	b.n	80081b2 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2207      	movs	r2, #7
 80081a4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

        break;
 80081b0:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	2b07      	cmp	r3, #7
 80081bc:	f040 80fe 	bne.w	80083bc <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 80081c0:	2301      	movs	r3, #1
 80081c2:	e104      	b.n	80083ce <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	3b01      	subs	r3, #1
 80081c8:	2b07      	cmp	r3, #7
 80081ca:	f200 80e3 	bhi.w	8008394 <HAL_HRTIM_WaveformCompareConfig+0x294>
 80081ce:	a201      	add	r2, pc, #4	; (adr r2, 80081d4 <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 80081d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081d4:	080081f5 	.word	0x080081f5
 80081d8:	08008209 	.word	0x08008209
 80081dc:	08008395 	.word	0x08008395
 80081e0:	080082c5 	.word	0x080082c5
 80081e4:	08008395 	.word	0x08008395
 80081e8:	08008395 	.word	0x08008395
 80081ec:	08008395 	.word	0x08008395
 80081f0:	080082d9 	.word	0x080082d9
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	6819      	ldr	r1, [r3, #0]
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	01db      	lsls	r3, r3, #7
 8008200:	440b      	add	r3, r1
 8008202:	339c      	adds	r3, #156	; 0x9c
 8008204:	601a      	str	r2, [r3, #0]
        break;
 8008206:	e0d1      	b.n	80083ac <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6819      	ldr	r1, [r3, #0]
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	01db      	lsls	r3, r3, #7
 8008214:	440b      	add	r3, r1
 8008216:	33a4      	adds	r3, #164	; 0xa4
 8008218:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d03f      	beq.n	80082a2 <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	3301      	adds	r3, #1
 800822a:	01db      	lsls	r3, r3, #7
 800822c:	4413      	add	r3, r2
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	68fa      	ldr	r2, [r7, #12]
 8008232:	6811      	ldr	r1, [r2, #0]
 8008234:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	3301      	adds	r3, #1
 800823c:	01db      	lsls	r3, r3, #7
 800823e:	440b      	add	r3, r1
 8008240:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	3301      	adds	r3, #1
 800824a:	01db      	lsls	r3, r3, #7
 800824c:	4413      	add	r3, r2
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	68f9      	ldr	r1, [r7, #12]
 8008256:	6809      	ldr	r1, [r1, #0]
 8008258:	431a      	orrs	r2, r3
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	3301      	adds	r3, #1
 800825e:	01db      	lsls	r3, r3, #7
 8008260:	440b      	add	r3, r1
 8008262:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800826c:	d109      	bne.n	8008282 <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	6819      	ldr	r1, [r3, #0]
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	689a      	ldr	r2, [r3, #8]
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	01db      	lsls	r3, r3, #7
 800827a:	440b      	add	r3, r1
 800827c:	339c      	adds	r3, #156	; 0x9c
 800827e:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8008280:	e091      	b.n	80083a6 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800828a:	f040 808c 	bne.w	80083a6 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6819      	ldr	r1, [r3, #0]
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	689a      	ldr	r2, [r3, #8]
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	01db      	lsls	r3, r3, #7
 800829a:	440b      	add	r3, r1
 800829c:	33a8      	adds	r3, #168	; 0xa8
 800829e:	601a      	str	r2, [r3, #0]
         break;
 80082a0:	e081      	b.n	80083a6 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681a      	ldr	r2, [r3, #0]
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	3301      	adds	r3, #1
 80082aa:	01db      	lsls	r3, r3, #7
 80082ac:	4413      	add	r3, r2
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	6811      	ldr	r1, [r2, #0]
 80082b4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	3301      	adds	r3, #1
 80082bc:	01db      	lsls	r3, r3, #7
 80082be:	440b      	add	r3, r1
 80082c0:	601a      	str	r2, [r3, #0]
         break;
 80082c2:	e070      	b.n	80083a6 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6819      	ldr	r1, [r3, #0]
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	01db      	lsls	r3, r3, #7
 80082d0:	440b      	add	r3, r1
 80082d2:	33a8      	adds	r3, #168	; 0xa8
 80082d4:	601a      	str	r2, [r3, #0]
        break;
 80082d6:	e069      	b.n	80083ac <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6819      	ldr	r1, [r3, #0]
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	01db      	lsls	r3, r3, #7
 80082e4:	440b      	add	r3, r1
 80082e6:	33ac      	adds	r3, #172	; 0xac
 80082e8:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d03f      	beq.n	8008372 <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	3301      	adds	r3, #1
 80082fa:	01db      	lsls	r3, r3, #7
 80082fc:	4413      	add	r3, r2
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	6811      	ldr	r1, [r2, #0]
 8008304:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	3301      	adds	r3, #1
 800830c:	01db      	lsls	r3, r3, #7
 800830e:	440b      	add	r3, r1
 8008310:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681a      	ldr	r2, [r3, #0]
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	3301      	adds	r3, #1
 800831a:	01db      	lsls	r3, r3, #7
 800831c:	4413      	add	r3, r2
 800831e:	681a      	ldr	r2, [r3, #0]
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	68f9      	ldr	r1, [r7, #12]
 8008328:	6809      	ldr	r1, [r1, #0]
 800832a:	431a      	orrs	r2, r3
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	3301      	adds	r3, #1
 8008330:	01db      	lsls	r3, r3, #7
 8008332:	440b      	add	r3, r1
 8008334:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800833e:	d109      	bne.n	8008354 <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6819      	ldr	r1, [r3, #0]
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	689a      	ldr	r2, [r3, #8]
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	01db      	lsls	r3, r3, #7
 800834c:	440b      	add	r3, r1
 800834e:	339c      	adds	r3, #156	; 0x9c
 8008350:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 8008352:	e02a      	b.n	80083aa <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800835c:	d125      	bne.n	80083aa <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	6819      	ldr	r1, [r3, #0]
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	689a      	ldr	r2, [r3, #8]
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	01db      	lsls	r3, r3, #7
 800836a:	440b      	add	r3, r1
 800836c:	33a8      	adds	r3, #168	; 0xa8
 800836e:	601a      	str	r2, [r3, #0]
         break;
 8008370:	e01b      	b.n	80083aa <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	3301      	adds	r3, #1
 800837a:	01db      	lsls	r3, r3, #7
 800837c:	4413      	add	r3, r2
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	6811      	ldr	r1, [r2, #0]
 8008384:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	3301      	adds	r3, #1
 800838c:	01db      	lsls	r3, r3, #7
 800838e:	440b      	add	r3, r1
 8008390:	601a      	str	r2, [r3, #0]
         break;
 8008392:	e00a      	b.n	80083aa <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2207      	movs	r2, #7
 8008398:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2200      	movs	r2, #0
 80083a0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

      break;
 80083a4:	e002      	b.n	80083ac <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 80083a6:	bf00      	nop
 80083a8:	e000      	b.n	80083ac <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 80083aa:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80083b2:	b2db      	uxtb	r3, r3
 80083b4:	2b07      	cmp	r3, #7
 80083b6:	d101      	bne.n	80083bc <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 80083b8:	2301      	movs	r3, #1
 80083ba:	e008      	b.n	80083ce <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2200      	movs	r2, #0
 80083c8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3714      	adds	r7, #20
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop

080083dc <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	60f8      	str	r0, [r7, #12]
 80083e4:	60b9      	str	r1, [r7, #8]
 80083e6:	607a      	str	r2, [r7, #4]
 80083e8:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	2b02      	cmp	r3, #2
 80083f4:	d101      	bne.n	80083fa <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 80083f6:	2302      	movs	r3, #2
 80083f8:	e01d      	b.n	8008436 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8008400:	2b01      	cmp	r3, #1
 8008402:	d101      	bne.n	8008408 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8008404:	2302      	movs	r3, #2
 8008406:	e016      	b.n	8008436 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2201      	movs	r2, #1
 800840c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2202      	movs	r2, #2
 8008414:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	68b9      	ldr	r1, [r7, #8]
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f000 fc50 	bl	8008cc4 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2200      	movs	r2, #0
 8008430:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8008434:	2300      	movs	r3, #0
}
 8008436:	4618      	mov	r0, r3
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 800843e:	b480      	push	{r7}
 8008440:	b083      	sub	sp, #12
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
 8008446:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 800844e:	2b01      	cmp	r3, #1
 8008450:	d101      	bne.n	8008456 <HAL_HRTIM_WaveformOutputStart+0x18>
 8008452:	2302      	movs	r3, #2
 8008454:	e01a      	b.n	800848c <HAL_HRTIM_WaveformOutputStart+0x4e>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2201      	movs	r2, #1
 800845a:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2202      	movs	r2, #2
 8008462:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f8d3 1394 	ldr.w	r1, [r3, #916]	; 0x394
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	683a      	ldr	r2, [r7, #0]
 8008474:	430a      	orrs	r2, r1
 8008476:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2201      	movs	r2, #1
 800847e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 800848a:	2300      	movs	r3, #0
}
 800848c:	4618      	mov	r0, r3
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <HAL_HRTIM_WaveformOutputStop>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStop(HRTIM_HandleTypeDef * hhrtim,
                                               uint32_t OutputsToStop)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStop));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80084a8:	2b01      	cmp	r3, #1
 80084aa:	d101      	bne.n	80084b0 <HAL_HRTIM_WaveformOutputStop+0x18>
 80084ac:	2302      	movs	r3, #2
 80084ae:	e01a      	b.n	80084e6 <HAL_HRTIM_WaveformOutputStop+0x4e>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2202      	movs	r2, #2
 80084bc:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.ODISR |= (OutputsToStop);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f8d3 1398 	ldr.w	r1, [r3, #920]	; 0x398
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	683a      	ldr	r2, [r7, #0]
 80084ce:	430a      	orrs	r2, r1
 80084d0:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2201      	movs	r2, #1
 80084d8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2200      	movs	r2, #0
 80084e0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80084e4:	2300      	movs	r3, #0
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	370c      	adds	r7, #12
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr
	...

080084f4 <HAL_HRTIM_WaveformCountStart_IT>:
  *       function.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart_IT(HRTIM_HandleTypeDef * hhrtim,
                                                    uint32_t Timers)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8008504:	2b01      	cmp	r3, #1
 8008506:	d101      	bne.n	800850c <HAL_HRTIM_WaveformCountStart_IT+0x18>
 8008508:	2302      	movs	r3, #2
 800850a:	e05b      	b.n	80085c4 <HAL_HRTIM_WaveformCountStart_IT+0xd0>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2202      	movs	r2, #2
 8008518:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable HRTIM interrupts (if required) */
  __HAL_HRTIM_ENABLE_IT(hhrtim, hhrtim->Init.HRTIMInterruptResquests);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f8d3 1390 	ldr.w	r1, [r3, #912]	; 0x390
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	685a      	ldr	r2, [r3, #4]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	430a      	orrs	r2, r1
 800852e:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390

  /* Enable master timer related interrupts (if required) */
  if ((Timers & HRTIM_TIMERID_MASTER) != 0U)
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008538:	2b00      	cmp	r3, #0
 800853a:	d009      	beq.n	8008550 <HAL_HRTIM_WaveformCountStart_IT+0x5c>
  {
    __HAL_HRTIM_MASTER_ENABLE_IT(hhrtim,
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	68d9      	ldr	r1, [r3, #12]
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	430a      	orrs	r2, r1
 800854e:	60da      	str	r2, [r3, #12]
                                 hhrtim->TimerParam[HRTIM_TIMERINDEX_MASTER].InterruptRequests);
  }

  /* Enable timing unit related interrupts (if required) */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8008550:	2300      	movs	r3, #0
 8008552:	73fb      	strb	r3, [r7, #15]
 8008554:	e022      	b.n	800859c <HAL_HRTIM_WaveformCountStart_IT+0xa8>
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    if ((Timers & TimerIdxToTimerId[timer_idx]) != 0U)
 8008556:	7bfb      	ldrb	r3, [r7, #15]
 8008558:	4a1d      	ldr	r2, [pc, #116]	; (80085d0 <HAL_HRTIM_WaveformCountStart_IT+0xdc>)
 800855a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	4013      	ands	r3, r2
 8008562:	2b00      	cmp	r3, #0
 8008564:	d017      	beq.n	8008596 <HAL_HRTIM_WaveformCountStart_IT+0xa2>
    {
      __HAL_HRTIM_TIMER_ENABLE_IT(hhrtim,
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681a      	ldr	r2, [r3, #0]
 800856a:	7bfb      	ldrb	r3, [r7, #15]
 800856c:	01db      	lsls	r3, r3, #7
 800856e:	4413      	add	r3, r2
 8008570:	338c      	adds	r3, #140	; 0x8c
 8008572:	6818      	ldr	r0, [r3, #0]
 8008574:	7bfa      	ldrb	r2, [r7, #15]
 8008576:	6879      	ldr	r1, [r7, #4]
 8008578:	4613      	mov	r3, r2
 800857a:	00db      	lsls	r3, r3, #3
 800857c:	1a9b      	subs	r3, r3, r2
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	440b      	add	r3, r1
 8008582:	3320      	adds	r3, #32
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6819      	ldr	r1, [r3, #0]
 800858a:	7bfb      	ldrb	r3, [r7, #15]
 800858c:	4302      	orrs	r2, r0
 800858e:	01db      	lsls	r3, r3, #7
 8008590:	440b      	add	r3, r1
 8008592:	338c      	adds	r3, #140	; 0x8c
 8008594:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8008596:	7bfb      	ldrb	r3, [r7, #15]
 8008598:	3301      	adds	r3, #1
 800859a:	73fb      	strb	r3, [r7, #15]
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
 800859c:	7bfb      	ldrb	r3, [r7, #15]
 800859e:	2b04      	cmp	r3, #4
 80085a0:	d9d9      	bls.n	8008556 <HAL_HRTIM_WaveformCountStart_IT+0x62>
                                  hhrtim->TimerParam[timer_idx].InterruptRequests);
    }
  }

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	6819      	ldr	r1, [r3, #0]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	683a      	ldr	r2, [r7, #0]
 80085ae:	430a      	orrs	r2, r1
 80085b0:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2201      	movs	r2, #1
 80085b6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;}
 80085c2:	2300      	movs	r3, #0
 80085c4:	4618      	mov	r0, r3
 80085c6:	3714      	adds	r7, #20
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr
 80085d0:	2000002c 	.word	0x2000002c

080085d4 <HAL_HRTIM_WaveformCountStop_IT>:
  * @note The counter of a timer is stopped only if all timer outputs are disabled
  * @note All enabled timer related interrupts are disabled.
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStop_IT(HRTIM_HandleTypeDef * hhrtim,
                                                   uint32_t Timers)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b085      	sub	sp, #20
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
  /* ++ WA */
  __IO uint32_t delai = (uint32_t)(0x17FU);
 80085de:	f240 137f 	movw	r3, #383	; 0x17f
 80085e2:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	d101      	bne.n	80085f2 <HAL_HRTIM_WaveformCountStop_IT+0x1e>
 80085ee:	2302      	movs	r3, #2
 80085f0:	e065      	b.n	80086be <HAL_HRTIM_WaveformCountStop_IT+0xea>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2201      	movs	r2, #1
 80085f6:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2202      	movs	r2, #2
 80085fe:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Disable HRTIM interrupts (if required) */
  __HAL_HRTIM_DISABLE_IT(hhrtim, hhrtim->Init.HRTIMInterruptResquests);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f8d3 1390 	ldr.w	r1, [r3, #912]	; 0x390
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	685b      	ldr	r3, [r3, #4]
 800860e:	43da      	mvns	r2, r3
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	400a      	ands	r2, r1
 8008616:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390

  /* Disable master timer related interrupts (if required) */
  if ((Timers & HRTIM_TIMERID_MASTER) != 0U)
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008620:	2b00      	cmp	r3, #0
 8008622:	d00a      	beq.n	800863a <HAL_HRTIM_WaveformCountStop_IT+0x66>
  {
    /* Interrupts enable flag must be cleared one by one */
    __HAL_HRTIM_MASTER_DISABLE_IT(hhrtim, hhrtim->TimerParam[HRTIM_TIMERINDEX_MASTER].InterruptRequests);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	68d9      	ldr	r1, [r3, #12]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008630:	43da      	mvns	r2, r3
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	400a      	ands	r2, r1
 8008638:	60da      	str	r2, [r3, #12]
  }

  /* Disable timing unit related interrupts (if required) */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 800863a:	2300      	movs	r3, #0
 800863c:	73fb      	strb	r3, [r7, #15]
 800863e:	e023      	b.n	8008688 <HAL_HRTIM_WaveformCountStop_IT+0xb4>
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    if ((Timers & TimerIdxToTimerId[timer_idx]) != 0U)
 8008640:	7bfb      	ldrb	r3, [r7, #15]
 8008642:	4a22      	ldr	r2, [pc, #136]	; (80086cc <HAL_HRTIM_WaveformCountStop_IT+0xf8>)
 8008644:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	4013      	ands	r3, r2
 800864c:	2b00      	cmp	r3, #0
 800864e:	d018      	beq.n	8008682 <HAL_HRTIM_WaveformCountStop_IT+0xae>
    {
      __HAL_HRTIM_TIMER_DISABLE_IT(hhrtim, timer_idx, hhrtim->TimerParam[timer_idx].InterruptRequests);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	7bfb      	ldrb	r3, [r7, #15]
 8008656:	01db      	lsls	r3, r3, #7
 8008658:	4413      	add	r3, r2
 800865a:	338c      	adds	r3, #140	; 0x8c
 800865c:	6818      	ldr	r0, [r3, #0]
 800865e:	7bfa      	ldrb	r2, [r7, #15]
 8008660:	6879      	ldr	r1, [r7, #4]
 8008662:	4613      	mov	r3, r2
 8008664:	00db      	lsls	r3, r3, #3
 8008666:	1a9b      	subs	r3, r3, r2
 8008668:	009b      	lsls	r3, r3, #2
 800866a:	440b      	add	r3, r1
 800866c:	3320      	adds	r3, #32
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	43da      	mvns	r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6819      	ldr	r1, [r3, #0]
 8008676:	7bfb      	ldrb	r3, [r7, #15]
 8008678:	4002      	ands	r2, r0
 800867a:	01db      	lsls	r3, r3, #7
 800867c:	440b      	add	r3, r1
 800867e:	338c      	adds	r3, #140	; 0x8c
 8008680:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8008682:	7bfb      	ldrb	r3, [r7, #15]
 8008684:	3301      	adds	r3, #1
 8008686:	73fb      	strb	r3, [r7, #15]
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
 8008688:	7bfb      	ldrb	r3, [r7, #15]
 800868a:	2b04      	cmp	r3, #4
 800868c:	d9d8      	bls.n	8008640 <HAL_HRTIM_WaveformCountStop_IT+0x6c>
    }
  }

  /* ++ WA */
  do { delai--; } while (delai != 0U);
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	3b01      	subs	r3, #1
 8008692:	60bb      	str	r3, [r7, #8]
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d1f9      	bne.n	800868e <HAL_HRTIM_WaveformCountStop_IT+0xba>
  /* -- WA */

  /* Disable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR &= ~(Timers);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	6819      	ldr	r1, [r3, #0]
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	43da      	mvns	r2, r3
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	400a      	ands	r2, r1
 80086aa:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80086bc:	2300      	movs	r3, #0
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3714      	adds	r7, #20
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr
 80086ca:	bf00      	nop
 80086cc:	2000002c 	.word	0x2000002c

080086d0 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef * hhrtim,
                          uint32_t TimerIdx)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	2bff      	cmp	r3, #255	; 0xff
 80086de:	d103      	bne.n	80086e8 <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f000 fc29 	bl	8008f38 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 80086e6:	e00a      	b.n	80086fe <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	2b05      	cmp	r3, #5
 80086ec:	d103      	bne.n	80086f6 <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 fca0 	bl	8009034 <HRTIM_Master_ISR>
}
 80086f4:	e003      	b.n	80086fe <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 80086f6:	6839      	ldr	r1, [r7, #0]
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 fd45 	bl	8009188 <HRTIM_Timer_ISR>
}
 80086fe:	bf00      	nop
 8008700:	3708      	adds	r7, #8
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}

08008706 <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8008706:	b480      	push	{r7}
 8008708:	b083      	sub	sp, #12
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 800870e:	bf00      	nop
 8008710:	370c      	adds	r7, #12
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr

0800871a <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef * hhrtim)
{
 800871a:	b480      	push	{r7}
 800871c:	b083      	sub	sp, #12
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8008722:	bf00      	nop
 8008724:	370c      	adds	r7, #12
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr

0800872e <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef * hhrtim)
{
 800872e:	b480      	push	{r7}
 8008730:	b083      	sub	sp, #12
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8008736:	bf00      	nop
 8008738:	370c      	adds	r7, #12
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr

08008742 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8008742:	b480      	push	{r7}
 8008744:	b083      	sub	sp, #12
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 800874a:	bf00      	nop
 800874c:	370c      	adds	r7, #12
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr

08008756 <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8008756:	b480      	push	{r7}
 8008758:	b083      	sub	sp, #12
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 800875e:	bf00      	nop
 8008760:	370c      	adds	r7, #12
 8008762:	46bd      	mov	sp, r7
 8008764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008768:	4770      	bx	lr

0800876a <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef * hhrtim)
{
 800876a:	b480      	push	{r7}
 800876c:	b083      	sub	sp, #12
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 8008772:	bf00      	nop
 8008774:	370c      	adds	r7, #12
 8008776:	46bd      	mov	sp, r7
 8008778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877c:	4770      	bx	lr

0800877e <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef * hhrtim)
{
 800877e:	b480      	push	{r7}
 8008780:	b083      	sub	sp, #12
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 8008786:	bf00      	nop
 8008788:	370c      	adds	r7, #12
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr

08008792 <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef * hhrtim)
{
 8008792:	b480      	push	{r7}
 8008794:	b083      	sub	sp, #12
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 800879a:	bf00      	nop
 800879c:	370c      	adds	r7, #12
 800879e:	46bd      	mov	sp, r7
 80087a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a4:	4770      	bx	lr

080087a6 <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80087a6:	b480      	push	{r7}
 80087a8:	b083      	sub	sp, #12
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	6078      	str	r0, [r7, #4]
 80087ae:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 80087b0:	bf00      	nop
 80087b2:	370c      	adds	r7, #12
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80087bc:	b480      	push	{r7}
 80087be:	b083      	sub	sp, #12
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 80087c6:	bf00      	nop
 80087c8:	370c      	adds	r7, #12
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr

080087d2 <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80087d2:	b480      	push	{r7}
 80087d4:	b083      	sub	sp, #12
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
 80087da:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 80087dc:	bf00      	nop
 80087de:	370c      	adds	r7, #12
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr

080087e8 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b083      	sub	sp, #12
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 80087f2:	bf00      	nop
 80087f4:	370c      	adds	r7, #12
 80087f6:	46bd      	mov	sp, r7
 80087f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fc:	4770      	bx	lr

080087fe <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80087fe:	b480      	push	{r7}
 8008800:	b083      	sub	sp, #12
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
 8008806:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 8008808:	bf00      	nop
 800880a:	370c      	adds	r7, #12
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008814:	b480      	push	{r7}
 8008816:	b083      	sub	sp, #12
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 800881e:	bf00      	nop
 8008820:	370c      	adds	r7, #12
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr

0800882a <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 800882a:	b480      	push	{r7}
 800882c:	b083      	sub	sp, #12
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
 8008832:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 8008834:	bf00      	nop
 8008836:	370c      	adds	r7, #12
 8008838:	46bd      	mov	sp, r7
 800883a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883e:	4770      	bx	lr

08008840 <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008840:	b480      	push	{r7}
 8008842:	b083      	sub	sp, #12
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
 8008848:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 800884a:	bf00      	nop
 800884c:	370c      	adds	r7, #12
 800884e:	46bd      	mov	sp, r7
 8008850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008854:	4770      	bx	lr

08008856 <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008856:	b480      	push	{r7}
 8008858:	b083      	sub	sp, #12
 800885a:	af00      	add	r7, sp, #0
 800885c:	6078      	str	r0, [r7, #4]
 800885e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 8008860:	bf00      	nop
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8008876:	bf00      	nop
 8008878:	370c      	adds	r7, #12
 800887a:	46bd      	mov	sp, r7
 800887c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008880:	4770      	bx	lr

08008882 <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008882:	b480      	push	{r7}
 8008884:	b083      	sub	sp, #12
 8008886:	af00      	add	r7, sp, #0
 8008888:	6078      	str	r0, [r7, #4]
 800888a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 800888c:	bf00      	nop
 800888e:	370c      	adds	r7, #12
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr

08008898 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8008898:	b480      	push	{r7}
 800889a:	b085      	sub	sp, #20
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
 80088a0:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f023 0307 	bic.w	r3, r3, #7
 80088b0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	68fa      	ldr	r2, [r7, #12]
 80088b8:	4313      	orrs	r3, r2
 80088ba:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f023 0318 	bic.w	r3, r3, #24
 80088c2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	68fa      	ldr	r2, [r7, #12]
 80088d4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	683a      	ldr	r2, [r7, #0]
 80088dc:	6812      	ldr	r2, [r2, #0]
 80088de:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	683a      	ldr	r2, [r7, #0]
 80088e6:	6852      	ldr	r2, [r2, #4]
 80088e8:	619a      	str	r2, [r3, #24]
}
 80088ea:	bf00      	nop
 80088ec:	3714      	adds	r7, #20
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr

080088f6 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80088f6:	b480      	push	{r7}
 80088f8:	b087      	sub	sp, #28
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	60f8      	str	r0, [r7, #12]
 80088fe:	60b9      	str	r1, [r7, #8]
 8008900:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681a      	ldr	r2, [r3, #0]
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	3301      	adds	r3, #1
 800890a:	01db      	lsls	r3, r3, #7
 800890c:	4413      	add	r3, r2
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	f023 0307 	bic.w	r3, r3, #7
 8008918:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	689b      	ldr	r3, [r3, #8]
 800891e:	697a      	ldr	r2, [r7, #20]
 8008920:	4313      	orrs	r3, r2
 8008922:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	f023 0318 	bic.w	r3, r3, #24
 800892a:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	68db      	ldr	r3, [r3, #12]
 8008930:	697a      	ldr	r2, [r7, #20]
 8008932:	4313      	orrs	r3, r2
 8008934:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681a      	ldr	r2, [r3, #0]
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	3301      	adds	r3, #1
 800893e:	01db      	lsls	r3, r3, #7
 8008940:	4413      	add	r3, r2
 8008942:	697a      	ldr	r2, [r7, #20]
 8008944:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	6819      	ldr	r1, [r3, #0]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681a      	ldr	r2, [r3, #0]
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	01db      	lsls	r3, r3, #7
 8008952:	440b      	add	r3, r1
 8008954:	3394      	adds	r3, #148	; 0x94
 8008956:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6819      	ldr	r1, [r3, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	685a      	ldr	r2, [r3, #4]
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	01db      	lsls	r3, r3, #7
 8008964:	440b      	add	r3, r1
 8008966:	3398      	adds	r3, #152	; 0x98
 8008968:	601a      	str	r2, [r3, #0]
}
 800896a:	bf00      	nop
 800896c:	371c      	adds	r7, #28
 800896e:	46bd      	mov	sp, r7
 8008970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008974:	4770      	bx	lr

08008976 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8008976:	b480      	push	{r7}
 8008978:	b085      	sub	sp, #20
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
 800897e:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8008990:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f023 0320 	bic.w	r3, r3, #32
 8008998:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	695b      	ldr	r3, [r3, #20]
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089aa:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	699b      	ldr	r3, [r3, #24]
 80089b0:	68fa      	ldr	r2, [r7, #12]
 80089b2:	4313      	orrs	r3, r2
 80089b4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089bc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	69db      	ldr	r3, [r3, #28]
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	4313      	orrs	r3, r2
 80089c6:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80089ce:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	6a1b      	ldr	r3, [r3, #32]
 80089d4:	68fa      	ldr	r2, [r7, #12]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80089e0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	4313      	orrs	r3, r2
 80089ea:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80089f2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	68fa      	ldr	r2, [r7, #12]
 80089fc:	4313      	orrs	r3, r2
 80089fe:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008a06:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a0c:	68fa      	ldr	r2, [r7, #12]
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a18:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a1e:	68ba      	ldr	r2, [r7, #8]
 8008a20:	4313      	orrs	r3, r2
 8008a22:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68ba      	ldr	r2, [r7, #8]
 8008a32:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8008a36:	bf00      	nop
 8008a38:	3714      	adds	r7, #20
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
	...

08008a44 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b08b      	sub	sp, #44	; 0x2c
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	3301      	adds	r3, #1
 8008a58:	01db      	lsls	r3, r3, #7
 8008a5a:	4413      	add	r3, r2
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	68fa      	ldr	r2, [r7, #12]
 8008a60:	6811      	ldr	r1, [r2, #0]
 8008a62:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	3301      	adds	r3, #1
 8008a6a:	01db      	lsls	r3, r3, #7
 8008a6c:	440b      	add	r3, r1
 8008a6e:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681a      	ldr	r2, [r3, #0]
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	3301      	adds	r3, #1
 8008a78:	01db      	lsls	r3, r3, #7
 8008a7a:	4413      	add	r3, r2
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	01db      	lsls	r3, r3, #7
 8008a88:	4413      	add	r3, r2
 8008a8a:	33e8      	adds	r3, #232	; 0xe8
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	01db      	lsls	r3, r3, #7
 8008a98:	4413      	add	r3, r2
 8008a9a:	33e4      	adds	r3, #228	; 0xe4
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8008aa8:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8008aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aac:	f023 0320 	bic.w	r3, r3, #32
 8008ab0:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8008abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008abe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ac2:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	699b      	ldr	r3, [r3, #24]
 8008ac8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008aca:	4313      	orrs	r3, r2
 8008acc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8008ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ad0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ad4:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	69db      	ldr	r3, [r3, #28]
 8008ada:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008adc:	4313      	orrs	r3, r2
 8008ade:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8008ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008ae6:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6a1b      	ldr	r3, [r3, #32]
 8008aec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008aee:	4313      	orrs	r3, r2
 8008af0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8008af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af4:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8008af8:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008afe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b00:	4313      	orrs	r3, r2
 8008b02:	627b      	str	r3, [r7, #36]	; 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8008b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b06:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008b0a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b12:	4313      	orrs	r3, r2
 8008b14:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8008b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b18:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008b1c:	627b      	str	r3, [r7, #36]	; 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b26:	d103      	bne.n	8008b30 <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8008b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008b2e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8008b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b36:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8008b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008b48:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b50:	4313      	orrs	r3, r2
 8008b52:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8008b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b56:	f023 73fc 	bic.w	r3, r3, #33030144	; 0x1f80000
 8008b5a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b62:	4313      	orrs	r3, r2
 8008b64:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8008b66:	69bb      	ldr	r3, [r7, #24]
 8008b68:	f023 031f 	bic.w	r3, r3, #31
 8008b6c:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b72:	f003 031f 	and.w	r3, r3, #31
 8008b76:	69ba      	ldr	r2, [r7, #24]
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b82:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b88:	69ba      	ldr	r2, [r7, #24]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d108      	bne.n	8008ba8 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8008b96:	6a3b      	ldr	r3, [r7, #32]
 8008b98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b9c:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ba2:	6a3a      	ldr	r2, [r7, #32]
 8008ba4:	4313      	orrs	r3, r2
 8008ba6:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bac:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8008bb0:	d004      	beq.n	8008bbc <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bb6:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 8008bba:	d103      	bne.n	8008bc4 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bc0:	2b40      	cmp	r3, #64	; 0x40
 8008bc2:	d108      	bne.n	8008bd6 <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 8008bc4:	6a3b      	ldr	r3, [r7, #32]
 8008bc6:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
 8008bca:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bd0:	6a3a      	ldr	r2, [r7, #32]
 8008bd2:	4313      	orrs	r3, r2
 8008bd4:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bda:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	2b04      	cmp	r3, #4
 8008be0:	d843      	bhi.n	8008c6a <HRTIM_TimingUnitWaveform_Config+0x226>
 8008be2:	a201      	add	r2, pc, #4	; (adr r2, 8008be8 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 8008be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008be8:	08008bfd 	.word	0x08008bfd
 8008bec:	08008c13 	.word	0x08008c13
 8008bf0:	08008c29 	.word	0x08008c29
 8008bf4:	08008c3f 	.word	0x08008c3f
 8008bf8:	08008c55 	.word	0x08008c55
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008c02:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c08:	005b      	lsls	r3, r3, #1
 8008c0a:	69fa      	ldr	r2, [r7, #28]
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	61fb      	str	r3, [r7, #28]
      break;
 8008c10:	e02c      	b.n	8008c6c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8008c12:	69fb      	ldr	r3, [r7, #28]
 8008c14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c18:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	69fa      	ldr	r2, [r7, #28]
 8008c22:	4313      	orrs	r3, r2
 8008c24:	61fb      	str	r3, [r7, #28]
      break;
 8008c26:	e021      	b.n	8008c6c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008c2e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c34:	00db      	lsls	r3, r3, #3
 8008c36:	69fa      	ldr	r2, [r7, #28]
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	61fb      	str	r3, [r7, #28]
      break;
 8008c3c:	e016      	b.n	8008c6c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008c44:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c4a:	011b      	lsls	r3, r3, #4
 8008c4c:	69fa      	ldr	r2, [r7, #28]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	61fb      	str	r3, [r7, #28]
      break;
 8008c52:	e00b      	b.n	8008c6c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8008c54:	69fb      	ldr	r3, [r7, #28]
 8008c56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008c5a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c60:	015b      	lsls	r3, r3, #5
 8008c62:	69fa      	ldr	r2, [r7, #28]
 8008c64:	4313      	orrs	r3, r2
 8008c66:	61fb      	str	r3, [r7, #28]
      break;
 8008c68:	e000      	b.n	8008c6c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 8008c6a:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	3301      	adds	r3, #1
 8008c74:	01db      	lsls	r3, r3, #7
 8008c76:	4413      	add	r3, r2
 8008c78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c7a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	01db      	lsls	r3, r3, #7
 8008c84:	4413      	add	r3, r2
 8008c86:	33e8      	adds	r3, #232	; 0xe8
 8008c88:	69ba      	ldr	r2, [r7, #24]
 8008c8a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	01db      	lsls	r3, r3, #7
 8008c94:	4413      	add	r3, r2
 8008c96:	33e4      	adds	r3, #228	; 0xe4
 8008c98:	6a3a      	ldr	r2, [r7, #32]
 8008c9a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681a      	ldr	r2, [r3, #0]
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	01db      	lsls	r3, r3, #7
 8008ca4:	4413      	add	r3, r2
 8008ca6:	33d4      	adds	r3, #212	; 0xd4
 8008ca8:	697a      	ldr	r2, [r7, #20]
 8008caa:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	69fa      	ldr	r2, [r7, #28]
 8008cb2:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8008cb6:	bf00      	nop
 8008cb8:	372c      	adds	r7, #44	; 0x2c
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr
 8008cc2:	bf00      	nop

08008cc4 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b089      	sub	sp, #36	; 0x24
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	607a      	str	r2, [r7, #4]
 8008cd0:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681a      	ldr	r2, [r3, #0]
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	01db      	lsls	r3, r3, #7
 8008cde:	4413      	add	r3, r2
 8008ce0:	33e4      	adds	r3, #228	; 0xe4
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	01db      	lsls	r3, r3, #7
 8008cee:	4413      	add	r3, r2
 8008cf0:	33b8      	adds	r3, #184	; 0xb8
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	617b      	str	r3, [r7, #20]

  switch (Output)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cfc:	d04d      	beq.n	8008d9a <HRTIM_OutputConfig+0xd6>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d04:	d85e      	bhi.n	8008dc4 <HRTIM_OutputConfig+0x100>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d0c:	d032      	beq.n	8008d74 <HRTIM_OutputConfig+0xb0>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d14:	d856      	bhi.n	8008dc4 <HRTIM_OutputConfig+0x100>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2b80      	cmp	r3, #128	; 0x80
 8008d1a:	d03e      	beq.n	8008d9a <HRTIM_OutputConfig+0xd6>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2b80      	cmp	r3, #128	; 0x80
 8008d20:	d850      	bhi.n	8008dc4 <HRTIM_OutputConfig+0x100>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2b40      	cmp	r3, #64	; 0x40
 8008d26:	d025      	beq.n	8008d74 <HRTIM_OutputConfig+0xb0>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2b40      	cmp	r3, #64	; 0x40
 8008d2c:	d84a      	bhi.n	8008dc4 <HRTIM_OutputConfig+0x100>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2b01      	cmp	r3, #1
 8008d32:	d01f      	beq.n	8008d74 <HRTIM_OutputConfig+0xb0>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d044      	beq.n	8008dc4 <HRTIM_OutputConfig+0x100>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2b20      	cmp	r3, #32
 8008d3e:	d841      	bhi.n	8008dc4 <HRTIM_OutputConfig+0x100>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2b02      	cmp	r3, #2
 8008d44:	d33e      	bcc.n	8008dc4 <HRTIM_OutputConfig+0x100>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	3b02      	subs	r3, #2
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	409a      	lsls	r2, r3
 8008d4e:	4b48      	ldr	r3, [pc, #288]	; (8008e70 <HRTIM_OutputConfig+0x1ac>)
 8008d50:	4013      	ands	r3, r2
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	bf14      	ite	ne
 8008d56:	2301      	movne	r3, #1
 8008d58:	2300      	moveq	r3, #0
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d11c      	bne.n	8008d9a <HRTIM_OutputConfig+0xd6>
 8008d60:	f244 0304 	movw	r3, #16388	; 0x4004
 8008d64:	4013      	ands	r3, r2
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	bf14      	ite	ne
 8008d6a:	2301      	movne	r3, #1
 8008d6c:	2300      	moveq	r3, #0
 8008d6e:	b2db      	uxtb	r3, r3
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d027      	beq.n	8008dc4 <HRTIM_OutputConfig+0x100>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6819      	ldr	r1, [r3, #0]
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	685a      	ldr	r2, [r3, #4]
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	01db      	lsls	r3, r3, #7
 8008d80:	440b      	add	r3, r1
 8008d82:	33bc      	adds	r3, #188	; 0xbc
 8008d84:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	6819      	ldr	r1, [r3, #0]
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	689a      	ldr	r2, [r3, #8]
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	01db      	lsls	r3, r3, #7
 8008d92:	440b      	add	r3, r1
 8008d94:	33c0      	adds	r3, #192	; 0xc0
 8008d96:	601a      	str	r2, [r3, #0]
      break;
 8008d98:	e015      	b.n	8008dc6 <HRTIM_OutputConfig+0x102>
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	6819      	ldr	r1, [r3, #0]
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	685a      	ldr	r2, [r3, #4]
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	01db      	lsls	r3, r3, #7
 8008da6:	440b      	add	r3, r1
 8008da8:	33c4      	adds	r3, #196	; 0xc4
 8008daa:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6819      	ldr	r1, [r3, #0]
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	689a      	ldr	r2, [r3, #8]
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	01db      	lsls	r3, r3, #7
 8008db8:	440b      	add	r3, r1
 8008dba:	33c8      	adds	r3, #200	; 0xc8
 8008dbc:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8008dbe:	2310      	movs	r3, #16
 8008dc0:	61bb      	str	r3, [r7, #24]
      break;
 8008dc2:	e000      	b.n	8008dc6 <HRTIM_OutputConfig+0x102>
    }

  default:
    break;
 8008dc4:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8008dc6:	22fe      	movs	r2, #254	; 0xfe
 8008dc8:	69bb      	ldr	r3, [r7, #24]
 8008dca:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8008dce:	43db      	mvns	r3, r3
 8008dd0:	69fa      	ldr	r2, [r7, #28]
 8008dd2:	4013      	ands	r3, r2
 8008dd4:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	69bb      	ldr	r3, [r7, #24]
 8008ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8008de0:	69fa      	ldr	r2, [r7, #28]
 8008de2:	4313      	orrs	r3, r2
 8008de4:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	68da      	ldr	r2, [r3, #12]
 8008dea:	69bb      	ldr	r3, [r7, #24]
 8008dec:	fa02 f303 	lsl.w	r3, r2, r3
 8008df0:	69fa      	ldr	r2, [r7, #28]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	691a      	ldr	r2, [r3, #16]
 8008dfa:	69bb      	ldr	r3, [r7, #24]
 8008dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8008e00:	69fa      	ldr	r2, [r7, #28]
 8008e02:	4313      	orrs	r3, r2
 8008e04:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	695a      	ldr	r2, [r3, #20]
 8008e0a:	69bb      	ldr	r3, [r7, #24]
 8008e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e10:	69fa      	ldr	r2, [r7, #28]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	699a      	ldr	r2, [r3, #24]
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e20:	69fa      	ldr	r2, [r7, #28]
 8008e22:	4313      	orrs	r3, r2
 8008e24:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	691b      	ldr	r3, [r3, #16]
 8008e2a:	2b08      	cmp	r3, #8
 8008e2c:	d111      	bne.n	8008e52 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d10c      	bne.n	8008e52 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d107      	bne.n	8008e52 <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	69da      	ldr	r2, [r3, #28]
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	fa02 f303 	lsl.w	r3, r2, r3
 8008e4c:	69fa      	ldr	r2, [r7, #28]
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681a      	ldr	r2, [r3, #0]
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	01db      	lsls	r3, r3, #7
 8008e5a:	4413      	add	r3, r2
 8008e5c:	33e4      	adds	r3, #228	; 0xe4
 8008e5e:	69fa      	ldr	r2, [r7, #28]
 8008e60:	601a      	str	r2, [r3, #0]
}
 8008e62:	bf00      	nop
 8008e64:	3724      	adds	r7, #36	; 0x24
 8008e66:	46bd      	mov	sp, r7
 8008e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6c:	4770      	bx	lr
 8008e6e:	bf00      	nop
 8008e70:	40000041 	.word	0x40000041

08008e74 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	2b05      	cmp	r3, #5
 8008e82:	d851      	bhi.n	8008f28 <HRTIM_ForceRegistersUpdate+0xb4>
 8008e84:	a201      	add	r2, pc, #4	; (adr r2, 8008e8c <HRTIM_ForceRegistersUpdate+0x18>)
 8008e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e8a:	bf00      	nop
 8008e8c:	08008ebb 	.word	0x08008ebb
 8008e90:	08008ed1 	.word	0x08008ed1
 8008e94:	08008ee7 	.word	0x08008ee7
 8008e98:	08008efd 	.word	0x08008efd
 8008e9c:	08008f13 	.word	0x08008f13
 8008ea0:	08008ea5 	.word	0x08008ea5
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f042 0201 	orr.w	r2, r2, #1
 8008eb4:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008eb8:	e037      	b.n	8008f2a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f042 0202 	orr.w	r2, r2, #2
 8008eca:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008ece:	e02c      	b.n	8008f2a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f042 0204 	orr.w	r2, r2, #4
 8008ee0:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008ee4:	e021      	b.n	8008f2a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f042 0208 	orr.w	r2, r2, #8
 8008ef6:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008efa:	e016      	b.n	8008f2a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f042 0210 	orr.w	r2, r2, #16
 8008f0c:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008f10:	e00b      	b.n	8008f2a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f042 0220 	orr.w	r2, r2, #32
 8008f22:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008f26:	e000      	b.n	8008f2a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 8008f28:	bf00      	nop
  }
}
 8008f2a:	bf00      	nop
 8008f2c:	370c      	adds	r7, #12
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f34:	4770      	bx	lr
 8008f36:	bf00      	nop

08008f38 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef * hhrtim)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b084      	sub	sp, #16
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f8d3 3388 	ldr.w	r3, [r3, #904]	; 0x388
 8008f48:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f8d3 3390 	ldr.w	r3, [r3, #912]	; 0x390
 8008f52:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f003 0301 	and.w	r3, r3, #1
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d00c      	beq.n	8008f78 <HRTIM_HRTIM_ISR+0x40>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	f003 0301 	and.w	r3, r3, #1
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d007      	beq.n	8008f78 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f7ff fbc7 	bl	8008706 <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f003 0302 	and.w	r3, r3, #2
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d00c      	beq.n	8008f9c <HRTIM_HRTIM_ISR+0x64>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	f003 0302 	and.w	r3, r3, #2
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d007      	beq.n	8008f9c <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	2202      	movs	r2, #2
 8008f92:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f7ff fbbf 	bl	800871a <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f003 0304 	and.w	r3, r3, #4
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d00c      	beq.n	8008fc0 <HRTIM_HRTIM_ISR+0x88>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	f003 0304 	and.w	r3, r3, #4
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d007      	beq.n	8008fc0 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	2204      	movs	r2, #4
 8008fb6:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f7ff fbb7 	bl	800872e <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f003 0308 	and.w	r3, r3, #8
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d00c      	beq.n	8008fe4 <HRTIM_HRTIM_ISR+0xac>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	f003 0308 	and.w	r3, r3, #8
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d007      	beq.n	8008fe4 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	2208      	movs	r2, #8
 8008fda:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f7ff fbaf 	bl	8008742 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	f003 0310 	and.w	r3, r3, #16
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00c      	beq.n	8009008 <HRTIM_HRTIM_ISR+0xd0>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	f003 0310 	and.w	r3, r3, #16
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d007      	beq.n	8009008 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	2210      	movs	r2, #16
 8008ffe:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f7ff fba7 	bl	8008756 <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f003 0320 	and.w	r3, r3, #32
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00c      	beq.n	800902c <HRTIM_HRTIM_ISR+0xf4>
  {
    if((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	f003 0320 	and.w	r3, r3, #32
 8009018:	2b00      	cmp	r3, #0
 800901a:	d007      	beq.n	800902c <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	2220      	movs	r2, #32
 8009022:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f7ff fb9f 	bl	800876a <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 800902c:	bf00      	nop
 800902e:	3710      	adds	r7, #16
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}

08009034 <HRTIM_Master_ISR>:
* @brief  Master timer interrupts service routine
* @param  hhrtim pointer to HAL HRTIM handle
* @retval None
*/
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef * hhrtim)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b086      	sub	sp, #24
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f8d3 3388 	ldr.w	r3, [r3, #904]	; 0x388
 8009044:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f8d3 3390 	ldr.w	r3, [r3, #912]	; 0x390
 800904e:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	68db      	ldr	r3, [r3, #12]
 800905e:	60bb      	str	r3, [r7, #8]

  /* Burst mode period event */
  if((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009066:	2b00      	cmp	r3, #0
 8009068:	d00d      	beq.n	8009086 <HRTIM_Master_ISR+0x52>
  {
    if((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 800906a:	693b      	ldr	r3, [r7, #16]
 800906c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009070:	2b00      	cmp	r3, #0
 8009072:	d008      	beq.n	8009086 <HRTIM_Master_ISR+0x52>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800907c:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f7ff fb7c 	bl	800877e <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f003 0301 	and.w	r3, r3, #1
 800908c:	2b00      	cmp	r3, #0
 800908e:	d00c      	beq.n	80090aa <HRTIM_Master_ISR+0x76>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	f003 0301 	and.w	r3, r3, #1
 8009096:	2b00      	cmp	r3, #0
 8009098:	d007      	beq.n	80090aa <HRTIM_Master_ISR+0x76>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2201      	movs	r2, #1
 80090a0:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80090a2:	2105      	movs	r1, #5
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f7ff fb89 	bl	80087bc <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f003 0302 	and.w	r3, r3, #2
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d00c      	beq.n	80090ce <HRTIM_Master_ISR+0x9a>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	f003 0302 	and.w	r3, r3, #2
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d007      	beq.n	80090ce <HRTIM_Master_ISR+0x9a>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	2202      	movs	r2, #2
 80090c4:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80090c6:	2105      	movs	r1, #5
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f7fa fdc3 	bl	8003c54 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	f003 0304 	and.w	r3, r3, #4
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d00c      	beq.n	80090f2 <HRTIM_Master_ISR+0xbe>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	f003 0304 	and.w	r3, r3, #4
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d007      	beq.n	80090f2 <HRTIM_Master_ISR+0xbe>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	2204      	movs	r2, #4
 80090e8:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80090ea:	2105      	movs	r1, #5
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f7fa fdbd 	bl	8003c6c <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f003 0308 	and.w	r3, r3, #8
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d00c      	beq.n	8009116 <HRTIM_Master_ISR+0xe2>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	f003 0308 	and.w	r3, r3, #8
 8009102:	2b00      	cmp	r3, #0
 8009104:	d007      	beq.n	8009116 <HRTIM_Master_ISR+0xe2>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	2208      	movs	r2, #8
 800910c:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800910e:	2105      	movs	r1, #5
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7ff fb5e 	bl	80087d2 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f003 0310 	and.w	r3, r3, #16
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00c      	beq.n	800913a <HRTIM_Master_ISR+0x106>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	f003 0310 	and.w	r3, r3, #16
 8009126:	2b00      	cmp	r3, #0
 8009128:	d007      	beq.n	800913a <HRTIM_Master_ISR+0x106>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	2210      	movs	r2, #16
 8009130:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8009132:	2105      	movs	r1, #5
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f7fa fe0d 	bl	8003d54 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	f003 0320 	and.w	r3, r3, #32
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00b      	beq.n	800915c <HRTIM_Master_ISR+0x128>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	f003 0320 	and.w	r3, r3, #32
 800914a:	2b00      	cmp	r3, #0
 800914c:	d006      	beq.n	800915c <HRTIM_Master_ISR+0x128>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2220      	movs	r2, #32
 8009154:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f7ff fb1b 	bl	8008792 <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00c      	beq.n	8009180 <HRTIM_Master_ISR+0x14c>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800916c:	2b00      	cmp	r3, #0
 800916e:	d007      	beq.n	8009180 <HRTIM_Master_ISR+0x14c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	2240      	movs	r2, #64	; 0x40
 8009176:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8009178:	2105      	movs	r1, #5
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f7ff fb13 	bl	80087a6 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8009180:	bf00      	nop
 8009182:	3718      	adds	r7, #24
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
*/
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef * hhrtim,
                     uint32_t TimerIdx)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
 8009190:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	3301      	adds	r3, #1
 800919a:	01db      	lsls	r3, r3, #7
 800919c:	4413      	add	r3, r2
 800919e:	3304      	adds	r3, #4
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681a      	ldr	r2, [r3, #0]
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	01db      	lsls	r3, r3, #7
 80091ac:	4413      	add	r3, r2
 80091ae:	338c      	adds	r3, #140	; 0x8c
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f003 0301 	and.w	r3, r3, #1
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d010      	beq.n	80091e0 <HRTIM_Timer_ISR+0x58>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	f003 0301 	and.w	r3, r3, #1
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d00b      	beq.n	80091e0 <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681a      	ldr	r2, [r3, #0]
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	01db      	lsls	r3, r3, #7
 80091d0:	4413      	add	r3, r2
 80091d2:	3388      	adds	r3, #136	; 0x88
 80091d4:	2201      	movs	r2, #1
 80091d6:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 80091d8:	6839      	ldr	r1, [r7, #0]
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f7ff faee 	bl	80087bc <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f003 0302 	and.w	r3, r3, #2
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d010      	beq.n	800920c <HRTIM_Timer_ISR+0x84>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	f003 0302 	and.w	r3, r3, #2
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d00b      	beq.n	800920c <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	01db      	lsls	r3, r3, #7
 80091fc:	4413      	add	r3, r2
 80091fe:	3388      	adds	r3, #136	; 0x88
 8009200:	2202      	movs	r2, #2
 8009202:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 8009204:	6839      	ldr	r1, [r7, #0]
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f7fa fd24 	bl	8003c54 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f003 0304 	and.w	r3, r3, #4
 8009212:	2b00      	cmp	r3, #0
 8009214:	d010      	beq.n	8009238 <HRTIM_Timer_ISR+0xb0>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	f003 0304 	and.w	r3, r3, #4
 800921c:	2b00      	cmp	r3, #0
 800921e:	d00b      	beq.n	8009238 <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	01db      	lsls	r3, r3, #7
 8009228:	4413      	add	r3, r2
 800922a:	3388      	adds	r3, #136	; 0x88
 800922c:	2204      	movs	r2, #4
 800922e:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8009230:	6839      	ldr	r1, [r7, #0]
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f7fa fd1a 	bl	8003c6c <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f003 0308 	and.w	r3, r3, #8
 800923e:	2b00      	cmp	r3, #0
 8009240:	d010      	beq.n	8009264 <HRTIM_Timer_ISR+0xdc>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	f003 0308 	and.w	r3, r3, #8
 8009248:	2b00      	cmp	r3, #0
 800924a:	d00b      	beq.n	8009264 <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681a      	ldr	r2, [r3, #0]
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	01db      	lsls	r3, r3, #7
 8009254:	4413      	add	r3, r2
 8009256:	3388      	adds	r3, #136	; 0x88
 8009258:	2208      	movs	r2, #8
 800925a:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 800925c:	6839      	ldr	r1, [r7, #0]
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f7ff fab7 	bl	80087d2 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f003 0310 	and.w	r3, r3, #16
 800926a:	2b00      	cmp	r3, #0
 800926c:	d010      	beq.n	8009290 <HRTIM_Timer_ISR+0x108>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	f003 0310 	and.w	r3, r3, #16
 8009274:	2b00      	cmp	r3, #0
 8009276:	d00b      	beq.n	8009290 <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681a      	ldr	r2, [r3, #0]
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	01db      	lsls	r3, r3, #7
 8009280:	4413      	add	r3, r2
 8009282:	3388      	adds	r3, #136	; 0x88
 8009284:	2210      	movs	r2, #16
 8009286:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 8009288:	6839      	ldr	r1, [r7, #0]
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f7fa fd62 	bl	8003d54 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009296:	2b00      	cmp	r3, #0
 8009298:	d010      	beq.n	80092bc <HRTIM_Timer_ISR+0x134>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d00b      	beq.n	80092bc <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	01db      	lsls	r3, r3, #7
 80092ac:	4413      	add	r3, r2
 80092ae:	3388      	adds	r3, #136	; 0x88
 80092b0:	2240      	movs	r2, #64	; 0x40
 80092b2:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 80092b4:	6839      	ldr	r1, [r7, #0]
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f7ff fa75 	bl	80087a6 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d010      	beq.n	80092e8 <HRTIM_Timer_ISR+0x160>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d00b      	beq.n	80092e8 <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681a      	ldr	r2, [r3, #0]
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	01db      	lsls	r3, r3, #7
 80092d8:	4413      	add	r3, r2
 80092da:	3388      	adds	r3, #136	; 0x88
 80092dc:	2280      	movs	r2, #128	; 0x80
 80092de:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 80092e0:	6839      	ldr	r1, [r7, #0]
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f7ff fa80 	bl	80087e8 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d011      	beq.n	8009316 <HRTIM_Timer_ISR+0x18e>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d00c      	beq.n	8009316 <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681a      	ldr	r2, [r3, #0]
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	01db      	lsls	r3, r3, #7
 8009304:	4413      	add	r3, r2
 8009306:	3388      	adds	r3, #136	; 0x88
 8009308:	f44f 7280 	mov.w	r2, #256	; 0x100
 800930c:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 800930e:	6839      	ldr	r1, [r7, #0]
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f7ff fa74 	bl	80087fe <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800931c:	2b00      	cmp	r3, #0
 800931e:	d011      	beq.n	8009344 <HRTIM_Timer_ISR+0x1bc>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009326:	2b00      	cmp	r3, #0
 8009328:	d00c      	beq.n	8009344 <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681a      	ldr	r2, [r3, #0]
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	01db      	lsls	r3, r3, #7
 8009332:	4413      	add	r3, r2
 8009334:	3388      	adds	r3, #136	; 0x88
 8009336:	f44f 7200 	mov.w	r2, #512	; 0x200
 800933a:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 800933c:	6839      	ldr	r1, [r7, #0]
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f7ff fa7e 	bl	8008840 <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800934a:	2b00      	cmp	r3, #0
 800934c:	d011      	beq.n	8009372 <HRTIM_Timer_ISR+0x1ea>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009354:	2b00      	cmp	r3, #0
 8009356:	d00c      	beq.n	8009372 <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	01db      	lsls	r3, r3, #7
 8009360:	4413      	add	r3, r2
 8009362:	3388      	adds	r3, #136	; 0x88
 8009364:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009368:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 800936a:	6839      	ldr	r1, [r7, #0]
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f7ff fa72 	bl	8008856 <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009378:	2b00      	cmp	r3, #0
 800937a:	d011      	beq.n	80093a0 <HRTIM_Timer_ISR+0x218>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00c      	beq.n	80093a0 <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	01db      	lsls	r3, r3, #7
 800938e:	4413      	add	r3, r2
 8009390:	3388      	adds	r3, #136	; 0x88
 8009392:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009396:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 8009398:	6839      	ldr	r1, [r7, #0]
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f7ff fa66 	bl	800886c <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d011      	beq.n	80093ce <HRTIM_Timer_ISR+0x246>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d00c      	beq.n	80093ce <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681a      	ldr	r2, [r3, #0]
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	01db      	lsls	r3, r3, #7
 80093bc:	4413      	add	r3, r2
 80093be:	3388      	adds	r3, #136	; 0x88
 80093c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80093c4:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 80093c6:	6839      	ldr	r1, [r7, #0]
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f7ff fa5a 	bl	8008882 <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d011      	beq.n	80093fc <HRTIM_Timer_ISR+0x274>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d00c      	beq.n	80093fc <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	01db      	lsls	r3, r3, #7
 80093ea:	4413      	add	r3, r2
 80093ec:	3388      	adds	r3, #136	; 0x88
 80093ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80093f2:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 80093f4:	6839      	ldr	r1, [r7, #0]
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f7ff fa17 	bl	800882a <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009402:	2b00      	cmp	r3, #0
 8009404:	d011      	beq.n	800942a <HRTIM_Timer_ISR+0x2a2>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800940c:	2b00      	cmp	r3, #0
 800940e:	d00c      	beq.n	800942a <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681a      	ldr	r2, [r3, #0]
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	01db      	lsls	r3, r3, #7
 8009418:	4413      	add	r3, r2
 800941a:	3388      	adds	r3, #136	; 0x88
 800941c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009420:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8009422:	6839      	ldr	r1, [r7, #0]
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f7ff f9f5 	bl	8008814 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 800942a:	bf00      	nop
 800942c:	3710      	adds	r7, #16
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
	...

08009434 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d101      	bne.n	8009446 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8009442:	2301      	movs	r3, #1
 8009444:	e097      	b.n	8009576 <HAL_LPTIM_Init+0x142>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8009452:	b2db      	uxtb	r3, r3
 8009454:	2b00      	cmp	r3, #0
 8009456:	d106      	bne.n	8009466 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f7fa f8f3 	bl	800364c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2202      	movs	r2, #2
 800946a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	2b01      	cmp	r3, #1
 800947c:	d004      	beq.n	8009488 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009482:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009486:	d103      	bne.n	8009490 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f023 031e 	bic.w	r3, r3, #30
 800948e:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	695b      	ldr	r3, [r3, #20]
 8009494:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009498:	4293      	cmp	r3, r2
 800949a:	d003      	beq.n	80094a4 <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 800949c:	68fa      	ldr	r2, [r7, #12]
 800949e:	4b38      	ldr	r3, [pc, #224]	; (8009580 <HAL_LPTIM_Init+0x14c>)
 80094a0:	4013      	ands	r3, r2
 80094a2:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80094a4:	68fa      	ldr	r2, [r7, #12]
 80094a6:	4b37      	ldr	r3, [pc, #220]	; (8009584 <HAL_LPTIM_Init+0x150>)
 80094a8:	4013      	ands	r3, r2
 80094aa:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80094b4:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80094ba:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 80094c0:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 80094c6:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	4313      	orrs	r3, r2
 80094cc:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d107      	bne.n	80094e6 <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80094de:	4313      	orrs	r3, r2
 80094e0:	68fa      	ldr	r2, [r7, #12]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	685b      	ldr	r3, [r3, #4]
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d004      	beq.n	80094f8 <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80094f6:	d107      	bne.n	8009508 <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8009500:	4313      	orrs	r3, r2
 8009502:	68fa      	ldr	r2, [r7, #12]
 8009504:	4313      	orrs	r3, r2
 8009506:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	695b      	ldr	r3, [r3, #20]
 800950c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009510:	4293      	cmp	r3, r2
 8009512:	d00a      	beq.n	800952a <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800951c:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8009522:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009524:	68fa      	ldr	r2, [r7, #12]
 8009526:	4313      	orrs	r3, r2
 8009528:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a14      	ldr	r2, [pc, #80]	; (8009588 <HAL_LPTIM_Init+0x154>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d004      	beq.n	8009546 <HAL_LPTIM_Init+0x112>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a12      	ldr	r2, [pc, #72]	; (800958c <HAL_LPTIM_Init+0x158>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d108      	bne.n	8009558 <HAL_LPTIM_Init+0x124>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	430a      	orrs	r2, r1
 8009554:	625a      	str	r2, [r3, #36]	; 0x24
 8009556:	e009      	b.n	800956c <HAL_LPTIM_Init+0x138>
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a0c      	ldr	r2, [pc, #48]	; (8009590 <HAL_LPTIM_Init+0x15c>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d104      	bne.n	800956c <HAL_LPTIM_Init+0x138>
    {
      /* Check LPTIM3 Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM3 Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	687a      	ldr	r2, [r7, #4]
 8009568:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800956a:	625a      	str	r2, [r3, #36]	; 0x24
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8009574:	2300      	movs	r3, #0
}
 8009576:	4618      	mov	r0, r3
 8009578:	3710      	adds	r7, #16
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}
 800957e:	bf00      	nop
 8009580:	ffff1f3f 	.word	0xffff1f3f
 8009584:	ff19f1fe 	.word	0xff19f1fe
 8009588:	40002400 	.word	0x40002400
 800958c:	58002400 	.word	0x58002400
 8009590:	58002800 	.word	0x58002800

08009594 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b082      	sub	sp, #8
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2202      	movs	r2, #2
 80095a2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	685b      	ldr	r3, [r3, #4]
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d00c      	beq.n	80095c8 <HAL_LPTIM_Counter_Start_IT+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095b2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80095b6:	d107      	bne.n	80095c8 <HAL_LPTIM_Counter_Start_IT+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	68da      	ldr	r2, [r3, #12]
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 80095c6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	691a      	ldr	r2, [r3, #16]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f042 0201 	orr.w	r2, r2, #1
 80095d6:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	2210      	movs	r2, #16
 80095de:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	683a      	ldr	r2, [r7, #0]
 80095e6:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80095e8:	2110      	movs	r1, #16
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f000 f91e 	bl	800982c <LPTIM_WaitForFlag>
 80095f0:	4603      	mov	r3, r0
 80095f2:	2b03      	cmp	r3, #3
 80095f4:	d101      	bne.n	80095fa <HAL_LPTIM_Counter_Start_IT+0x66>
  {
    return HAL_TIMEOUT;
 80095f6:	2303      	movs	r3, #3
 80095f8:	e02f      	b.n	800965a <HAL_LPTIM_Counter_Start_IT+0xc6>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f000 f946 	bl	800988c <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f000 f905 	bl	8009810 <HAL_LPTIM_GetState>
 8009606:	4603      	mov	r3, r0
 8009608:	2b03      	cmp	r3, #3
 800960a:	d101      	bne.n	8009610 <HAL_LPTIM_Counter_Start_IT+0x7c>
  {
    return HAL_TIMEOUT;
 800960c:	2303      	movs	r3, #3
 800960e:	e024      	b.n	800965a <HAL_LPTIM_Counter_Start_IT+0xc6>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	689a      	ldr	r2, [r3, #8]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f042 0210 	orr.w	r2, r2, #16
 800961e:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	689a      	ldr	r2, [r3, #8]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f042 0202 	orr.w	r2, r2, #2
 800962e:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	691a      	ldr	r2, [r3, #16]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f042 0201 	orr.w	r2, r2, #1
 800963e:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	691a      	ldr	r2, [r3, #16]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f042 0204 	orr.w	r2, r2, #4
 800964e:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	3708      	adds	r7, #8
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8009662:	b580      	push	{r7, lr}
 8009664:	b082      	sub	sp, #8
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f003 0301 	and.w	r3, r3, #1
 8009674:	2b01      	cmp	r3, #1
 8009676:	d10d      	bne.n	8009694 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	689b      	ldr	r3, [r3, #8]
 800967e:	f003 0301 	and.w	r3, r3, #1
 8009682:	2b01      	cmp	r3, #1
 8009684:	d106      	bne.n	8009694 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	2201      	movs	r2, #1
 800968c:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	f000 f882 	bl	8009798 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f003 0302 	and.w	r3, r3, #2
 800969e:	2b02      	cmp	r3, #2
 80096a0:	d10d      	bne.n	80096be <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	689b      	ldr	r3, [r3, #8]
 80096a8:	f003 0302 	and.w	r3, r3, #2
 80096ac:	2b02      	cmp	r3, #2
 80096ae:	d106      	bne.n	80096be <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	2202      	movs	r2, #2
 80096b6:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f7fa fabd 	bl	8003c38 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f003 0304 	and.w	r3, r3, #4
 80096c8:	2b04      	cmp	r3, #4
 80096ca:	d10d      	bne.n	80096e8 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	f003 0304 	and.w	r3, r3, #4
 80096d6:	2b04      	cmp	r3, #4
 80096d8:	d106      	bne.n	80096e8 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	2204      	movs	r2, #4
 80096e0:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 f862 	bl	80097ac <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f003 0308 	and.w	r3, r3, #8
 80096f2:	2b08      	cmp	r3, #8
 80096f4:	d10d      	bne.n	8009712 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	689b      	ldr	r3, [r3, #8]
 80096fc:	f003 0308 	and.w	r3, r3, #8
 8009700:	2b08      	cmp	r3, #8
 8009702:	d106      	bne.n	8009712 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	2208      	movs	r2, #8
 800970a:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f000 f857 	bl	80097c0 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f003 0310 	and.w	r3, r3, #16
 800971c:	2b10      	cmp	r3, #16
 800971e:	d10d      	bne.n	800973c <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	f003 0310 	and.w	r3, r3, #16
 800972a:	2b10      	cmp	r3, #16
 800972c:	d106      	bne.n	800973c <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	2210      	movs	r2, #16
 8009734:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f000 f84c 	bl	80097d4 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f003 0320 	and.w	r3, r3, #32
 8009746:	2b20      	cmp	r3, #32
 8009748:	d10d      	bne.n	8009766 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	f003 0320 	and.w	r3, r3, #32
 8009754:	2b20      	cmp	r3, #32
 8009756:	d106      	bne.n	8009766 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	2220      	movs	r2, #32
 800975e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f000 f841 	bl	80097e8 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009770:	2b40      	cmp	r3, #64	; 0x40
 8009772:	d10d      	bne.n	8009790 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	689b      	ldr	r3, [r3, #8]
 800977a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800977e:	2b40      	cmp	r3, #64	; 0x40
 8009780:	d106      	bne.n	8009790 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	2240      	movs	r2, #64	; 0x40
 8009788:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f000 f836 	bl	80097fc <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8009790:	bf00      	nop
 8009792:	3708      	adds	r7, #8
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}

08009798 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009798:	b480      	push	{r7}
 800979a:	b083      	sub	sp, #12
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80097a0:	bf00      	nop
 80097a2:	370c      	adds	r7, #12
 80097a4:	46bd      	mov	sp, r7
 80097a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097aa:	4770      	bx	lr

080097ac <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b083      	sub	sp, #12
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80097b4:	bf00      	nop
 80097b6:	370c      	adds	r7, #12
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr

080097c0 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b083      	sub	sp, #12
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80097c8:	bf00      	nop
 80097ca:	370c      	adds	r7, #12
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr

080097d4 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80097d4:	b480      	push	{r7}
 80097d6:	b083      	sub	sp, #12
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80097dc:	bf00      	nop
 80097de:	370c      	adds	r7, #12
 80097e0:	46bd      	mov	sp, r7
 80097e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e6:	4770      	bx	lr

080097e8 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b083      	sub	sp, #12
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80097f0:	bf00      	nop
 80097f2:	370c      	adds	r7, #12
 80097f4:	46bd      	mov	sp, r7
 80097f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fa:	4770      	bx	lr

080097fc <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b083      	sub	sp, #12
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8009804:	bf00      	nop
 8009806:	370c      	adds	r7, #12
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr

08009810 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8009810:	b480      	push	{r7}
 8009812:	b083      	sub	sp, #12
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800981e:	b2db      	uxtb	r3, r3
}
 8009820:	4618      	mov	r0, r3
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr

0800982c <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 800982c:	b480      	push	{r7}
 800982e:	b085      	sub	sp, #20
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8009836:	2300      	movs	r3, #0
 8009838:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800983a:	4b12      	ldr	r3, [pc, #72]	; (8009884 <LPTIM_WaitForFlag+0x58>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a12      	ldr	r2, [pc, #72]	; (8009888 <LPTIM_WaitForFlag+0x5c>)
 8009840:	fba2 2303 	umull	r2, r3, r2, r3
 8009844:	0b9b      	lsrs	r3, r3, #14
 8009846:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800984a:	fb02 f303 	mul.w	r3, r2, r3
 800984e:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	3b01      	subs	r3, #1
 8009854:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d101      	bne.n	8009860 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 800985c:	2303      	movs	r3, #3
 800985e:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	4013      	ands	r3, r2
 800986a:	683a      	ldr	r2, [r7, #0]
 800986c:	429a      	cmp	r2, r3
 800986e:	d002      	beq.n	8009876 <LPTIM_WaitForFlag+0x4a>
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d1ec      	bne.n	8009850 <LPTIM_WaitForFlag+0x24>

  return result;
 8009876:	7bfb      	ldrb	r3, [r7, #15]
}
 8009878:	4618      	mov	r0, r3
 800987a:	3714      	adds	r7, #20
 800987c:	46bd      	mov	sp, r7
 800987e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009882:	4770      	bx	lr
 8009884:	20000010 	.word	0x20000010
 8009888:	d1b71759 	.word	0xd1b71759

0800988c <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b08c      	sub	sp, #48	; 0x30
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8009894:	2300      	movs	r3, #0
 8009896:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009898:	f3ef 8310 	mrs	r3, PRIMASK
 800989c:	60fb      	str	r3, [r7, #12]
  return(result);
 800989e:	68fb      	ldr	r3, [r7, #12]
  uint32_t tmpARR;
  uint32_t primask_bit;
  uint32_t tmpCFGR2;

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80098a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80098a2:	2301      	movs	r3, #1
 80098a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	f383 8810 	msr	PRIMASK, r3
}
 80098ac:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4a81      	ldr	r2, [pc, #516]	; (8009ab8 <LPTIM_Disable+0x22c>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d02d      	beq.n	8009914 <LPTIM_Disable+0x88>
 80098b8:	4a7f      	ldr	r2, [pc, #508]	; (8009ab8 <LPTIM_Disable+0x22c>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d830      	bhi.n	8009920 <LPTIM_Disable+0x94>
 80098be:	4a7f      	ldr	r2, [pc, #508]	; (8009abc <LPTIM_Disable+0x230>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d021      	beq.n	8009908 <LPTIM_Disable+0x7c>
 80098c4:	4a7d      	ldr	r2, [pc, #500]	; (8009abc <LPTIM_Disable+0x230>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d82a      	bhi.n	8009920 <LPTIM_Disable+0x94>
 80098ca:	4a7d      	ldr	r2, [pc, #500]	; (8009ac0 <LPTIM_Disable+0x234>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d015      	beq.n	80098fc <LPTIM_Disable+0x70>
 80098d0:	4a7b      	ldr	r2, [pc, #492]	; (8009ac0 <LPTIM_Disable+0x234>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d824      	bhi.n	8009920 <LPTIM_Disable+0x94>
 80098d6:	4a7b      	ldr	r2, [pc, #492]	; (8009ac4 <LPTIM_Disable+0x238>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d003      	beq.n	80098e4 <LPTIM_Disable+0x58>
 80098dc:	4a7a      	ldr	r2, [pc, #488]	; (8009ac8 <LPTIM_Disable+0x23c>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d006      	beq.n	80098f0 <LPTIM_Disable+0x64>
    case LPTIM5_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM5_SOURCE();
      break;
#endif /* LPTIM5 */
    default:
      break;
 80098e2:	e01d      	b.n	8009920 <LPTIM_Disable+0x94>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80098e4:	4b79      	ldr	r3, [pc, #484]	; (8009acc <LPTIM_Disable+0x240>)
 80098e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098e8:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80098ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 80098ee:	e018      	b.n	8009922 <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80098f0:	4b76      	ldr	r3, [pc, #472]	; (8009acc <LPTIM_Disable+0x240>)
 80098f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098f4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80098f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 80098fa:	e012      	b.n	8009922 <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
 80098fc:	4b73      	ldr	r3, [pc, #460]	; (8009acc <LPTIM_Disable+0x240>)
 80098fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009900:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009904:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8009906:	e00c      	b.n	8009922 <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM4_SOURCE();
 8009908:	4b70      	ldr	r3, [pc, #448]	; (8009acc <LPTIM_Disable+0x240>)
 800990a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800990c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009910:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8009912:	e006      	b.n	8009922 <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM5_SOURCE();
 8009914:	4b6d      	ldr	r3, [pc, #436]	; (8009acc <LPTIM_Disable+0x240>)
 8009916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009918:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800991c:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 800991e:	e000      	b.n	8009922 <LPTIM_Disable+0x96>
      break;
 8009920:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	689b      	ldr	r3, [r3, #8]
 8009928:	627b      	str	r3, [r7, #36]	; 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	68db      	ldr	r3, [r3, #12]
 8009930:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	695b      	ldr	r3, [r3, #20]
 8009938:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	699b      	ldr	r3, [r3, #24]
 8009940:	61bb      	str	r3, [r7, #24]
  tmpCFGR2 = hlptim->Instance->CFGR2;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009948:	617b      	str	r3, [r7, #20]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4a5a      	ldr	r2, [pc, #360]	; (8009ab8 <LPTIM_Disable+0x22c>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d059      	beq.n	8009a08 <LPTIM_Disable+0x17c>
 8009954:	4a58      	ldr	r2, [pc, #352]	; (8009ab8 <LPTIM_Disable+0x22c>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d867      	bhi.n	8009a2a <LPTIM_Disable+0x19e>
 800995a:	4a58      	ldr	r2, [pc, #352]	; (8009abc <LPTIM_Disable+0x230>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d042      	beq.n	80099e6 <LPTIM_Disable+0x15a>
 8009960:	4a56      	ldr	r2, [pc, #344]	; (8009abc <LPTIM_Disable+0x230>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d861      	bhi.n	8009a2a <LPTIM_Disable+0x19e>
 8009966:	4a56      	ldr	r2, [pc, #344]	; (8009ac0 <LPTIM_Disable+0x234>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d02b      	beq.n	80099c4 <LPTIM_Disable+0x138>
 800996c:	4a54      	ldr	r2, [pc, #336]	; (8009ac0 <LPTIM_Disable+0x234>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d85b      	bhi.n	8009a2a <LPTIM_Disable+0x19e>
 8009972:	4a54      	ldr	r2, [pc, #336]	; (8009ac4 <LPTIM_Disable+0x238>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d003      	beq.n	8009980 <LPTIM_Disable+0xf4>
 8009978:	4a53      	ldr	r2, [pc, #332]	; (8009ac8 <LPTIM_Disable+0x23c>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d011      	beq.n	80099a2 <LPTIM_Disable+0x116>
      __HAL_RCC_LPTIM5_FORCE_RESET();
      __HAL_RCC_LPTIM5_RELEASE_RESET();
      break;
#endif /* LPTIM5 */
    default:
      break;
 800997e:	e054      	b.n	8009a2a <LPTIM_Disable+0x19e>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8009980:	4b52      	ldr	r3, [pc, #328]	; (8009acc <LPTIM_Disable+0x240>)
 8009982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009986:	4a51      	ldr	r2, [pc, #324]	; (8009acc <LPTIM_Disable+0x240>)
 8009988:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800998c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8009990:	4b4e      	ldr	r3, [pc, #312]	; (8009acc <LPTIM_Disable+0x240>)
 8009992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009996:	4a4d      	ldr	r2, [pc, #308]	; (8009acc <LPTIM_Disable+0x240>)
 8009998:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800999c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      break;
 80099a0:	e044      	b.n	8009a2c <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 80099a2:	4b4a      	ldr	r3, [pc, #296]	; (8009acc <LPTIM_Disable+0x240>)
 80099a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80099a8:	4a48      	ldr	r2, [pc, #288]	; (8009acc <LPTIM_Disable+0x240>)
 80099aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80099ae:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 80099b2:	4b46      	ldr	r3, [pc, #280]	; (8009acc <LPTIM_Disable+0x240>)
 80099b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80099b8:	4a44      	ldr	r2, [pc, #272]	; (8009acc <LPTIM_Disable+0x240>)
 80099ba:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80099be:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 80099c2:	e033      	b.n	8009a2c <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM3_FORCE_RESET();
 80099c4:	4b41      	ldr	r3, [pc, #260]	; (8009acc <LPTIM_Disable+0x240>)
 80099c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80099ca:	4a40      	ldr	r2, [pc, #256]	; (8009acc <LPTIM_Disable+0x240>)
 80099cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80099d0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM3_RELEASE_RESET();
 80099d4:	4b3d      	ldr	r3, [pc, #244]	; (8009acc <LPTIM_Disable+0x240>)
 80099d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80099da:	4a3c      	ldr	r2, [pc, #240]	; (8009acc <LPTIM_Disable+0x240>)
 80099dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80099e0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 80099e4:	e022      	b.n	8009a2c <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM4_FORCE_RESET();
 80099e6:	4b39      	ldr	r3, [pc, #228]	; (8009acc <LPTIM_Disable+0x240>)
 80099e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80099ec:	4a37      	ldr	r2, [pc, #220]	; (8009acc <LPTIM_Disable+0x240>)
 80099ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80099f2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM4_RELEASE_RESET();
 80099f6:	4b35      	ldr	r3, [pc, #212]	; (8009acc <LPTIM_Disable+0x240>)
 80099f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80099fc:	4a33      	ldr	r2, [pc, #204]	; (8009acc <LPTIM_Disable+0x240>)
 80099fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a02:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 8009a06:	e011      	b.n	8009a2c <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM5_FORCE_RESET();
 8009a08:	4b30      	ldr	r3, [pc, #192]	; (8009acc <LPTIM_Disable+0x240>)
 8009a0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a0e:	4a2f      	ldr	r2, [pc, #188]	; (8009acc <LPTIM_Disable+0x240>)
 8009a10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009a14:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM5_RELEASE_RESET();
 8009a18:	4b2c      	ldr	r3, [pc, #176]	; (8009acc <LPTIM_Disable+0x240>)
 8009a1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a1e:	4a2b      	ldr	r2, [pc, #172]	; (8009acc <LPTIM_Disable+0x240>)
 8009a20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a24:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 8009a28:	e000      	b.n	8009a2c <LPTIM_Disable+0x1a0>
      break;
 8009a2a:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d103      	bne.n	8009a3a <LPTIM_Disable+0x1ae>
 8009a32:	69bb      	ldr	r3, [r7, #24]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	f000 80d1 	beq.w	8009bdc <LPTIM_Disable+0x350>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a1e      	ldr	r2, [pc, #120]	; (8009ab8 <LPTIM_Disable+0x22c>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d031      	beq.n	8009aa8 <LPTIM_Disable+0x21c>
 8009a44:	4a1c      	ldr	r2, [pc, #112]	; (8009ab8 <LPTIM_Disable+0x22c>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d842      	bhi.n	8009ad0 <LPTIM_Disable+0x244>
 8009a4a:	4a1c      	ldr	r2, [pc, #112]	; (8009abc <LPTIM_Disable+0x230>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d024      	beq.n	8009a9a <LPTIM_Disable+0x20e>
 8009a50:	4a1a      	ldr	r2, [pc, #104]	; (8009abc <LPTIM_Disable+0x230>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d83c      	bhi.n	8009ad0 <LPTIM_Disable+0x244>
 8009a56:	4a1a      	ldr	r2, [pc, #104]	; (8009ac0 <LPTIM_Disable+0x234>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d017      	beq.n	8009a8c <LPTIM_Disable+0x200>
 8009a5c:	4a18      	ldr	r2, [pc, #96]	; (8009ac0 <LPTIM_Disable+0x234>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d836      	bhi.n	8009ad0 <LPTIM_Disable+0x244>
 8009a62:	4a18      	ldr	r2, [pc, #96]	; (8009ac4 <LPTIM_Disable+0x238>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d003      	beq.n	8009a70 <LPTIM_Disable+0x1e4>
 8009a68:	4a17      	ldr	r2, [pc, #92]	; (8009ac8 <LPTIM_Disable+0x23c>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d007      	beq.n	8009a7e <LPTIM_Disable+0x1f2>
      case LPTIM5_BASE:
        __HAL_RCC_LPTIM5_CONFIG(RCC_LPTIM5CLKSOURCE_D3PCLK1);
        break;
#endif /* LPTIM5 */
      default:
        break;
 8009a6e:	e02f      	b.n	8009ad0 <LPTIM_Disable+0x244>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_D2PCLK1);
 8009a70:	4b16      	ldr	r3, [pc, #88]	; (8009acc <LPTIM_Disable+0x240>)
 8009a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a74:	4a15      	ldr	r2, [pc, #84]	; (8009acc <LPTIM_Disable+0x240>)
 8009a76:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8009a7a:	6553      	str	r3, [r2, #84]	; 0x54
        break;
 8009a7c:	e029      	b.n	8009ad2 <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_D3PCLK1);
 8009a7e:	4b13      	ldr	r3, [pc, #76]	; (8009acc <LPTIM_Disable+0x240>)
 8009a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a82:	4a12      	ldr	r2, [pc, #72]	; (8009acc <LPTIM_Disable+0x240>)
 8009a84:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8009a88:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 8009a8a:	e022      	b.n	8009ad2 <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_D3PCLK1);
 8009a8c:	4b0f      	ldr	r3, [pc, #60]	; (8009acc <LPTIM_Disable+0x240>)
 8009a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a90:	4a0e      	ldr	r2, [pc, #56]	; (8009acc <LPTIM_Disable+0x240>)
 8009a92:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009a96:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 8009a98:	e01b      	b.n	8009ad2 <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM4_CONFIG(RCC_LPTIM4CLKSOURCE_D3PCLK1);
 8009a9a:	4b0c      	ldr	r3, [pc, #48]	; (8009acc <LPTIM_Disable+0x240>)
 8009a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a9e:	4a0b      	ldr	r2, [pc, #44]	; (8009acc <LPTIM_Disable+0x240>)
 8009aa0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009aa4:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 8009aa6:	e014      	b.n	8009ad2 <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM5_CONFIG(RCC_LPTIM5CLKSOURCE_D3PCLK1);
 8009aa8:	4b08      	ldr	r3, [pc, #32]	; (8009acc <LPTIM_Disable+0x240>)
 8009aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009aac:	4a07      	ldr	r2, [pc, #28]	; (8009acc <LPTIM_Disable+0x240>)
 8009aae:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009ab2:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 8009ab4:	e00d      	b.n	8009ad2 <LPTIM_Disable+0x246>
 8009ab6:	bf00      	nop
 8009ab8:	58003000 	.word	0x58003000
 8009abc:	58002c00 	.word	0x58002c00
 8009ac0:	58002800 	.word	0x58002800
 8009ac4:	40002400 	.word	0x40002400
 8009ac8:	58002400 	.word	0x58002400
 8009acc:	58024400 	.word	0x58024400
        break;
 8009ad0:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8009ad2:	69fb      	ldr	r3, [r7, #28]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d01a      	beq.n	8009b0e <LPTIM_Disable+0x282>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	691a      	ldr	r2, [r3, #16]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f042 0201 	orr.w	r2, r2, #1
 8009ae6:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	69fa      	ldr	r2, [r7, #28]
 8009aee:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8009af0:	2108      	movs	r1, #8
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f7ff fe9a 	bl	800982c <LPTIM_WaitForFlag>
 8009af8:	4603      	mov	r3, r0
 8009afa:	2b03      	cmp	r3, #3
 8009afc:	d103      	bne.n	8009b06 <LPTIM_Disable+0x27a>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2203      	movs	r2, #3
 8009b02:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	2208      	movs	r2, #8
 8009b0c:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d01a      	beq.n	8009b4a <LPTIM_Disable+0x2be>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	691a      	ldr	r2, [r3, #16]
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f042 0201 	orr.w	r2, r2, #1
 8009b22:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	69ba      	ldr	r2, [r7, #24]
 8009b2a:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009b2c:	2110      	movs	r1, #16
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f7ff fe7c 	bl	800982c <LPTIM_WaitForFlag>
 8009b34:	4603      	mov	r3, r0
 8009b36:	2b03      	cmp	r3, #3
 8009b38:	d103      	bne.n	8009b42 <LPTIM_Disable+0x2b6>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2203      	movs	r2, #3
 8009b3e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	2210      	movs	r2, #16
 8009b48:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	4a32      	ldr	r2, [pc, #200]	; (8009c18 <LPTIM_Disable+0x38c>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d039      	beq.n	8009bc8 <LPTIM_Disable+0x33c>
 8009b54:	4a30      	ldr	r2, [pc, #192]	; (8009c18 <LPTIM_Disable+0x38c>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d83f      	bhi.n	8009bda <LPTIM_Disable+0x34e>
 8009b5a:	4a30      	ldr	r2, [pc, #192]	; (8009c1c <LPTIM_Disable+0x390>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d02a      	beq.n	8009bb6 <LPTIM_Disable+0x32a>
 8009b60:	4a2e      	ldr	r2, [pc, #184]	; (8009c1c <LPTIM_Disable+0x390>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d839      	bhi.n	8009bda <LPTIM_Disable+0x34e>
 8009b66:	4a2e      	ldr	r2, [pc, #184]	; (8009c20 <LPTIM_Disable+0x394>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d01b      	beq.n	8009ba4 <LPTIM_Disable+0x318>
 8009b6c:	4a2c      	ldr	r2, [pc, #176]	; (8009c20 <LPTIM_Disable+0x394>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d833      	bhi.n	8009bda <LPTIM_Disable+0x34e>
 8009b72:	4a2c      	ldr	r2, [pc, #176]	; (8009c24 <LPTIM_Disable+0x398>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d003      	beq.n	8009b80 <LPTIM_Disable+0x2f4>
 8009b78:	4a2b      	ldr	r2, [pc, #172]	; (8009c28 <LPTIM_Disable+0x39c>)
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d009      	beq.n	8009b92 <LPTIM_Disable+0x306>
      case LPTIM5_BASE:
        __HAL_RCC_LPTIM5_CONFIG(tmpclksource);
        break;
#endif /* LPTIM5 */
      default:
        break;
 8009b7e:	e02c      	b.n	8009bda <LPTIM_Disable+0x34e>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8009b80:	4b2a      	ldr	r3, [pc, #168]	; (8009c2c <LPTIM_Disable+0x3a0>)
 8009b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b84:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009b88:	4928      	ldr	r1, [pc, #160]	; (8009c2c <LPTIM_Disable+0x3a0>)
 8009b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	654b      	str	r3, [r1, #84]	; 0x54
        break;
 8009b90:	e024      	b.n	8009bdc <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8009b92:	4b26      	ldr	r3, [pc, #152]	; (8009c2c <LPTIM_Disable+0x3a0>)
 8009b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b96:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009b9a:	4924      	ldr	r1, [pc, #144]	; (8009c2c <LPTIM_Disable+0x3a0>)
 8009b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009ba2:	e01b      	b.n	8009bdc <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
 8009ba4:	4b21      	ldr	r3, [pc, #132]	; (8009c2c <LPTIM_Disable+0x3a0>)
 8009ba6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ba8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009bac:	491f      	ldr	r1, [pc, #124]	; (8009c2c <LPTIM_Disable+0x3a0>)
 8009bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bb0:	4313      	orrs	r3, r2
 8009bb2:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009bb4:	e012      	b.n	8009bdc <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM4_CONFIG(tmpclksource);
 8009bb6:	4b1d      	ldr	r3, [pc, #116]	; (8009c2c <LPTIM_Disable+0x3a0>)
 8009bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009bbe:	491b      	ldr	r1, [pc, #108]	; (8009c2c <LPTIM_Disable+0x3a0>)
 8009bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009bc6:	e009      	b.n	8009bdc <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM5_CONFIG(tmpclksource);
 8009bc8:	4b18      	ldr	r3, [pc, #96]	; (8009c2c <LPTIM_Disable+0x3a0>)
 8009bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bcc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009bd0:	4916      	ldr	r1, [pc, #88]	; (8009c2c <LPTIM_Disable+0x3a0>)
 8009bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009bd8:	e000      	b.n	8009bdc <LPTIM_Disable+0x350>
        break;
 8009bda:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	691a      	ldr	r2, [r3, #16]
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f022 0201 	bic.w	r2, r2, #1
 8009bea:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bf2:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	6a3a      	ldr	r2, [r7, #32]
 8009bfa:	60da      	str	r2, [r3, #12]
  hlptim->Instance->CFGR2 = tmpCFGR2;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	697a      	ldr	r2, [r7, #20]
 8009c02:	625a      	str	r2, [r3, #36]	; 0x24
 8009c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c06:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	f383 8810 	msr	PRIMASK, r3
}
 8009c0e:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8009c10:	bf00      	nop
 8009c12:	3730      	adds	r7, #48	; 0x30
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}
 8009c18:	58003000 	.word	0x58003000
 8009c1c:	58002c00 	.word	0x58002c00
 8009c20:	58002800 	.word	0x58002800
 8009c24:	40002400 	.word	0x40002400
 8009c28:	58002400 	.word	0x58002400
 8009c2c:	58024400 	.word	0x58024400

08009c30 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8009c30:	b480      	push	{r7}
 8009c32:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8009c34:	4b05      	ldr	r3, [pc, #20]	; (8009c4c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4a04      	ldr	r2, [pc, #16]	; (8009c4c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c3e:	6013      	str	r3, [r2, #0]
}
 8009c40:	bf00      	nop
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr
 8009c4a:	bf00      	nop
 8009c4c:	58024800 	.word	0x58024800

08009c50 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009c58:	4b19      	ldr	r3, [pc, #100]	; (8009cc0 <HAL_PWREx_ConfigSupply+0x70>)
 8009c5a:	68db      	ldr	r3, [r3, #12]
 8009c5c:	f003 0304 	and.w	r3, r3, #4
 8009c60:	2b04      	cmp	r3, #4
 8009c62:	d00a      	beq.n	8009c7a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009c64:	4b16      	ldr	r3, [pc, #88]	; (8009cc0 <HAL_PWREx_ConfigSupply+0x70>)
 8009c66:	68db      	ldr	r3, [r3, #12]
 8009c68:	f003 0307 	and.w	r3, r3, #7
 8009c6c:	687a      	ldr	r2, [r7, #4]
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d001      	beq.n	8009c76 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009c72:	2301      	movs	r3, #1
 8009c74:	e01f      	b.n	8009cb6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009c76:	2300      	movs	r3, #0
 8009c78:	e01d      	b.n	8009cb6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009c7a:	4b11      	ldr	r3, [pc, #68]	; (8009cc0 <HAL_PWREx_ConfigSupply+0x70>)
 8009c7c:	68db      	ldr	r3, [r3, #12]
 8009c7e:	f023 0207 	bic.w	r2, r3, #7
 8009c82:	490f      	ldr	r1, [pc, #60]	; (8009cc0 <HAL_PWREx_ConfigSupply+0x70>)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	4313      	orrs	r3, r2
 8009c88:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009c8a:	f7fa fa7f 	bl	800418c <HAL_GetTick>
 8009c8e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009c90:	e009      	b.n	8009ca6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009c92:	f7fa fa7b 	bl	800418c <HAL_GetTick>
 8009c96:	4602      	mov	r2, r0
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	1ad3      	subs	r3, r2, r3
 8009c9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ca0:	d901      	bls.n	8009ca6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	e007      	b.n	8009cb6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009ca6:	4b06      	ldr	r3, [pc, #24]	; (8009cc0 <HAL_PWREx_ConfigSupply+0x70>)
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009cae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009cb2:	d1ee      	bne.n	8009c92 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009cb4:	2300      	movs	r3, #0
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3710      	adds	r7, #16
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}
 8009cbe:	bf00      	nop
 8009cc0:	58024800 	.word	0x58024800

08009cc4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b08c      	sub	sp, #48	; 0x30
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d102      	bne.n	8009cd8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	f000 bc48 	b.w	800a568 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f003 0301 	and.w	r3, r3, #1
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	f000 8088 	beq.w	8009df6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ce6:	4b99      	ldr	r3, [pc, #612]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009ce8:	691b      	ldr	r3, [r3, #16]
 8009cea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009cee:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009cf0:	4b96      	ldr	r3, [pc, #600]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cf4:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cf8:	2b10      	cmp	r3, #16
 8009cfa:	d007      	beq.n	8009d0c <HAL_RCC_OscConfig+0x48>
 8009cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cfe:	2b18      	cmp	r3, #24
 8009d00:	d111      	bne.n	8009d26 <HAL_RCC_OscConfig+0x62>
 8009d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d04:	f003 0303 	and.w	r3, r3, #3
 8009d08:	2b02      	cmp	r3, #2
 8009d0a:	d10c      	bne.n	8009d26 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d0c:	4b8f      	ldr	r3, [pc, #572]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d06d      	beq.n	8009df4 <HAL_RCC_OscConfig+0x130>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	685b      	ldr	r3, [r3, #4]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d169      	bne.n	8009df4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8009d20:	2301      	movs	r3, #1
 8009d22:	f000 bc21 	b.w	800a568 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	685b      	ldr	r3, [r3, #4]
 8009d2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d2e:	d106      	bne.n	8009d3e <HAL_RCC_OscConfig+0x7a>
 8009d30:	4b86      	ldr	r3, [pc, #536]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	4a85      	ldr	r2, [pc, #532]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d3a:	6013      	str	r3, [r2, #0]
 8009d3c:	e02e      	b.n	8009d9c <HAL_RCC_OscConfig+0xd8>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	685b      	ldr	r3, [r3, #4]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d10c      	bne.n	8009d60 <HAL_RCC_OscConfig+0x9c>
 8009d46:	4b81      	ldr	r3, [pc, #516]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4a80      	ldr	r2, [pc, #512]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009d50:	6013      	str	r3, [r2, #0]
 8009d52:	4b7e      	ldr	r3, [pc, #504]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a7d      	ldr	r2, [pc, #500]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009d5c:	6013      	str	r3, [r2, #0]
 8009d5e:	e01d      	b.n	8009d9c <HAL_RCC_OscConfig+0xd8>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	685b      	ldr	r3, [r3, #4]
 8009d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009d68:	d10c      	bne.n	8009d84 <HAL_RCC_OscConfig+0xc0>
 8009d6a:	4b78      	ldr	r3, [pc, #480]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	4a77      	ldr	r2, [pc, #476]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009d74:	6013      	str	r3, [r2, #0]
 8009d76:	4b75      	ldr	r3, [pc, #468]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4a74      	ldr	r2, [pc, #464]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d80:	6013      	str	r3, [r2, #0]
 8009d82:	e00b      	b.n	8009d9c <HAL_RCC_OscConfig+0xd8>
 8009d84:	4b71      	ldr	r3, [pc, #452]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4a70      	ldr	r2, [pc, #448]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009d8e:	6013      	str	r3, [r2, #0]
 8009d90:	4b6e      	ldr	r3, [pc, #440]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	4a6d      	ldr	r2, [pc, #436]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009d96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009d9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d013      	beq.n	8009dcc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009da4:	f7fa f9f2 	bl	800418c <HAL_GetTick>
 8009da8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009daa:	e008      	b.n	8009dbe <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009dac:	f7fa f9ee 	bl	800418c <HAL_GetTick>
 8009db0:	4602      	mov	r2, r0
 8009db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db4:	1ad3      	subs	r3, r2, r3
 8009db6:	2b64      	cmp	r3, #100	; 0x64
 8009db8:	d901      	bls.n	8009dbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009dba:	2303      	movs	r3, #3
 8009dbc:	e3d4      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009dbe:	4b63      	ldr	r3, [pc, #396]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d0f0      	beq.n	8009dac <HAL_RCC_OscConfig+0xe8>
 8009dca:	e014      	b.n	8009df6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dcc:	f7fa f9de 	bl	800418c <HAL_GetTick>
 8009dd0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009dd2:	e008      	b.n	8009de6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009dd4:	f7fa f9da 	bl	800418c <HAL_GetTick>
 8009dd8:	4602      	mov	r2, r0
 8009dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ddc:	1ad3      	subs	r3, r2, r3
 8009dde:	2b64      	cmp	r3, #100	; 0x64
 8009de0:	d901      	bls.n	8009de6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009de2:	2303      	movs	r3, #3
 8009de4:	e3c0      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009de6:	4b59      	ldr	r3, [pc, #356]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d1f0      	bne.n	8009dd4 <HAL_RCC_OscConfig+0x110>
 8009df2:	e000      	b.n	8009df6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009df4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	f003 0302 	and.w	r3, r3, #2
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	f000 80ca 	beq.w	8009f98 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009e04:	4b51      	ldr	r3, [pc, #324]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009e06:	691b      	ldr	r3, [r3, #16]
 8009e08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e0c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009e0e:	4b4f      	ldr	r3, [pc, #316]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e12:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009e14:	6a3b      	ldr	r3, [r7, #32]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d007      	beq.n	8009e2a <HAL_RCC_OscConfig+0x166>
 8009e1a:	6a3b      	ldr	r3, [r7, #32]
 8009e1c:	2b18      	cmp	r3, #24
 8009e1e:	d156      	bne.n	8009ece <HAL_RCC_OscConfig+0x20a>
 8009e20:	69fb      	ldr	r3, [r7, #28]
 8009e22:	f003 0303 	and.w	r3, r3, #3
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d151      	bne.n	8009ece <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009e2a:	4b48      	ldr	r3, [pc, #288]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f003 0304 	and.w	r3, r3, #4
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d005      	beq.n	8009e42 <HAL_RCC_OscConfig+0x17e>
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	68db      	ldr	r3, [r3, #12]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d101      	bne.n	8009e42 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	e392      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009e42:	4b42      	ldr	r3, [pc, #264]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f023 0219 	bic.w	r2, r3, #25
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	68db      	ldr	r3, [r3, #12]
 8009e4e:	493f      	ldr	r1, [pc, #252]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009e50:	4313      	orrs	r3, r2
 8009e52:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e54:	f7fa f99a 	bl	800418c <HAL_GetTick>
 8009e58:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009e5a:	e008      	b.n	8009e6e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e5c:	f7fa f996 	bl	800418c <HAL_GetTick>
 8009e60:	4602      	mov	r2, r0
 8009e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e64:	1ad3      	subs	r3, r2, r3
 8009e66:	2b02      	cmp	r3, #2
 8009e68:	d901      	bls.n	8009e6e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009e6a:	2303      	movs	r3, #3
 8009e6c:	e37c      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009e6e:	4b37      	ldr	r3, [pc, #220]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f003 0304 	and.w	r3, r3, #4
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d0f0      	beq.n	8009e5c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e7a:	f7fa f9b7 	bl	80041ec <HAL_GetREVID>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	f241 0203 	movw	r2, #4099	; 0x1003
 8009e84:	4293      	cmp	r3, r2
 8009e86:	d817      	bhi.n	8009eb8 <HAL_RCC_OscConfig+0x1f4>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	691b      	ldr	r3, [r3, #16]
 8009e8c:	2b40      	cmp	r3, #64	; 0x40
 8009e8e:	d108      	bne.n	8009ea2 <HAL_RCC_OscConfig+0x1de>
 8009e90:	4b2e      	ldr	r3, [pc, #184]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009e98:	4a2c      	ldr	r2, [pc, #176]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009e9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e9e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009ea0:	e07a      	b.n	8009f98 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ea2:	4b2a      	ldr	r3, [pc, #168]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009ea4:	685b      	ldr	r3, [r3, #4]
 8009ea6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	691b      	ldr	r3, [r3, #16]
 8009eae:	031b      	lsls	r3, r3, #12
 8009eb0:	4926      	ldr	r1, [pc, #152]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009eb6:	e06f      	b.n	8009f98 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009eb8:	4b24      	ldr	r3, [pc, #144]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009eba:	685b      	ldr	r3, [r3, #4]
 8009ebc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	691b      	ldr	r3, [r3, #16]
 8009ec4:	061b      	lsls	r3, r3, #24
 8009ec6:	4921      	ldr	r1, [pc, #132]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009ec8:	4313      	orrs	r3, r2
 8009eca:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009ecc:	e064      	b.n	8009f98 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	68db      	ldr	r3, [r3, #12]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d047      	beq.n	8009f66 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009ed6:	4b1d      	ldr	r3, [pc, #116]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f023 0219 	bic.w	r2, r3, #25
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	68db      	ldr	r3, [r3, #12]
 8009ee2:	491a      	ldr	r1, [pc, #104]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ee8:	f7fa f950 	bl	800418c <HAL_GetTick>
 8009eec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009eee:	e008      	b.n	8009f02 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ef0:	f7fa f94c 	bl	800418c <HAL_GetTick>
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef8:	1ad3      	subs	r3, r2, r3
 8009efa:	2b02      	cmp	r3, #2
 8009efc:	d901      	bls.n	8009f02 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009efe:	2303      	movs	r3, #3
 8009f00:	e332      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009f02:	4b12      	ldr	r3, [pc, #72]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f003 0304 	and.w	r3, r3, #4
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d0f0      	beq.n	8009ef0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f0e:	f7fa f96d 	bl	80041ec <HAL_GetREVID>
 8009f12:	4603      	mov	r3, r0
 8009f14:	f241 0203 	movw	r2, #4099	; 0x1003
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d819      	bhi.n	8009f50 <HAL_RCC_OscConfig+0x28c>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	691b      	ldr	r3, [r3, #16]
 8009f20:	2b40      	cmp	r3, #64	; 0x40
 8009f22:	d108      	bne.n	8009f36 <HAL_RCC_OscConfig+0x272>
 8009f24:	4b09      	ldr	r3, [pc, #36]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009f26:	685b      	ldr	r3, [r3, #4]
 8009f28:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009f2c:	4a07      	ldr	r2, [pc, #28]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009f2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f32:	6053      	str	r3, [r2, #4]
 8009f34:	e030      	b.n	8009f98 <HAL_RCC_OscConfig+0x2d4>
 8009f36:	4b05      	ldr	r3, [pc, #20]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	691b      	ldr	r3, [r3, #16]
 8009f42:	031b      	lsls	r3, r3, #12
 8009f44:	4901      	ldr	r1, [pc, #4]	; (8009f4c <HAL_RCC_OscConfig+0x288>)
 8009f46:	4313      	orrs	r3, r2
 8009f48:	604b      	str	r3, [r1, #4]
 8009f4a:	e025      	b.n	8009f98 <HAL_RCC_OscConfig+0x2d4>
 8009f4c:	58024400 	.word	0x58024400
 8009f50:	4b9a      	ldr	r3, [pc, #616]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	691b      	ldr	r3, [r3, #16]
 8009f5c:	061b      	lsls	r3, r3, #24
 8009f5e:	4997      	ldr	r1, [pc, #604]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 8009f60:	4313      	orrs	r3, r2
 8009f62:	604b      	str	r3, [r1, #4]
 8009f64:	e018      	b.n	8009f98 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009f66:	4b95      	ldr	r3, [pc, #596]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	4a94      	ldr	r2, [pc, #592]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 8009f6c:	f023 0301 	bic.w	r3, r3, #1
 8009f70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f72:	f7fa f90b 	bl	800418c <HAL_GetTick>
 8009f76:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009f78:	e008      	b.n	8009f8c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009f7a:	f7fa f907 	bl	800418c <HAL_GetTick>
 8009f7e:	4602      	mov	r2, r0
 8009f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f82:	1ad3      	subs	r3, r2, r3
 8009f84:	2b02      	cmp	r3, #2
 8009f86:	d901      	bls.n	8009f8c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8009f88:	2303      	movs	r3, #3
 8009f8a:	e2ed      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009f8c:	4b8b      	ldr	r3, [pc, #556]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f003 0304 	and.w	r3, r3, #4
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d1f0      	bne.n	8009f7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f003 0310 	and.w	r3, r3, #16
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	f000 80a9 	beq.w	800a0f8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009fa6:	4b85      	ldr	r3, [pc, #532]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 8009fa8:	691b      	ldr	r3, [r3, #16]
 8009faa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009fae:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009fb0:	4b82      	ldr	r3, [pc, #520]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 8009fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fb4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009fb6:	69bb      	ldr	r3, [r7, #24]
 8009fb8:	2b08      	cmp	r3, #8
 8009fba:	d007      	beq.n	8009fcc <HAL_RCC_OscConfig+0x308>
 8009fbc:	69bb      	ldr	r3, [r7, #24]
 8009fbe:	2b18      	cmp	r3, #24
 8009fc0:	d13a      	bne.n	800a038 <HAL_RCC_OscConfig+0x374>
 8009fc2:	697b      	ldr	r3, [r7, #20]
 8009fc4:	f003 0303 	and.w	r3, r3, #3
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d135      	bne.n	800a038 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009fcc:	4b7b      	ldr	r3, [pc, #492]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d005      	beq.n	8009fe4 <HAL_RCC_OscConfig+0x320>
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	69db      	ldr	r3, [r3, #28]
 8009fdc:	2b80      	cmp	r3, #128	; 0x80
 8009fde:	d001      	beq.n	8009fe4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8009fe0:	2301      	movs	r3, #1
 8009fe2:	e2c1      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009fe4:	f7fa f902 	bl	80041ec <HAL_GetREVID>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	f241 0203 	movw	r2, #4099	; 0x1003
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d817      	bhi.n	800a022 <HAL_RCC_OscConfig+0x35e>
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6a1b      	ldr	r3, [r3, #32]
 8009ff6:	2b20      	cmp	r3, #32
 8009ff8:	d108      	bne.n	800a00c <HAL_RCC_OscConfig+0x348>
 8009ffa:	4b70      	ldr	r3, [pc, #448]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 8009ffc:	685b      	ldr	r3, [r3, #4]
 8009ffe:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a002:	4a6e      	ldr	r2, [pc, #440]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a004:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a008:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a00a:	e075      	b.n	800a0f8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a00c:	4b6b      	ldr	r3, [pc, #428]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6a1b      	ldr	r3, [r3, #32]
 800a018:	069b      	lsls	r3, r3, #26
 800a01a:	4968      	ldr	r1, [pc, #416]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a01c:	4313      	orrs	r3, r2
 800a01e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a020:	e06a      	b.n	800a0f8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a022:	4b66      	ldr	r3, [pc, #408]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a024:	68db      	ldr	r3, [r3, #12]
 800a026:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6a1b      	ldr	r3, [r3, #32]
 800a02e:	061b      	lsls	r3, r3, #24
 800a030:	4962      	ldr	r1, [pc, #392]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a032:	4313      	orrs	r3, r2
 800a034:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a036:	e05f      	b.n	800a0f8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	69db      	ldr	r3, [r3, #28]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d042      	beq.n	800a0c6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a040:	4b5e      	ldr	r3, [pc, #376]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	4a5d      	ldr	r2, [pc, #372]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a046:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a04a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a04c:	f7fa f89e 	bl	800418c <HAL_GetTick>
 800a050:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a052:	e008      	b.n	800a066 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a054:	f7fa f89a 	bl	800418c <HAL_GetTick>
 800a058:	4602      	mov	r2, r0
 800a05a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a05c:	1ad3      	subs	r3, r2, r3
 800a05e:	2b02      	cmp	r3, #2
 800a060:	d901      	bls.n	800a066 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a062:	2303      	movs	r3, #3
 800a064:	e280      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a066:	4b55      	ldr	r3, [pc, #340]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d0f0      	beq.n	800a054 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a072:	f7fa f8bb 	bl	80041ec <HAL_GetREVID>
 800a076:	4603      	mov	r3, r0
 800a078:	f241 0203 	movw	r2, #4099	; 0x1003
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d817      	bhi.n	800a0b0 <HAL_RCC_OscConfig+0x3ec>
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6a1b      	ldr	r3, [r3, #32]
 800a084:	2b20      	cmp	r3, #32
 800a086:	d108      	bne.n	800a09a <HAL_RCC_OscConfig+0x3d6>
 800a088:	4b4c      	ldr	r3, [pc, #304]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a08a:	685b      	ldr	r3, [r3, #4]
 800a08c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a090:	4a4a      	ldr	r2, [pc, #296]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a092:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a096:	6053      	str	r3, [r2, #4]
 800a098:	e02e      	b.n	800a0f8 <HAL_RCC_OscConfig+0x434>
 800a09a:	4b48      	ldr	r3, [pc, #288]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6a1b      	ldr	r3, [r3, #32]
 800a0a6:	069b      	lsls	r3, r3, #26
 800a0a8:	4944      	ldr	r1, [pc, #272]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a0aa:	4313      	orrs	r3, r2
 800a0ac:	604b      	str	r3, [r1, #4]
 800a0ae:	e023      	b.n	800a0f8 <HAL_RCC_OscConfig+0x434>
 800a0b0:	4b42      	ldr	r3, [pc, #264]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a0b2:	68db      	ldr	r3, [r3, #12]
 800a0b4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6a1b      	ldr	r3, [r3, #32]
 800a0bc:	061b      	lsls	r3, r3, #24
 800a0be:	493f      	ldr	r1, [pc, #252]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a0c0:	4313      	orrs	r3, r2
 800a0c2:	60cb      	str	r3, [r1, #12]
 800a0c4:	e018      	b.n	800a0f8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a0c6:	4b3d      	ldr	r3, [pc, #244]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	4a3c      	ldr	r2, [pc, #240]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a0cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a0d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0d2:	f7fa f85b 	bl	800418c <HAL_GetTick>
 800a0d6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a0d8:	e008      	b.n	800a0ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a0da:	f7fa f857 	bl	800418c <HAL_GetTick>
 800a0de:	4602      	mov	r2, r0
 800a0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0e2:	1ad3      	subs	r3, r2, r3
 800a0e4:	2b02      	cmp	r3, #2
 800a0e6:	d901      	bls.n	800a0ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a0e8:	2303      	movs	r3, #3
 800a0ea:	e23d      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a0ec:	4b33      	ldr	r3, [pc, #204]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d1f0      	bne.n	800a0da <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f003 0308 	and.w	r3, r3, #8
 800a100:	2b00      	cmp	r3, #0
 800a102:	d036      	beq.n	800a172 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	695b      	ldr	r3, [r3, #20]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d019      	beq.n	800a140 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a10c:	4b2b      	ldr	r3, [pc, #172]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a10e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a110:	4a2a      	ldr	r2, [pc, #168]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a112:	f043 0301 	orr.w	r3, r3, #1
 800a116:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a118:	f7fa f838 	bl	800418c <HAL_GetTick>
 800a11c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a11e:	e008      	b.n	800a132 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a120:	f7fa f834 	bl	800418c <HAL_GetTick>
 800a124:	4602      	mov	r2, r0
 800a126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a128:	1ad3      	subs	r3, r2, r3
 800a12a:	2b02      	cmp	r3, #2
 800a12c:	d901      	bls.n	800a132 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a12e:	2303      	movs	r3, #3
 800a130:	e21a      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a132:	4b22      	ldr	r3, [pc, #136]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a134:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a136:	f003 0302 	and.w	r3, r3, #2
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d0f0      	beq.n	800a120 <HAL_RCC_OscConfig+0x45c>
 800a13e:	e018      	b.n	800a172 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a140:	4b1e      	ldr	r3, [pc, #120]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a142:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a144:	4a1d      	ldr	r2, [pc, #116]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a146:	f023 0301 	bic.w	r3, r3, #1
 800a14a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a14c:	f7fa f81e 	bl	800418c <HAL_GetTick>
 800a150:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a152:	e008      	b.n	800a166 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a154:	f7fa f81a 	bl	800418c <HAL_GetTick>
 800a158:	4602      	mov	r2, r0
 800a15a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a15c:	1ad3      	subs	r3, r2, r3
 800a15e:	2b02      	cmp	r3, #2
 800a160:	d901      	bls.n	800a166 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	e200      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a166:	4b15      	ldr	r3, [pc, #84]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a168:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a16a:	f003 0302 	and.w	r3, r3, #2
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d1f0      	bne.n	800a154 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f003 0320 	and.w	r3, r3, #32
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d039      	beq.n	800a1f2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	699b      	ldr	r3, [r3, #24]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d01c      	beq.n	800a1c0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a186:	4b0d      	ldr	r3, [pc, #52]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a0c      	ldr	r2, [pc, #48]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a18c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a190:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a192:	f7f9 fffb 	bl	800418c <HAL_GetTick>
 800a196:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a198:	e008      	b.n	800a1ac <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a19a:	f7f9 fff7 	bl	800418c <HAL_GetTick>
 800a19e:	4602      	mov	r2, r0
 800a1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a2:	1ad3      	subs	r3, r2, r3
 800a1a4:	2b02      	cmp	r3, #2
 800a1a6:	d901      	bls.n	800a1ac <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a1a8:	2303      	movs	r3, #3
 800a1aa:	e1dd      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a1ac:	4b03      	ldr	r3, [pc, #12]	; (800a1bc <HAL_RCC_OscConfig+0x4f8>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d0f0      	beq.n	800a19a <HAL_RCC_OscConfig+0x4d6>
 800a1b8:	e01b      	b.n	800a1f2 <HAL_RCC_OscConfig+0x52e>
 800a1ba:	bf00      	nop
 800a1bc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a1c0:	4b9b      	ldr	r3, [pc, #620]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4a9a      	ldr	r2, [pc, #616]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a1c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a1ca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a1cc:	f7f9 ffde 	bl	800418c <HAL_GetTick>
 800a1d0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a1d2:	e008      	b.n	800a1e6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a1d4:	f7f9 ffda 	bl	800418c <HAL_GetTick>
 800a1d8:	4602      	mov	r2, r0
 800a1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1dc:	1ad3      	subs	r3, r2, r3
 800a1de:	2b02      	cmp	r3, #2
 800a1e0:	d901      	bls.n	800a1e6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a1e2:	2303      	movs	r3, #3
 800a1e4:	e1c0      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a1e6:	4b92      	ldr	r3, [pc, #584]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d1f0      	bne.n	800a1d4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f003 0304 	and.w	r3, r3, #4
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	f000 8081 	beq.w	800a302 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a200:	4b8c      	ldr	r3, [pc, #560]	; (800a434 <HAL_RCC_OscConfig+0x770>)
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4a8b      	ldr	r2, [pc, #556]	; (800a434 <HAL_RCC_OscConfig+0x770>)
 800a206:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a20a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a20c:	f7f9 ffbe 	bl	800418c <HAL_GetTick>
 800a210:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a212:	e008      	b.n	800a226 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a214:	f7f9 ffba 	bl	800418c <HAL_GetTick>
 800a218:	4602      	mov	r2, r0
 800a21a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a21c:	1ad3      	subs	r3, r2, r3
 800a21e:	2b64      	cmp	r3, #100	; 0x64
 800a220:	d901      	bls.n	800a226 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a222:	2303      	movs	r3, #3
 800a224:	e1a0      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a226:	4b83      	ldr	r3, [pc, #524]	; (800a434 <HAL_RCC_OscConfig+0x770>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d0f0      	beq.n	800a214 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	689b      	ldr	r3, [r3, #8]
 800a236:	2b01      	cmp	r3, #1
 800a238:	d106      	bne.n	800a248 <HAL_RCC_OscConfig+0x584>
 800a23a:	4b7d      	ldr	r3, [pc, #500]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a23c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a23e:	4a7c      	ldr	r2, [pc, #496]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a240:	f043 0301 	orr.w	r3, r3, #1
 800a244:	6713      	str	r3, [r2, #112]	; 0x70
 800a246:	e02d      	b.n	800a2a4 <HAL_RCC_OscConfig+0x5e0>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d10c      	bne.n	800a26a <HAL_RCC_OscConfig+0x5a6>
 800a250:	4b77      	ldr	r3, [pc, #476]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a254:	4a76      	ldr	r2, [pc, #472]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a256:	f023 0301 	bic.w	r3, r3, #1
 800a25a:	6713      	str	r3, [r2, #112]	; 0x70
 800a25c:	4b74      	ldr	r3, [pc, #464]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a25e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a260:	4a73      	ldr	r2, [pc, #460]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a262:	f023 0304 	bic.w	r3, r3, #4
 800a266:	6713      	str	r3, [r2, #112]	; 0x70
 800a268:	e01c      	b.n	800a2a4 <HAL_RCC_OscConfig+0x5e0>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	689b      	ldr	r3, [r3, #8]
 800a26e:	2b05      	cmp	r3, #5
 800a270:	d10c      	bne.n	800a28c <HAL_RCC_OscConfig+0x5c8>
 800a272:	4b6f      	ldr	r3, [pc, #444]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a276:	4a6e      	ldr	r2, [pc, #440]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a278:	f043 0304 	orr.w	r3, r3, #4
 800a27c:	6713      	str	r3, [r2, #112]	; 0x70
 800a27e:	4b6c      	ldr	r3, [pc, #432]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a282:	4a6b      	ldr	r2, [pc, #428]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a284:	f043 0301 	orr.w	r3, r3, #1
 800a288:	6713      	str	r3, [r2, #112]	; 0x70
 800a28a:	e00b      	b.n	800a2a4 <HAL_RCC_OscConfig+0x5e0>
 800a28c:	4b68      	ldr	r3, [pc, #416]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a28e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a290:	4a67      	ldr	r2, [pc, #412]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a292:	f023 0301 	bic.w	r3, r3, #1
 800a296:	6713      	str	r3, [r2, #112]	; 0x70
 800a298:	4b65      	ldr	r3, [pc, #404]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a29a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a29c:	4a64      	ldr	r2, [pc, #400]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a29e:	f023 0304 	bic.w	r3, r3, #4
 800a2a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	689b      	ldr	r3, [r3, #8]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d015      	beq.n	800a2d8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2ac:	f7f9 ff6e 	bl	800418c <HAL_GetTick>
 800a2b0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a2b2:	e00a      	b.n	800a2ca <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2b4:	f7f9 ff6a 	bl	800418c <HAL_GetTick>
 800a2b8:	4602      	mov	r2, r0
 800a2ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2bc:	1ad3      	subs	r3, r2, r3
 800a2be:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d901      	bls.n	800a2ca <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a2c6:	2303      	movs	r3, #3
 800a2c8:	e14e      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a2ca:	4b59      	ldr	r3, [pc, #356]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a2cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2ce:	f003 0302 	and.w	r3, r3, #2
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d0ee      	beq.n	800a2b4 <HAL_RCC_OscConfig+0x5f0>
 800a2d6:	e014      	b.n	800a302 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2d8:	f7f9 ff58 	bl	800418c <HAL_GetTick>
 800a2dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a2de:	e00a      	b.n	800a2f6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2e0:	f7f9 ff54 	bl	800418c <HAL_GetTick>
 800a2e4:	4602      	mov	r2, r0
 800a2e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2e8:	1ad3      	subs	r3, r2, r3
 800a2ea:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d901      	bls.n	800a2f6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a2f2:	2303      	movs	r3, #3
 800a2f4:	e138      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a2f6:	4b4e      	ldr	r3, [pc, #312]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a2f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2fa:	f003 0302 	and.w	r3, r3, #2
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d1ee      	bne.n	800a2e0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a306:	2b00      	cmp	r3, #0
 800a308:	f000 812d 	beq.w	800a566 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a30c:	4b48      	ldr	r3, [pc, #288]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a30e:	691b      	ldr	r3, [r3, #16]
 800a310:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a314:	2b18      	cmp	r3, #24
 800a316:	f000 80bd 	beq.w	800a494 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a31e:	2b02      	cmp	r3, #2
 800a320:	f040 809e 	bne.w	800a460 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a324:	4b42      	ldr	r3, [pc, #264]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4a41      	ldr	r2, [pc, #260]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a32a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a32e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a330:	f7f9 ff2c 	bl	800418c <HAL_GetTick>
 800a334:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a336:	e008      	b.n	800a34a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a338:	f7f9 ff28 	bl	800418c <HAL_GetTick>
 800a33c:	4602      	mov	r2, r0
 800a33e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a340:	1ad3      	subs	r3, r2, r3
 800a342:	2b02      	cmp	r3, #2
 800a344:	d901      	bls.n	800a34a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a346:	2303      	movs	r3, #3
 800a348:	e10e      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a34a:	4b39      	ldr	r3, [pc, #228]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a352:	2b00      	cmp	r3, #0
 800a354:	d1f0      	bne.n	800a338 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a356:	4b36      	ldr	r3, [pc, #216]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a358:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a35a:	4b37      	ldr	r3, [pc, #220]	; (800a438 <HAL_RCC_OscConfig+0x774>)
 800a35c:	4013      	ands	r3, r2
 800a35e:	687a      	ldr	r2, [r7, #4]
 800a360:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800a362:	687a      	ldr	r2, [r7, #4]
 800a364:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a366:	0112      	lsls	r2, r2, #4
 800a368:	430a      	orrs	r2, r1
 800a36a:	4931      	ldr	r1, [pc, #196]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a36c:	4313      	orrs	r3, r2
 800a36e:	628b      	str	r3, [r1, #40]	; 0x28
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a374:	3b01      	subs	r3, #1
 800a376:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a37e:	3b01      	subs	r3, #1
 800a380:	025b      	lsls	r3, r3, #9
 800a382:	b29b      	uxth	r3, r3
 800a384:	431a      	orrs	r2, r3
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a38a:	3b01      	subs	r3, #1
 800a38c:	041b      	lsls	r3, r3, #16
 800a38e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a392:	431a      	orrs	r2, r3
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a398:	3b01      	subs	r3, #1
 800a39a:	061b      	lsls	r3, r3, #24
 800a39c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a3a0:	4923      	ldr	r1, [pc, #140]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a3a6:	4b22      	ldr	r3, [pc, #136]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3aa:	4a21      	ldr	r2, [pc, #132]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3ac:	f023 0301 	bic.w	r3, r3, #1
 800a3b0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a3b2:	4b1f      	ldr	r3, [pc, #124]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a3b6:	4b21      	ldr	r3, [pc, #132]	; (800a43c <HAL_RCC_OscConfig+0x778>)
 800a3b8:	4013      	ands	r3, r2
 800a3ba:	687a      	ldr	r2, [r7, #4]
 800a3bc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a3be:	00d2      	lsls	r2, r2, #3
 800a3c0:	491b      	ldr	r1, [pc, #108]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a3c6:	4b1a      	ldr	r3, [pc, #104]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3ca:	f023 020c 	bic.w	r2, r3, #12
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3d2:	4917      	ldr	r1, [pc, #92]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3d4:	4313      	orrs	r3, r2
 800a3d6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a3d8:	4b15      	ldr	r3, [pc, #84]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3dc:	f023 0202 	bic.w	r2, r3, #2
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3e4:	4912      	ldr	r1, [pc, #72]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a3ea:	4b11      	ldr	r3, [pc, #68]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3ee:	4a10      	ldr	r2, [pc, #64]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a3f4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a3f6:	4b0e      	ldr	r3, [pc, #56]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3fa:	4a0d      	ldr	r2, [pc, #52]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a3fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a400:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a402:	4b0b      	ldr	r3, [pc, #44]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a406:	4a0a      	ldr	r2, [pc, #40]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a40c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a40e:	4b08      	ldr	r3, [pc, #32]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a412:	4a07      	ldr	r2, [pc, #28]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a414:	f043 0301 	orr.w	r3, r3, #1
 800a418:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a41a:	4b05      	ldr	r3, [pc, #20]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a04      	ldr	r2, [pc, #16]	; (800a430 <HAL_RCC_OscConfig+0x76c>)
 800a420:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a424:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a426:	f7f9 feb1 	bl	800418c <HAL_GetTick>
 800a42a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a42c:	e011      	b.n	800a452 <HAL_RCC_OscConfig+0x78e>
 800a42e:	bf00      	nop
 800a430:	58024400 	.word	0x58024400
 800a434:	58024800 	.word	0x58024800
 800a438:	fffffc0c 	.word	0xfffffc0c
 800a43c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a440:	f7f9 fea4 	bl	800418c <HAL_GetTick>
 800a444:	4602      	mov	r2, r0
 800a446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a448:	1ad3      	subs	r3, r2, r3
 800a44a:	2b02      	cmp	r3, #2
 800a44c:	d901      	bls.n	800a452 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a44e:	2303      	movs	r3, #3
 800a450:	e08a      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a452:	4b47      	ldr	r3, [pc, #284]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d0f0      	beq.n	800a440 <HAL_RCC_OscConfig+0x77c>
 800a45e:	e082      	b.n	800a566 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a460:	4b43      	ldr	r3, [pc, #268]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	4a42      	ldr	r2, [pc, #264]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a46a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a46c:	f7f9 fe8e 	bl	800418c <HAL_GetTick>
 800a470:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a472:	e008      	b.n	800a486 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a474:	f7f9 fe8a 	bl	800418c <HAL_GetTick>
 800a478:	4602      	mov	r2, r0
 800a47a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a47c:	1ad3      	subs	r3, r2, r3
 800a47e:	2b02      	cmp	r3, #2
 800a480:	d901      	bls.n	800a486 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a482:	2303      	movs	r3, #3
 800a484:	e070      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a486:	4b3a      	ldr	r3, [pc, #232]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d1f0      	bne.n	800a474 <HAL_RCC_OscConfig+0x7b0>
 800a492:	e068      	b.n	800a566 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a494:	4b36      	ldr	r3, [pc, #216]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a498:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a49a:	4b35      	ldr	r3, [pc, #212]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a49c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a49e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	d031      	beq.n	800a50c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	f003 0203 	and.w	r2, r3, #3
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d12a      	bne.n	800a50c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	091b      	lsrs	r3, r3, #4
 800a4ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4c2:	429a      	cmp	r2, r3
 800a4c4:	d122      	bne.n	800a50c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a4d2:	429a      	cmp	r2, r3
 800a4d4:	d11a      	bne.n	800a50c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	0a5b      	lsrs	r3, r3, #9
 800a4da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4e2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d111      	bne.n	800a50c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	0c1b      	lsrs	r3, r3, #16
 800a4ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a4f6:	429a      	cmp	r2, r3
 800a4f8:	d108      	bne.n	800a50c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	0e1b      	lsrs	r3, r3, #24
 800a4fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a506:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a508:	429a      	cmp	r2, r3
 800a50a:	d001      	beq.n	800a510 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a50c:	2301      	movs	r3, #1
 800a50e:	e02b      	b.n	800a568 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a510:	4b17      	ldr	r3, [pc, #92]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a514:	08db      	lsrs	r3, r3, #3
 800a516:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a51a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a520:	693a      	ldr	r2, [r7, #16]
 800a522:	429a      	cmp	r2, r3
 800a524:	d01f      	beq.n	800a566 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a526:	4b12      	ldr	r3, [pc, #72]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a52a:	4a11      	ldr	r2, [pc, #68]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a52c:	f023 0301 	bic.w	r3, r3, #1
 800a530:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a532:	f7f9 fe2b 	bl	800418c <HAL_GetTick>
 800a536:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a538:	bf00      	nop
 800a53a:	f7f9 fe27 	bl	800418c <HAL_GetTick>
 800a53e:	4602      	mov	r2, r0
 800a540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a542:	4293      	cmp	r3, r2
 800a544:	d0f9      	beq.n	800a53a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a546:	4b0a      	ldr	r3, [pc, #40]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a548:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a54a:	4b0a      	ldr	r3, [pc, #40]	; (800a574 <HAL_RCC_OscConfig+0x8b0>)
 800a54c:	4013      	ands	r3, r2
 800a54e:	687a      	ldr	r2, [r7, #4]
 800a550:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a552:	00d2      	lsls	r2, r2, #3
 800a554:	4906      	ldr	r1, [pc, #24]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a556:	4313      	orrs	r3, r2
 800a558:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a55a:	4b05      	ldr	r3, [pc, #20]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a55c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a55e:	4a04      	ldr	r2, [pc, #16]	; (800a570 <HAL_RCC_OscConfig+0x8ac>)
 800a560:	f043 0301 	orr.w	r3, r3, #1
 800a564:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a566:	2300      	movs	r3, #0
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3730      	adds	r7, #48	; 0x30
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}
 800a570:	58024400 	.word	0x58024400
 800a574:	ffff0007 	.word	0xffff0007

0800a578 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b086      	sub	sp, #24
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d101      	bne.n	800a58c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a588:	2301      	movs	r3, #1
 800a58a:	e19c      	b.n	800a8c6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a58c:	4b8a      	ldr	r3, [pc, #552]	; (800a7b8 <HAL_RCC_ClockConfig+0x240>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f003 030f 	and.w	r3, r3, #15
 800a594:	683a      	ldr	r2, [r7, #0]
 800a596:	429a      	cmp	r2, r3
 800a598:	d910      	bls.n	800a5bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a59a:	4b87      	ldr	r3, [pc, #540]	; (800a7b8 <HAL_RCC_ClockConfig+0x240>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f023 020f 	bic.w	r2, r3, #15
 800a5a2:	4985      	ldr	r1, [pc, #532]	; (800a7b8 <HAL_RCC_ClockConfig+0x240>)
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a5aa:	4b83      	ldr	r3, [pc, #524]	; (800a7b8 <HAL_RCC_ClockConfig+0x240>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f003 030f 	and.w	r3, r3, #15
 800a5b2:	683a      	ldr	r2, [r7, #0]
 800a5b4:	429a      	cmp	r2, r3
 800a5b6:	d001      	beq.n	800a5bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	e184      	b.n	800a8c6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f003 0304 	and.w	r3, r3, #4
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d010      	beq.n	800a5ea <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	691a      	ldr	r2, [r3, #16]
 800a5cc:	4b7b      	ldr	r3, [pc, #492]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a5ce:	699b      	ldr	r3, [r3, #24]
 800a5d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d908      	bls.n	800a5ea <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a5d8:	4b78      	ldr	r3, [pc, #480]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a5da:	699b      	ldr	r3, [r3, #24]
 800a5dc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	691b      	ldr	r3, [r3, #16]
 800a5e4:	4975      	ldr	r1, [pc, #468]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a5e6:	4313      	orrs	r3, r2
 800a5e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f003 0308 	and.w	r3, r3, #8
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d010      	beq.n	800a618 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	695a      	ldr	r2, [r3, #20]
 800a5fa:	4b70      	ldr	r3, [pc, #448]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a5fc:	69db      	ldr	r3, [r3, #28]
 800a5fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a602:	429a      	cmp	r2, r3
 800a604:	d908      	bls.n	800a618 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a606:	4b6d      	ldr	r3, [pc, #436]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a608:	69db      	ldr	r3, [r3, #28]
 800a60a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	695b      	ldr	r3, [r3, #20]
 800a612:	496a      	ldr	r1, [pc, #424]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a614:	4313      	orrs	r3, r2
 800a616:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f003 0310 	and.w	r3, r3, #16
 800a620:	2b00      	cmp	r3, #0
 800a622:	d010      	beq.n	800a646 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	699a      	ldr	r2, [r3, #24]
 800a628:	4b64      	ldr	r3, [pc, #400]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a62a:	69db      	ldr	r3, [r3, #28]
 800a62c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a630:	429a      	cmp	r2, r3
 800a632:	d908      	bls.n	800a646 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a634:	4b61      	ldr	r3, [pc, #388]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a636:	69db      	ldr	r3, [r3, #28]
 800a638:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	699b      	ldr	r3, [r3, #24]
 800a640:	495e      	ldr	r1, [pc, #376]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a642:	4313      	orrs	r3, r2
 800a644:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f003 0320 	and.w	r3, r3, #32
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d010      	beq.n	800a674 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	69da      	ldr	r2, [r3, #28]
 800a656:	4b59      	ldr	r3, [pc, #356]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a658:	6a1b      	ldr	r3, [r3, #32]
 800a65a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a65e:	429a      	cmp	r2, r3
 800a660:	d908      	bls.n	800a674 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a662:	4b56      	ldr	r3, [pc, #344]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a664:	6a1b      	ldr	r3, [r3, #32]
 800a666:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	69db      	ldr	r3, [r3, #28]
 800a66e:	4953      	ldr	r1, [pc, #332]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a670:	4313      	orrs	r3, r2
 800a672:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f003 0302 	and.w	r3, r3, #2
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d010      	beq.n	800a6a2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	68da      	ldr	r2, [r3, #12]
 800a684:	4b4d      	ldr	r3, [pc, #308]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a686:	699b      	ldr	r3, [r3, #24]
 800a688:	f003 030f 	and.w	r3, r3, #15
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d908      	bls.n	800a6a2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a690:	4b4a      	ldr	r3, [pc, #296]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a692:	699b      	ldr	r3, [r3, #24]
 800a694:	f023 020f 	bic.w	r2, r3, #15
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	4947      	ldr	r1, [pc, #284]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f003 0301 	and.w	r3, r3, #1
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d055      	beq.n	800a75a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a6ae:	4b43      	ldr	r3, [pc, #268]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a6b0:	699b      	ldr	r3, [r3, #24]
 800a6b2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	689b      	ldr	r3, [r3, #8]
 800a6ba:	4940      	ldr	r1, [pc, #256]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a6bc:	4313      	orrs	r3, r2
 800a6be:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	685b      	ldr	r3, [r3, #4]
 800a6c4:	2b02      	cmp	r3, #2
 800a6c6:	d107      	bne.n	800a6d8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a6c8:	4b3c      	ldr	r3, [pc, #240]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d121      	bne.n	800a718 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	e0f6      	b.n	800a8c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	2b03      	cmp	r3, #3
 800a6de:	d107      	bne.n	800a6f0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a6e0:	4b36      	ldr	r3, [pc, #216]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d115      	bne.n	800a718 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	e0ea      	b.n	800a8c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	685b      	ldr	r3, [r3, #4]
 800a6f4:	2b01      	cmp	r3, #1
 800a6f6:	d107      	bne.n	800a708 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a6f8:	4b30      	ldr	r3, [pc, #192]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a700:	2b00      	cmp	r3, #0
 800a702:	d109      	bne.n	800a718 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a704:	2301      	movs	r3, #1
 800a706:	e0de      	b.n	800a8c6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a708:	4b2c      	ldr	r3, [pc, #176]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f003 0304 	and.w	r3, r3, #4
 800a710:	2b00      	cmp	r3, #0
 800a712:	d101      	bne.n	800a718 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a714:	2301      	movs	r3, #1
 800a716:	e0d6      	b.n	800a8c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a718:	4b28      	ldr	r3, [pc, #160]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	f023 0207 	bic.w	r2, r3, #7
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	685b      	ldr	r3, [r3, #4]
 800a724:	4925      	ldr	r1, [pc, #148]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a726:	4313      	orrs	r3, r2
 800a728:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a72a:	f7f9 fd2f 	bl	800418c <HAL_GetTick>
 800a72e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a730:	e00a      	b.n	800a748 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a732:	f7f9 fd2b 	bl	800418c <HAL_GetTick>
 800a736:	4602      	mov	r2, r0
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	1ad3      	subs	r3, r2, r3
 800a73c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a740:	4293      	cmp	r3, r2
 800a742:	d901      	bls.n	800a748 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a744:	2303      	movs	r3, #3
 800a746:	e0be      	b.n	800a8c6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a748:	4b1c      	ldr	r3, [pc, #112]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a74a:	691b      	ldr	r3, [r3, #16]
 800a74c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	685b      	ldr	r3, [r3, #4]
 800a754:	00db      	lsls	r3, r3, #3
 800a756:	429a      	cmp	r2, r3
 800a758:	d1eb      	bne.n	800a732 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f003 0302 	and.w	r3, r3, #2
 800a762:	2b00      	cmp	r3, #0
 800a764:	d010      	beq.n	800a788 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	68da      	ldr	r2, [r3, #12]
 800a76a:	4b14      	ldr	r3, [pc, #80]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a76c:	699b      	ldr	r3, [r3, #24]
 800a76e:	f003 030f 	and.w	r3, r3, #15
 800a772:	429a      	cmp	r2, r3
 800a774:	d208      	bcs.n	800a788 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a776:	4b11      	ldr	r3, [pc, #68]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a778:	699b      	ldr	r3, [r3, #24]
 800a77a:	f023 020f 	bic.w	r2, r3, #15
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	68db      	ldr	r3, [r3, #12]
 800a782:	490e      	ldr	r1, [pc, #56]	; (800a7bc <HAL_RCC_ClockConfig+0x244>)
 800a784:	4313      	orrs	r3, r2
 800a786:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a788:	4b0b      	ldr	r3, [pc, #44]	; (800a7b8 <HAL_RCC_ClockConfig+0x240>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f003 030f 	and.w	r3, r3, #15
 800a790:	683a      	ldr	r2, [r7, #0]
 800a792:	429a      	cmp	r2, r3
 800a794:	d214      	bcs.n	800a7c0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a796:	4b08      	ldr	r3, [pc, #32]	; (800a7b8 <HAL_RCC_ClockConfig+0x240>)
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f023 020f 	bic.w	r2, r3, #15
 800a79e:	4906      	ldr	r1, [pc, #24]	; (800a7b8 <HAL_RCC_ClockConfig+0x240>)
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a7a6:	4b04      	ldr	r3, [pc, #16]	; (800a7b8 <HAL_RCC_ClockConfig+0x240>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f003 030f 	and.w	r3, r3, #15
 800a7ae:	683a      	ldr	r2, [r7, #0]
 800a7b0:	429a      	cmp	r2, r3
 800a7b2:	d005      	beq.n	800a7c0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	e086      	b.n	800a8c6 <HAL_RCC_ClockConfig+0x34e>
 800a7b8:	52002000 	.word	0x52002000
 800a7bc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f003 0304 	and.w	r3, r3, #4
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d010      	beq.n	800a7ee <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	691a      	ldr	r2, [r3, #16]
 800a7d0:	4b3f      	ldr	r3, [pc, #252]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a7d2:	699b      	ldr	r3, [r3, #24]
 800a7d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d208      	bcs.n	800a7ee <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a7dc:	4b3c      	ldr	r3, [pc, #240]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a7de:	699b      	ldr	r3, [r3, #24]
 800a7e0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	691b      	ldr	r3, [r3, #16]
 800a7e8:	4939      	ldr	r1, [pc, #228]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f003 0308 	and.w	r3, r3, #8
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d010      	beq.n	800a81c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	695a      	ldr	r2, [r3, #20]
 800a7fe:	4b34      	ldr	r3, [pc, #208]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a800:	69db      	ldr	r3, [r3, #28]
 800a802:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a806:	429a      	cmp	r2, r3
 800a808:	d208      	bcs.n	800a81c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a80a:	4b31      	ldr	r3, [pc, #196]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a80c:	69db      	ldr	r3, [r3, #28]
 800a80e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	695b      	ldr	r3, [r3, #20]
 800a816:	492e      	ldr	r1, [pc, #184]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a818:	4313      	orrs	r3, r2
 800a81a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f003 0310 	and.w	r3, r3, #16
 800a824:	2b00      	cmp	r3, #0
 800a826:	d010      	beq.n	800a84a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	699a      	ldr	r2, [r3, #24]
 800a82c:	4b28      	ldr	r3, [pc, #160]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a82e:	69db      	ldr	r3, [r3, #28]
 800a830:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a834:	429a      	cmp	r2, r3
 800a836:	d208      	bcs.n	800a84a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a838:	4b25      	ldr	r3, [pc, #148]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a83a:	69db      	ldr	r3, [r3, #28]
 800a83c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	699b      	ldr	r3, [r3, #24]
 800a844:	4922      	ldr	r1, [pc, #136]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a846:	4313      	orrs	r3, r2
 800a848:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f003 0320 	and.w	r3, r3, #32
 800a852:	2b00      	cmp	r3, #0
 800a854:	d010      	beq.n	800a878 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	69da      	ldr	r2, [r3, #28]
 800a85a:	4b1d      	ldr	r3, [pc, #116]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a85c:	6a1b      	ldr	r3, [r3, #32]
 800a85e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a862:	429a      	cmp	r2, r3
 800a864:	d208      	bcs.n	800a878 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a866:	4b1a      	ldr	r3, [pc, #104]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a868:	6a1b      	ldr	r3, [r3, #32]
 800a86a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	69db      	ldr	r3, [r3, #28]
 800a872:	4917      	ldr	r1, [pc, #92]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a874:	4313      	orrs	r3, r2
 800a876:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a878:	f000 f844 	bl	800a904 <HAL_RCC_GetSysClockFreq>
 800a87c:	4602      	mov	r2, r0
 800a87e:	4b14      	ldr	r3, [pc, #80]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a880:	699b      	ldr	r3, [r3, #24]
 800a882:	0a1b      	lsrs	r3, r3, #8
 800a884:	f003 030f 	and.w	r3, r3, #15
 800a888:	4912      	ldr	r1, [pc, #72]	; (800a8d4 <HAL_RCC_ClockConfig+0x35c>)
 800a88a:	5ccb      	ldrb	r3, [r1, r3]
 800a88c:	f003 031f 	and.w	r3, r3, #31
 800a890:	fa22 f303 	lsr.w	r3, r2, r3
 800a894:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a896:	4b0e      	ldr	r3, [pc, #56]	; (800a8d0 <HAL_RCC_ClockConfig+0x358>)
 800a898:	699b      	ldr	r3, [r3, #24]
 800a89a:	f003 030f 	and.w	r3, r3, #15
 800a89e:	4a0d      	ldr	r2, [pc, #52]	; (800a8d4 <HAL_RCC_ClockConfig+0x35c>)
 800a8a0:	5cd3      	ldrb	r3, [r2, r3]
 800a8a2:	f003 031f 	and.w	r3, r3, #31
 800a8a6:	693a      	ldr	r2, [r7, #16]
 800a8a8:	fa22 f303 	lsr.w	r3, r2, r3
 800a8ac:	4a0a      	ldr	r2, [pc, #40]	; (800a8d8 <HAL_RCC_ClockConfig+0x360>)
 800a8ae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a8b0:	4a0a      	ldr	r2, [pc, #40]	; (800a8dc <HAL_RCC_ClockConfig+0x364>)
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a8b6:	4b0a      	ldr	r3, [pc, #40]	; (800a8e0 <HAL_RCC_ClockConfig+0x368>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7f9 fc1c 	bl	80040f8 <HAL_InitTick>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a8c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3718      	adds	r7, #24
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	58024400 	.word	0x58024400
 800a8d4:	0801f438 	.word	0x0801f438
 800a8d8:	20000014 	.word	0x20000014
 800a8dc:	20000010 	.word	0x20000010
 800a8e0:	20000024 	.word	0x20000024

0800a8e4 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 800a8e8:	4b05      	ldr	r3, [pc, #20]	; (800a900 <HAL_RCC_EnableCSS+0x1c>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	4a04      	ldr	r2, [pc, #16]	; (800a900 <HAL_RCC_EnableCSS+0x1c>)
 800a8ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a8f2:	6013      	str	r3, [r2, #0]
}
 800a8f4:	bf00      	nop
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fc:	4770      	bx	lr
 800a8fe:	bf00      	nop
 800a900:	58024400 	.word	0x58024400

0800a904 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a904:	b480      	push	{r7}
 800a906:	b089      	sub	sp, #36	; 0x24
 800a908:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a90a:	4bb3      	ldr	r3, [pc, #716]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a90c:	691b      	ldr	r3, [r3, #16]
 800a90e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a912:	2b18      	cmp	r3, #24
 800a914:	f200 8155 	bhi.w	800abc2 <HAL_RCC_GetSysClockFreq+0x2be>
 800a918:	a201      	add	r2, pc, #4	; (adr r2, 800a920 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a91a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a91e:	bf00      	nop
 800a920:	0800a985 	.word	0x0800a985
 800a924:	0800abc3 	.word	0x0800abc3
 800a928:	0800abc3 	.word	0x0800abc3
 800a92c:	0800abc3 	.word	0x0800abc3
 800a930:	0800abc3 	.word	0x0800abc3
 800a934:	0800abc3 	.word	0x0800abc3
 800a938:	0800abc3 	.word	0x0800abc3
 800a93c:	0800abc3 	.word	0x0800abc3
 800a940:	0800a9ab 	.word	0x0800a9ab
 800a944:	0800abc3 	.word	0x0800abc3
 800a948:	0800abc3 	.word	0x0800abc3
 800a94c:	0800abc3 	.word	0x0800abc3
 800a950:	0800abc3 	.word	0x0800abc3
 800a954:	0800abc3 	.word	0x0800abc3
 800a958:	0800abc3 	.word	0x0800abc3
 800a95c:	0800abc3 	.word	0x0800abc3
 800a960:	0800a9b1 	.word	0x0800a9b1
 800a964:	0800abc3 	.word	0x0800abc3
 800a968:	0800abc3 	.word	0x0800abc3
 800a96c:	0800abc3 	.word	0x0800abc3
 800a970:	0800abc3 	.word	0x0800abc3
 800a974:	0800abc3 	.word	0x0800abc3
 800a978:	0800abc3 	.word	0x0800abc3
 800a97c:	0800abc3 	.word	0x0800abc3
 800a980:	0800a9b7 	.word	0x0800a9b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a984:	4b94      	ldr	r3, [pc, #592]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f003 0320 	and.w	r3, r3, #32
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d009      	beq.n	800a9a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a990:	4b91      	ldr	r3, [pc, #580]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	08db      	lsrs	r3, r3, #3
 800a996:	f003 0303 	and.w	r3, r3, #3
 800a99a:	4a90      	ldr	r2, [pc, #576]	; (800abdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a99c:	fa22 f303 	lsr.w	r3, r2, r3
 800a9a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a9a2:	e111      	b.n	800abc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a9a4:	4b8d      	ldr	r3, [pc, #564]	; (800abdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a9a6:	61bb      	str	r3, [r7, #24]
      break;
 800a9a8:	e10e      	b.n	800abc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a9aa:	4b8d      	ldr	r3, [pc, #564]	; (800abe0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a9ac:	61bb      	str	r3, [r7, #24]
      break;
 800a9ae:	e10b      	b.n	800abc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a9b0:	4b8c      	ldr	r3, [pc, #560]	; (800abe4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a9b2:	61bb      	str	r3, [r7, #24]
      break;
 800a9b4:	e108      	b.n	800abc8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a9b6:	4b88      	ldr	r3, [pc, #544]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a9b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9ba:	f003 0303 	and.w	r3, r3, #3
 800a9be:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a9c0:	4b85      	ldr	r3, [pc, #532]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a9c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9c4:	091b      	lsrs	r3, r3, #4
 800a9c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a9ca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a9cc:	4b82      	ldr	r3, [pc, #520]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a9ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9d0:	f003 0301 	and.w	r3, r3, #1
 800a9d4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a9d6:	4b80      	ldr	r3, [pc, #512]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a9d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9da:	08db      	lsrs	r3, r3, #3
 800a9dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a9e0:	68fa      	ldr	r2, [r7, #12]
 800a9e2:	fb02 f303 	mul.w	r3, r2, r3
 800a9e6:	ee07 3a90 	vmov	s15, r3
 800a9ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9ee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a9f2:	693b      	ldr	r3, [r7, #16]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	f000 80e1 	beq.w	800abbc <HAL_RCC_GetSysClockFreq+0x2b8>
 800a9fa:	697b      	ldr	r3, [r7, #20]
 800a9fc:	2b02      	cmp	r3, #2
 800a9fe:	f000 8083 	beq.w	800ab08 <HAL_RCC_GetSysClockFreq+0x204>
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	2b02      	cmp	r3, #2
 800aa06:	f200 80a1 	bhi.w	800ab4c <HAL_RCC_GetSysClockFreq+0x248>
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d003      	beq.n	800aa18 <HAL_RCC_GetSysClockFreq+0x114>
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	2b01      	cmp	r3, #1
 800aa14:	d056      	beq.n	800aac4 <HAL_RCC_GetSysClockFreq+0x1c0>
 800aa16:	e099      	b.n	800ab4c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa18:	4b6f      	ldr	r3, [pc, #444]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f003 0320 	and.w	r3, r3, #32
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d02d      	beq.n	800aa80 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa24:	4b6c      	ldr	r3, [pc, #432]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	08db      	lsrs	r3, r3, #3
 800aa2a:	f003 0303 	and.w	r3, r3, #3
 800aa2e:	4a6b      	ldr	r2, [pc, #428]	; (800abdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aa30:	fa22 f303 	lsr.w	r3, r2, r3
 800aa34:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	ee07 3a90 	vmov	s15, r3
 800aa3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	ee07 3a90 	vmov	s15, r3
 800aa46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa4e:	4b62      	ldr	r3, [pc, #392]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa56:	ee07 3a90 	vmov	s15, r3
 800aa5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa5e:	ed97 6a02 	vldr	s12, [r7, #8]
 800aa62:	eddf 5a61 	vldr	s11, [pc, #388]	; 800abe8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aa66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aa72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa76:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa7a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800aa7e:	e087      	b.n	800ab90 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	ee07 3a90 	vmov	s15, r3
 800aa86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa8a:	eddf 6a58 	vldr	s13, [pc, #352]	; 800abec <HAL_RCC_GetSysClockFreq+0x2e8>
 800aa8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa92:	4b51      	ldr	r3, [pc, #324]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa9a:	ee07 3a90 	vmov	s15, r3
 800aa9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aaa2:	ed97 6a02 	vldr	s12, [r7, #8]
 800aaa6:	eddf 5a50 	vldr	s11, [pc, #320]	; 800abe8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aaaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aaae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aab2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aaba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aabe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800aac2:	e065      	b.n	800ab90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aac4:	693b      	ldr	r3, [r7, #16]
 800aac6:	ee07 3a90 	vmov	s15, r3
 800aaca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aace:	eddf 6a48 	vldr	s13, [pc, #288]	; 800abf0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800aad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aad6:	4b40      	ldr	r3, [pc, #256]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aade:	ee07 3a90 	vmov	s15, r3
 800aae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aae6:	ed97 6a02 	vldr	s12, [r7, #8]
 800aaea:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800abe8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aaee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aaf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aaf6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aafa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aafe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ab06:	e043      	b.n	800ab90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	ee07 3a90 	vmov	s15, r3
 800ab0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab12:	eddf 6a38 	vldr	s13, [pc, #224]	; 800abf4 <HAL_RCC_GetSysClockFreq+0x2f0>
 800ab16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab1a:	4b2f      	ldr	r3, [pc, #188]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab22:	ee07 3a90 	vmov	s15, r3
 800ab26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab2a:	ed97 6a02 	vldr	s12, [r7, #8]
 800ab2e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800abe8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ab32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ab4a:	e021      	b.n	800ab90 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	ee07 3a90 	vmov	s15, r3
 800ab52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab56:	eddf 6a26 	vldr	s13, [pc, #152]	; 800abf0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ab5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab5e:	4b1e      	ldr	r3, [pc, #120]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab66:	ee07 3a90 	vmov	s15, r3
 800ab6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab6e:	ed97 6a02 	vldr	s12, [r7, #8]
 800ab72:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800abe8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ab76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ab8e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800ab90:	4b11      	ldr	r3, [pc, #68]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab94:	0a5b      	lsrs	r3, r3, #9
 800ab96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	ee07 3a90 	vmov	s15, r3
 800aba4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800aba8:	edd7 6a07 	vldr	s13, [r7, #28]
 800abac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800abb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800abb4:	ee17 3a90 	vmov	r3, s15
 800abb8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800abba:	e005      	b.n	800abc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800abbc:	2300      	movs	r3, #0
 800abbe:	61bb      	str	r3, [r7, #24]
      break;
 800abc0:	e002      	b.n	800abc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800abc2:	4b07      	ldr	r3, [pc, #28]	; (800abe0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800abc4:	61bb      	str	r3, [r7, #24]
      break;
 800abc6:	bf00      	nop
  }

  return sysclockfreq;
 800abc8:	69bb      	ldr	r3, [r7, #24]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3724      	adds	r7, #36	; 0x24
 800abce:	46bd      	mov	sp, r7
 800abd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd4:	4770      	bx	lr
 800abd6:	bf00      	nop
 800abd8:	58024400 	.word	0x58024400
 800abdc:	03d09000 	.word	0x03d09000
 800abe0:	003d0900 	.word	0x003d0900
 800abe4:	00989680 	.word	0x00989680
 800abe8:	46000000 	.word	0x46000000
 800abec:	4c742400 	.word	0x4c742400
 800abf0:	4a742400 	.word	0x4a742400
 800abf4:	4b189680 	.word	0x4b189680

0800abf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b082      	sub	sp, #8
 800abfc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800abfe:	f7ff fe81 	bl	800a904 <HAL_RCC_GetSysClockFreq>
 800ac02:	4602      	mov	r2, r0
 800ac04:	4b10      	ldr	r3, [pc, #64]	; (800ac48 <HAL_RCC_GetHCLKFreq+0x50>)
 800ac06:	699b      	ldr	r3, [r3, #24]
 800ac08:	0a1b      	lsrs	r3, r3, #8
 800ac0a:	f003 030f 	and.w	r3, r3, #15
 800ac0e:	490f      	ldr	r1, [pc, #60]	; (800ac4c <HAL_RCC_GetHCLKFreq+0x54>)
 800ac10:	5ccb      	ldrb	r3, [r1, r3]
 800ac12:	f003 031f 	and.w	r3, r3, #31
 800ac16:	fa22 f303 	lsr.w	r3, r2, r3
 800ac1a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ac1c:	4b0a      	ldr	r3, [pc, #40]	; (800ac48 <HAL_RCC_GetHCLKFreq+0x50>)
 800ac1e:	699b      	ldr	r3, [r3, #24]
 800ac20:	f003 030f 	and.w	r3, r3, #15
 800ac24:	4a09      	ldr	r2, [pc, #36]	; (800ac4c <HAL_RCC_GetHCLKFreq+0x54>)
 800ac26:	5cd3      	ldrb	r3, [r2, r3]
 800ac28:	f003 031f 	and.w	r3, r3, #31
 800ac2c:	687a      	ldr	r2, [r7, #4]
 800ac2e:	fa22 f303 	lsr.w	r3, r2, r3
 800ac32:	4a07      	ldr	r2, [pc, #28]	; (800ac50 <HAL_RCC_GetHCLKFreq+0x58>)
 800ac34:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ac36:	4a07      	ldr	r2, [pc, #28]	; (800ac54 <HAL_RCC_GetHCLKFreq+0x5c>)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800ac3c:	4b04      	ldr	r3, [pc, #16]	; (800ac50 <HAL_RCC_GetHCLKFreq+0x58>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3708      	adds	r7, #8
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}
 800ac48:	58024400 	.word	0x58024400
 800ac4c:	0801f438 	.word	0x0801f438
 800ac50:	20000014 	.word	0x20000014
 800ac54:	20000010 	.word	0x20000010

0800ac58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800ac5c:	f7ff ffcc 	bl	800abf8 <HAL_RCC_GetHCLKFreq>
 800ac60:	4602      	mov	r2, r0
 800ac62:	4b06      	ldr	r3, [pc, #24]	; (800ac7c <HAL_RCC_GetPCLK1Freq+0x24>)
 800ac64:	69db      	ldr	r3, [r3, #28]
 800ac66:	091b      	lsrs	r3, r3, #4
 800ac68:	f003 0307 	and.w	r3, r3, #7
 800ac6c:	4904      	ldr	r1, [pc, #16]	; (800ac80 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ac6e:	5ccb      	ldrb	r3, [r1, r3]
 800ac70:	f003 031f 	and.w	r3, r3, #31
 800ac74:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	bd80      	pop	{r7, pc}
 800ac7c:	58024400 	.word	0x58024400
 800ac80:	0801f438 	.word	0x0801f438

0800ac84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800ac88:	f7ff ffb6 	bl	800abf8 <HAL_RCC_GetHCLKFreq>
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	4b06      	ldr	r3, [pc, #24]	; (800aca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ac90:	69db      	ldr	r3, [r3, #28]
 800ac92:	0a1b      	lsrs	r3, r3, #8
 800ac94:	f003 0307 	and.w	r3, r3, #7
 800ac98:	4904      	ldr	r1, [pc, #16]	; (800acac <HAL_RCC_GetPCLK2Freq+0x28>)
 800ac9a:	5ccb      	ldrb	r3, [r1, r3]
 800ac9c:	f003 031f 	and.w	r3, r3, #31
 800aca0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	bd80      	pop	{r7, pc}
 800aca8:	58024400 	.word	0x58024400
 800acac:	0801f438 	.word	0x0801f438

0800acb0 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800acb4:	4b07      	ldr	r3, [pc, #28]	; (800acd4 <HAL_RCC_NMI_IRQHandler+0x24>)
 800acb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800acb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800acbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800acc0:	d105      	bne.n	800acce <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800acc2:	f000 f809 	bl	800acd8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800acc6:	4b03      	ldr	r3, [pc, #12]	; (800acd4 <HAL_RCC_NMI_IRQHandler+0x24>)
 800acc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800accc:	669a      	str	r2, [r3, #104]	; 0x68
  }
}
 800acce:	bf00      	nop
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	58024400 	.word	0x58024400

0800acd8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800acd8:	b480      	push	{r7}
 800acda:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800acdc:	bf00      	nop
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr
	...

0800ace8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ace8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800acec:	b0ca      	sub	sp, #296	; 0x128
 800acee:	af00      	add	r7, sp, #0
 800acf0:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800acf4:	2300      	movs	r3, #0
 800acf6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800acfa:	2300      	movs	r3, #0
 800acfc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ad00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad08:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800ad0c:	2500      	movs	r5, #0
 800ad0e:	ea54 0305 	orrs.w	r3, r4, r5
 800ad12:	d049      	beq.n	800ada8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800ad14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ad1a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ad1e:	d02f      	beq.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800ad20:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ad24:	d828      	bhi.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ad26:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ad2a:	d01a      	beq.n	800ad62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800ad2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ad30:	d822      	bhi.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d003      	beq.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800ad36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ad3a:	d007      	beq.n	800ad4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ad3c:	e01c      	b.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad3e:	4bb8      	ldr	r3, [pc, #736]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad42:	4ab7      	ldr	r2, [pc, #732]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ad48:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ad4a:	e01a      	b.n	800ad82 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ad4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad50:	3308      	adds	r3, #8
 800ad52:	2102      	movs	r1, #2
 800ad54:	4618      	mov	r0, r3
 800ad56:	f002 fbb7 	bl	800d4c8 <RCCEx_PLL2_Config>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ad60:	e00f      	b.n	800ad82 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ad62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad66:	3328      	adds	r3, #40	; 0x28
 800ad68:	2102      	movs	r1, #2
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f002 fc5e 	bl	800d62c <RCCEx_PLL3_Config>
 800ad70:	4603      	mov	r3, r0
 800ad72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ad76:	e004      	b.n	800ad82 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad78:	2301      	movs	r3, #1
 800ad7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ad7e:	e000      	b.n	800ad82 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800ad80:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d10a      	bne.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800ad8a:	4ba5      	ldr	r3, [pc, #660]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad8e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800ad92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ad98:	4aa1      	ldr	r2, [pc, #644]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad9a:	430b      	orrs	r3, r1
 800ad9c:	6513      	str	r3, [r2, #80]	; 0x50
 800ad9e:	e003      	b.n	800ada8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ada0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ada4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ada8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb0:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800adb4:	f04f 0900 	mov.w	r9, #0
 800adb8:	ea58 0309 	orrs.w	r3, r8, r9
 800adbc:	d047      	beq.n	800ae4e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800adbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adc4:	2b04      	cmp	r3, #4
 800adc6:	d82a      	bhi.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800adc8:	a201      	add	r2, pc, #4	; (adr r2, 800add0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800adca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adce:	bf00      	nop
 800add0:	0800ade5 	.word	0x0800ade5
 800add4:	0800adf3 	.word	0x0800adf3
 800add8:	0800ae09 	.word	0x0800ae09
 800addc:	0800ae27 	.word	0x0800ae27
 800ade0:	0800ae27 	.word	0x0800ae27
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ade4:	4b8e      	ldr	r3, [pc, #568]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ade6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ade8:	4a8d      	ldr	r2, [pc, #564]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800adea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800adee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800adf0:	e01a      	b.n	800ae28 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800adf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adf6:	3308      	adds	r3, #8
 800adf8:	2100      	movs	r1, #0
 800adfa:	4618      	mov	r0, r3
 800adfc:	f002 fb64 	bl	800d4c8 <RCCEx_PLL2_Config>
 800ae00:	4603      	mov	r3, r0
 800ae02:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ae06:	e00f      	b.n	800ae28 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ae08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae0c:	3328      	adds	r3, #40	; 0x28
 800ae0e:	2100      	movs	r1, #0
 800ae10:	4618      	mov	r0, r3
 800ae12:	f002 fc0b 	bl	800d62c <RCCEx_PLL3_Config>
 800ae16:	4603      	mov	r3, r0
 800ae18:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ae1c:	e004      	b.n	800ae28 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ae24:	e000      	b.n	800ae28 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800ae26:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae28:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d10a      	bne.n	800ae46 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ae30:	4b7b      	ldr	r3, [pc, #492]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ae32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae34:	f023 0107 	bic.w	r1, r3, #7
 800ae38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae3e:	4a78      	ldr	r2, [pc, #480]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ae40:	430b      	orrs	r3, r1
 800ae42:	6513      	str	r3, [r2, #80]	; 0x50
 800ae44:	e003      	b.n	800ae4e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae46:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae4a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800ae4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae56:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800ae5a:	f04f 0b00 	mov.w	fp, #0
 800ae5e:	ea5a 030b 	orrs.w	r3, sl, fp
 800ae62:	d04c      	beq.n	800aefe <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800ae64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ae6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae6e:	d030      	beq.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800ae70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae74:	d829      	bhi.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ae76:	2bc0      	cmp	r3, #192	; 0xc0
 800ae78:	d02d      	beq.n	800aed6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800ae7a:	2bc0      	cmp	r3, #192	; 0xc0
 800ae7c:	d825      	bhi.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ae7e:	2b80      	cmp	r3, #128	; 0x80
 800ae80:	d018      	beq.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800ae82:	2b80      	cmp	r3, #128	; 0x80
 800ae84:	d821      	bhi.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d002      	beq.n	800ae90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800ae8a:	2b40      	cmp	r3, #64	; 0x40
 800ae8c:	d007      	beq.n	800ae9e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800ae8e:	e01c      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae90:	4b63      	ldr	r3, [pc, #396]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ae92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae94:	4a62      	ldr	r2, [pc, #392]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ae96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ae9c:	e01c      	b.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ae9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aea2:	3308      	adds	r3, #8
 800aea4:	2100      	movs	r1, #0
 800aea6:	4618      	mov	r0, r3
 800aea8:	f002 fb0e 	bl	800d4c8 <RCCEx_PLL2_Config>
 800aeac:	4603      	mov	r3, r0
 800aeae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800aeb2:	e011      	b.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aeb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aeb8:	3328      	adds	r3, #40	; 0x28
 800aeba:	2100      	movs	r1, #0
 800aebc:	4618      	mov	r0, r3
 800aebe:	f002 fbb5 	bl	800d62c <RCCEx_PLL3_Config>
 800aec2:	4603      	mov	r3, r0
 800aec4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800aec8:	e006      	b.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aeca:	2301      	movs	r3, #1
 800aecc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800aed0:	e002      	b.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800aed2:	bf00      	nop
 800aed4:	e000      	b.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800aed6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aed8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d10a      	bne.n	800aef6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800aee0:	4b4f      	ldr	r3, [pc, #316]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aee2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aee4:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800aee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aeec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aeee:	4a4c      	ldr	r2, [pc, #304]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aef0:	430b      	orrs	r3, r1
 800aef2:	6513      	str	r3, [r2, #80]	; 0x50
 800aef4:	e003      	b.n	800aefe <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aef6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aefa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800aefe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af06:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800af0a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800af0e:	2300      	movs	r3, #0
 800af10:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800af14:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800af18:	460b      	mov	r3, r1
 800af1a:	4313      	orrs	r3, r2
 800af1c:	d053      	beq.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800af1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af22:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800af26:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800af2a:	d035      	beq.n	800af98 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800af2c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800af30:	d82e      	bhi.n	800af90 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800af32:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800af36:	d031      	beq.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800af38:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800af3c:	d828      	bhi.n	800af90 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800af3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800af42:	d01a      	beq.n	800af7a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800af44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800af48:	d822      	bhi.n	800af90 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d003      	beq.n	800af56 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800af4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800af52:	d007      	beq.n	800af64 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800af54:	e01c      	b.n	800af90 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af56:	4b32      	ldr	r3, [pc, #200]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af5a:	4a31      	ldr	r2, [pc, #196]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af60:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800af62:	e01c      	b.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800af64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af68:	3308      	adds	r3, #8
 800af6a:	2100      	movs	r1, #0
 800af6c:	4618      	mov	r0, r3
 800af6e:	f002 faab 	bl	800d4c8 <RCCEx_PLL2_Config>
 800af72:	4603      	mov	r3, r0
 800af74:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800af78:	e011      	b.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800af7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af7e:	3328      	adds	r3, #40	; 0x28
 800af80:	2100      	movs	r1, #0
 800af82:	4618      	mov	r0, r3
 800af84:	f002 fb52 	bl	800d62c <RCCEx_PLL3_Config>
 800af88:	4603      	mov	r3, r0
 800af8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800af8e:	e006      	b.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800af90:	2301      	movs	r3, #1
 800af92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800af96:	e002      	b.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800af98:	bf00      	nop
 800af9a:	e000      	b.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800af9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af9e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d10b      	bne.n	800afbe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800afa6:	4b1e      	ldr	r3, [pc, #120]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800afa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afaa:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800afae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afb2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800afb6:	4a1a      	ldr	r2, [pc, #104]	; (800b020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800afb8:	430b      	orrs	r3, r1
 800afba:	6593      	str	r3, [r2, #88]	; 0x58
 800afbc:	e003      	b.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afbe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afc2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800afc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afce:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800afd2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800afd6:	2300      	movs	r3, #0
 800afd8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800afdc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800afe0:	460b      	mov	r3, r1
 800afe2:	4313      	orrs	r3, r2
 800afe4:	d056      	beq.n	800b094 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800afe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800afee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aff2:	d038      	beq.n	800b066 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800aff4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aff8:	d831      	bhi.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800affa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800affe:	d034      	beq.n	800b06a <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b000:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b004:	d82b      	bhi.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b006:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b00a:	d01d      	beq.n	800b048 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b00c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b010:	d825      	bhi.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b012:	2b00      	cmp	r3, #0
 800b014:	d006      	beq.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b016:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b01a:	d00a      	beq.n	800b032 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b01c:	e01f      	b.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b01e:	bf00      	nop
 800b020:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b024:	4ba2      	ldr	r3, [pc, #648]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b028:	4aa1      	ldr	r2, [pc, #644]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b02a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b02e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b030:	e01c      	b.n	800b06c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b032:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b036:	3308      	adds	r3, #8
 800b038:	2100      	movs	r1, #0
 800b03a:	4618      	mov	r0, r3
 800b03c:	f002 fa44 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b040:	4603      	mov	r3, r0
 800b042:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b046:	e011      	b.n	800b06c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b048:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b04c:	3328      	adds	r3, #40	; 0x28
 800b04e:	2100      	movs	r1, #0
 800b050:	4618      	mov	r0, r3
 800b052:	f002 faeb 	bl	800d62c <RCCEx_PLL3_Config>
 800b056:	4603      	mov	r3, r0
 800b058:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b05c:	e006      	b.n	800b06c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b05e:	2301      	movs	r3, #1
 800b060:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b064:	e002      	b.n	800b06c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b066:	bf00      	nop
 800b068:	e000      	b.n	800b06c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b06a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b06c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b070:	2b00      	cmp	r3, #0
 800b072:	d10b      	bne.n	800b08c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b074:	4b8e      	ldr	r3, [pc, #568]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b078:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800b07c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b080:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b084:	4a8a      	ldr	r2, [pc, #552]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b086:	430b      	orrs	r3, r1
 800b088:	6593      	str	r3, [r2, #88]	; 0x58
 800b08a:	e003      	b.n	800b094 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b08c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b090:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b094:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09c:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800b0a0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b0aa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800b0ae:	460b      	mov	r3, r1
 800b0b0:	4313      	orrs	r3, r2
 800b0b2:	d03a      	beq.n	800b12a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b0b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b0ba:	2b30      	cmp	r3, #48	; 0x30
 800b0bc:	d01f      	beq.n	800b0fe <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b0be:	2b30      	cmp	r3, #48	; 0x30
 800b0c0:	d819      	bhi.n	800b0f6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b0c2:	2b20      	cmp	r3, #32
 800b0c4:	d00c      	beq.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b0c6:	2b20      	cmp	r3, #32
 800b0c8:	d815      	bhi.n	800b0f6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d019      	beq.n	800b102 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b0ce:	2b10      	cmp	r3, #16
 800b0d0:	d111      	bne.n	800b0f6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0d2:	4b77      	ldr	r3, [pc, #476]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b0d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0d6:	4a76      	ldr	r2, [pc, #472]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b0d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0dc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b0de:	e011      	b.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b0e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0e4:	3308      	adds	r3, #8
 800b0e6:	2102      	movs	r1, #2
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	f002 f9ed 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b0f4:	e006      	b.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b0fc:	e002      	b.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b0fe:	bf00      	nop
 800b100:	e000      	b.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b102:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b104:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d10a      	bne.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b10c:	4b68      	ldr	r3, [pc, #416]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b10e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b110:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800b114:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b11a:	4a65      	ldr	r2, [pc, #404]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b11c:	430b      	orrs	r3, r1
 800b11e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b120:	e003      	b.n	800b12a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b122:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b126:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b12a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b132:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800b136:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b13a:	2300      	movs	r3, #0
 800b13c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b140:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800b144:	460b      	mov	r3, r1
 800b146:	4313      	orrs	r3, r2
 800b148:	d051      	beq.n	800b1ee <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b14a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b14e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b150:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b154:	d035      	beq.n	800b1c2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b156:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b15a:	d82e      	bhi.n	800b1ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b15c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b160:	d031      	beq.n	800b1c6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b162:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b166:	d828      	bhi.n	800b1ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b168:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b16c:	d01a      	beq.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b16e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b172:	d822      	bhi.n	800b1ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b174:	2b00      	cmp	r3, #0
 800b176:	d003      	beq.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b178:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b17c:	d007      	beq.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b17e:	e01c      	b.n	800b1ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b180:	4b4b      	ldr	r3, [pc, #300]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b184:	4a4a      	ldr	r2, [pc, #296]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b186:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b18a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b18c:	e01c      	b.n	800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b18e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b192:	3308      	adds	r3, #8
 800b194:	2100      	movs	r1, #0
 800b196:	4618      	mov	r0, r3
 800b198:	f002 f996 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b19c:	4603      	mov	r3, r0
 800b19e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b1a2:	e011      	b.n	800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b1a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1a8:	3328      	adds	r3, #40	; 0x28
 800b1aa:	2100      	movs	r1, #0
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	f002 fa3d 	bl	800d62c <RCCEx_PLL3_Config>
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b1b8:	e006      	b.n	800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b1c0:	e002      	b.n	800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b1c2:	bf00      	nop
 800b1c4:	e000      	b.n	800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b1c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d10a      	bne.n	800b1e6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b1d0:	4b37      	ldr	r3, [pc, #220]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b1d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1d4:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800b1d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b1de:	4a34      	ldr	r2, [pc, #208]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b1e0:	430b      	orrs	r3, r1
 800b1e2:	6513      	str	r3, [r2, #80]	; 0x50
 800b1e4:	e003      	b.n	800b1ee <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b1ea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b1ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1f6:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800b1fa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b1fe:	2300      	movs	r3, #0
 800b200:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b204:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800b208:	460b      	mov	r3, r1
 800b20a:	4313      	orrs	r3, r2
 800b20c:	d056      	beq.n	800b2bc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b20e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b212:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b214:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b218:	d033      	beq.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b21a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b21e:	d82c      	bhi.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b220:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b224:	d02f      	beq.n	800b286 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b226:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b22a:	d826      	bhi.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b22c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b230:	d02b      	beq.n	800b28a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b232:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b236:	d820      	bhi.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b238:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b23c:	d012      	beq.n	800b264 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b23e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b242:	d81a      	bhi.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b244:	2b00      	cmp	r3, #0
 800b246:	d022      	beq.n	800b28e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b24c:	d115      	bne.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b24e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b252:	3308      	adds	r3, #8
 800b254:	2101      	movs	r1, #1
 800b256:	4618      	mov	r0, r3
 800b258:	f002 f936 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b25c:	4603      	mov	r3, r0
 800b25e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b262:	e015      	b.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b264:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b268:	3328      	adds	r3, #40	; 0x28
 800b26a:	2101      	movs	r1, #1
 800b26c:	4618      	mov	r0, r3
 800b26e:	f002 f9dd 	bl	800d62c <RCCEx_PLL3_Config>
 800b272:	4603      	mov	r3, r0
 800b274:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b278:	e00a      	b.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b27a:	2301      	movs	r3, #1
 800b27c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b280:	e006      	b.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b282:	bf00      	nop
 800b284:	e004      	b.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b286:	bf00      	nop
 800b288:	e002      	b.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b28a:	bf00      	nop
 800b28c:	e000      	b.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b28e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b290:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b294:	2b00      	cmp	r3, #0
 800b296:	d10d      	bne.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b298:	4b05      	ldr	r3, [pc, #20]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b29a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b29c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800b2a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b2a6:	4a02      	ldr	r2, [pc, #8]	; (800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b2a8:	430b      	orrs	r3, r1
 800b2aa:	6513      	str	r3, [r2, #80]	; 0x50
 800b2ac:	e006      	b.n	800b2bc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b2ae:	bf00      	nop
 800b2b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2b4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b2b8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b2bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c4:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800b2c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b2d2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800b2d6:	460b      	mov	r3, r1
 800b2d8:	4313      	orrs	r3, r2
 800b2da:	d055      	beq.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b2dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b2e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b2e8:	d033      	beq.n	800b352 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b2ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b2ee:	d82c      	bhi.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b2f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2f4:	d02f      	beq.n	800b356 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b2f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2fa:	d826      	bhi.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b2fc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b300:	d02b      	beq.n	800b35a <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b302:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b306:	d820      	bhi.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b308:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b30c:	d012      	beq.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b30e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b312:	d81a      	bhi.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b314:	2b00      	cmp	r3, #0
 800b316:	d022      	beq.n	800b35e <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b318:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b31c:	d115      	bne.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b31e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b322:	3308      	adds	r3, #8
 800b324:	2101      	movs	r1, #1
 800b326:	4618      	mov	r0, r3
 800b328:	f002 f8ce 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b32c:	4603      	mov	r3, r0
 800b32e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b332:	e015      	b.n	800b360 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b334:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b338:	3328      	adds	r3, #40	; 0x28
 800b33a:	2101      	movs	r1, #1
 800b33c:	4618      	mov	r0, r3
 800b33e:	f002 f975 	bl	800d62c <RCCEx_PLL3_Config>
 800b342:	4603      	mov	r3, r0
 800b344:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b348:	e00a      	b.n	800b360 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b34a:	2301      	movs	r3, #1
 800b34c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b350:	e006      	b.n	800b360 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b352:	bf00      	nop
 800b354:	e004      	b.n	800b360 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b356:	bf00      	nop
 800b358:	e002      	b.n	800b360 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b35a:	bf00      	nop
 800b35c:	e000      	b.n	800b360 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b35e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b360:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b364:	2b00      	cmp	r3, #0
 800b366:	d10b      	bne.n	800b380 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b368:	4ba3      	ldr	r3, [pc, #652]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b36a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b36c:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b370:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b374:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b378:	4a9f      	ldr	r2, [pc, #636]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b37a:	430b      	orrs	r3, r1
 800b37c:	6593      	str	r3, [r2, #88]	; 0x58
 800b37e:	e003      	b.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b380:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b384:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b388:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b390:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800b394:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b398:	2300      	movs	r3, #0
 800b39a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b39e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b3a2:	460b      	mov	r3, r1
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	d037      	beq.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b3a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b3b2:	d00e      	beq.n	800b3d2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b3b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b3b8:	d816      	bhi.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d018      	beq.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b3be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b3c2:	d111      	bne.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3c4:	4b8c      	ldr	r3, [pc, #560]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b3c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3c8:	4a8b      	ldr	r2, [pc, #556]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b3ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b3ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b3d0:	e00f      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b3d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3d6:	3308      	adds	r3, #8
 800b3d8:	2101      	movs	r1, #1
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f002 f874 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b3e6:	e004      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b3ee:	e000      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b3f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3f2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d10a      	bne.n	800b410 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b3fa:	4b7f      	ldr	r3, [pc, #508]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b3fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3fe:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b402:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b408:	4a7b      	ldr	r2, [pc, #492]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b40a:	430b      	orrs	r3, r1
 800b40c:	6513      	str	r3, [r2, #80]	; 0x50
 800b40e:	e003      	b.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b410:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b414:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b418:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b420:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800b424:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b428:	2300      	movs	r3, #0
 800b42a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b42e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800b432:	460b      	mov	r3, r1
 800b434:	4313      	orrs	r3, r2
 800b436:	d039      	beq.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b438:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b43c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b43e:	2b03      	cmp	r3, #3
 800b440:	d81c      	bhi.n	800b47c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800b442:	a201      	add	r2, pc, #4	; (adr r2, 800b448 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800b444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b448:	0800b485 	.word	0x0800b485
 800b44c:	0800b459 	.word	0x0800b459
 800b450:	0800b467 	.word	0x0800b467
 800b454:	0800b485 	.word	0x0800b485
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b458:	4b67      	ldr	r3, [pc, #412]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b45a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b45c:	4a66      	ldr	r2, [pc, #408]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b45e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b462:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b464:	e00f      	b.n	800b486 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b466:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b46a:	3308      	adds	r3, #8
 800b46c:	2102      	movs	r1, #2
 800b46e:	4618      	mov	r0, r3
 800b470:	f002 f82a 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b474:	4603      	mov	r3, r0
 800b476:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b47a:	e004      	b.n	800b486 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b47c:	2301      	movs	r3, #1
 800b47e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b482:	e000      	b.n	800b486 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800b484:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b486:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d10a      	bne.n	800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b48e:	4b5a      	ldr	r3, [pc, #360]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b492:	f023 0103 	bic.w	r1, r3, #3
 800b496:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b49a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b49c:	4a56      	ldr	r2, [pc, #344]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b49e:	430b      	orrs	r3, r1
 800b4a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b4a2:	e003      	b.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b4a8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b4ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b4:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800b4b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b4bc:	2300      	movs	r3, #0
 800b4be:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b4c2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800b4c6:	460b      	mov	r3, r1
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	f000 809f 	beq.w	800b60c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b4ce:	4b4b      	ldr	r3, [pc, #300]	; (800b5fc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	4a4a      	ldr	r2, [pc, #296]	; (800b5fc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b4d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b4d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b4da:	f7f8 fe57 	bl	800418c <HAL_GetTick>
 800b4de:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b4e2:	e00b      	b.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b4e4:	f7f8 fe52 	bl	800418c <HAL_GetTick>
 800b4e8:	4602      	mov	r2, r0
 800b4ea:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b4ee:	1ad3      	subs	r3, r2, r3
 800b4f0:	2b64      	cmp	r3, #100	; 0x64
 800b4f2:	d903      	bls.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800b4f4:	2303      	movs	r3, #3
 800b4f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b4fa:	e005      	b.n	800b508 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b4fc:	4b3f      	ldr	r3, [pc, #252]	; (800b5fc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b504:	2b00      	cmp	r3, #0
 800b506:	d0ed      	beq.n	800b4e4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800b508:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d179      	bne.n	800b604 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b510:	4b39      	ldr	r3, [pc, #228]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b512:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b514:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b518:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b51c:	4053      	eors	r3, r2
 800b51e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b522:	2b00      	cmp	r3, #0
 800b524:	d015      	beq.n	800b552 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b526:	4b34      	ldr	r3, [pc, #208]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b52a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b52e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b532:	4b31      	ldr	r3, [pc, #196]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b536:	4a30      	ldr	r2, [pc, #192]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b53c:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b53e:	4b2e      	ldr	r3, [pc, #184]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b542:	4a2d      	ldr	r2, [pc, #180]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b544:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b548:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b54a:	4a2b      	ldr	r2, [pc, #172]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b54c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b550:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b552:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b556:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b55a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b55e:	d118      	bne.n	800b592 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b560:	f7f8 fe14 	bl	800418c <HAL_GetTick>
 800b564:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b568:	e00d      	b.n	800b586 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b56a:	f7f8 fe0f 	bl	800418c <HAL_GetTick>
 800b56e:	4602      	mov	r2, r0
 800b570:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b574:	1ad2      	subs	r2, r2, r3
 800b576:	f241 3388 	movw	r3, #5000	; 0x1388
 800b57a:	429a      	cmp	r2, r3
 800b57c:	d903      	bls.n	800b586 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800b57e:	2303      	movs	r3, #3
 800b580:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800b584:	e005      	b.n	800b592 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b586:	4b1c      	ldr	r3, [pc, #112]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b58a:	f003 0302 	and.w	r3, r3, #2
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d0eb      	beq.n	800b56a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800b592:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b596:	2b00      	cmp	r3, #0
 800b598:	d129      	bne.n	800b5ee <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b59a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b59e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b5a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b5a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b5aa:	d10e      	bne.n	800b5ca <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800b5ac:	4b12      	ldr	r3, [pc, #72]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b5ae:	691b      	ldr	r3, [r3, #16]
 800b5b0:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800b5b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5b8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b5bc:	091a      	lsrs	r2, r3, #4
 800b5be:	4b10      	ldr	r3, [pc, #64]	; (800b600 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800b5c0:	4013      	ands	r3, r2
 800b5c2:	4a0d      	ldr	r2, [pc, #52]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b5c4:	430b      	orrs	r3, r1
 800b5c6:	6113      	str	r3, [r2, #16]
 800b5c8:	e005      	b.n	800b5d6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800b5ca:	4b0b      	ldr	r3, [pc, #44]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b5cc:	691b      	ldr	r3, [r3, #16]
 800b5ce:	4a0a      	ldr	r2, [pc, #40]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b5d0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b5d4:	6113      	str	r3, [r2, #16]
 800b5d6:	4b08      	ldr	r3, [pc, #32]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b5d8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800b5da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b5e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b5e6:	4a04      	ldr	r2, [pc, #16]	; (800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b5e8:	430b      	orrs	r3, r1
 800b5ea:	6713      	str	r3, [r2, #112]	; 0x70
 800b5ec:	e00e      	b.n	800b60c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b5ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b5f2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800b5f6:	e009      	b.n	800b60c <HAL_RCCEx_PeriphCLKConfig+0x924>
 800b5f8:	58024400 	.word	0x58024400
 800b5fc:	58024800 	.word	0x58024800
 800b600:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b604:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b608:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b60c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b614:	f002 0301 	and.w	r3, r2, #1
 800b618:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b61c:	2300      	movs	r3, #0
 800b61e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b622:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b626:	460b      	mov	r3, r1
 800b628:	4313      	orrs	r3, r2
 800b62a:	f000 8089 	beq.w	800b740 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b62e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b632:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b634:	2b28      	cmp	r3, #40	; 0x28
 800b636:	d86b      	bhi.n	800b710 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800b638:	a201      	add	r2, pc, #4	; (adr r2, 800b640 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b63a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b63e:	bf00      	nop
 800b640:	0800b719 	.word	0x0800b719
 800b644:	0800b711 	.word	0x0800b711
 800b648:	0800b711 	.word	0x0800b711
 800b64c:	0800b711 	.word	0x0800b711
 800b650:	0800b711 	.word	0x0800b711
 800b654:	0800b711 	.word	0x0800b711
 800b658:	0800b711 	.word	0x0800b711
 800b65c:	0800b711 	.word	0x0800b711
 800b660:	0800b6e5 	.word	0x0800b6e5
 800b664:	0800b711 	.word	0x0800b711
 800b668:	0800b711 	.word	0x0800b711
 800b66c:	0800b711 	.word	0x0800b711
 800b670:	0800b711 	.word	0x0800b711
 800b674:	0800b711 	.word	0x0800b711
 800b678:	0800b711 	.word	0x0800b711
 800b67c:	0800b711 	.word	0x0800b711
 800b680:	0800b6fb 	.word	0x0800b6fb
 800b684:	0800b711 	.word	0x0800b711
 800b688:	0800b711 	.word	0x0800b711
 800b68c:	0800b711 	.word	0x0800b711
 800b690:	0800b711 	.word	0x0800b711
 800b694:	0800b711 	.word	0x0800b711
 800b698:	0800b711 	.word	0x0800b711
 800b69c:	0800b711 	.word	0x0800b711
 800b6a0:	0800b719 	.word	0x0800b719
 800b6a4:	0800b711 	.word	0x0800b711
 800b6a8:	0800b711 	.word	0x0800b711
 800b6ac:	0800b711 	.word	0x0800b711
 800b6b0:	0800b711 	.word	0x0800b711
 800b6b4:	0800b711 	.word	0x0800b711
 800b6b8:	0800b711 	.word	0x0800b711
 800b6bc:	0800b711 	.word	0x0800b711
 800b6c0:	0800b719 	.word	0x0800b719
 800b6c4:	0800b711 	.word	0x0800b711
 800b6c8:	0800b711 	.word	0x0800b711
 800b6cc:	0800b711 	.word	0x0800b711
 800b6d0:	0800b711 	.word	0x0800b711
 800b6d4:	0800b711 	.word	0x0800b711
 800b6d8:	0800b711 	.word	0x0800b711
 800b6dc:	0800b711 	.word	0x0800b711
 800b6e0:	0800b719 	.word	0x0800b719
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b6e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6e8:	3308      	adds	r3, #8
 800b6ea:	2101      	movs	r1, #1
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	f001 feeb 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b6f8:	e00f      	b.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b6fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6fe:	3328      	adds	r3, #40	; 0x28
 800b700:	2101      	movs	r1, #1
 800b702:	4618      	mov	r0, r3
 800b704:	f001 ff92 	bl	800d62c <RCCEx_PLL3_Config>
 800b708:	4603      	mov	r3, r0
 800b70a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b70e:	e004      	b.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b710:	2301      	movs	r3, #1
 800b712:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b716:	e000      	b.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800b718:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b71a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d10a      	bne.n	800b738 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b722:	4bbf      	ldr	r3, [pc, #764]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b726:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800b72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b72e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b730:	4abb      	ldr	r2, [pc, #748]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b732:	430b      	orrs	r3, r1
 800b734:	6553      	str	r3, [r2, #84]	; 0x54
 800b736:	e003      	b.n	800b740 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b738:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b73c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b740:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b748:	f002 0302 	and.w	r3, r2, #2
 800b74c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b750:	2300      	movs	r3, #0
 800b752:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b756:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800b75a:	460b      	mov	r3, r1
 800b75c:	4313      	orrs	r3, r2
 800b75e:	d041      	beq.n	800b7e4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b760:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b764:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b766:	2b05      	cmp	r3, #5
 800b768:	d824      	bhi.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800b76a:	a201      	add	r2, pc, #4	; (adr r2, 800b770 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b76c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b770:	0800b7bd 	.word	0x0800b7bd
 800b774:	0800b789 	.word	0x0800b789
 800b778:	0800b79f 	.word	0x0800b79f
 800b77c:	0800b7bd 	.word	0x0800b7bd
 800b780:	0800b7bd 	.word	0x0800b7bd
 800b784:	0800b7bd 	.word	0x0800b7bd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b788:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b78c:	3308      	adds	r3, #8
 800b78e:	2101      	movs	r1, #1
 800b790:	4618      	mov	r0, r3
 800b792:	f001 fe99 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b796:	4603      	mov	r3, r0
 800b798:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b79c:	e00f      	b.n	800b7be <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b79e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7a2:	3328      	adds	r3, #40	; 0x28
 800b7a4:	2101      	movs	r1, #1
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f001 ff40 	bl	800d62c <RCCEx_PLL3_Config>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b7b2:	e004      	b.n	800b7be <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b7ba:	e000      	b.n	800b7be <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800b7bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d10a      	bne.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b7c6:	4b96      	ldr	r3, [pc, #600]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b7c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7ca:	f023 0107 	bic.w	r1, r3, #7
 800b7ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b7d4:	4a92      	ldr	r2, [pc, #584]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b7d6:	430b      	orrs	r3, r1
 800b7d8:	6553      	str	r3, [r2, #84]	; 0x54
 800b7da:	e003      	b.n	800b7e4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7dc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b7e0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b7e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ec:	f002 0304 	and.w	r3, r2, #4
 800b7f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b7fa:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800b7fe:	460b      	mov	r3, r1
 800b800:	4313      	orrs	r3, r2
 800b802:	d044      	beq.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b804:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b808:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b80c:	2b05      	cmp	r3, #5
 800b80e:	d825      	bhi.n	800b85c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800b810:	a201      	add	r2, pc, #4	; (adr r2, 800b818 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800b812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b816:	bf00      	nop
 800b818:	0800b865 	.word	0x0800b865
 800b81c:	0800b831 	.word	0x0800b831
 800b820:	0800b847 	.word	0x0800b847
 800b824:	0800b865 	.word	0x0800b865
 800b828:	0800b865 	.word	0x0800b865
 800b82c:	0800b865 	.word	0x0800b865
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b830:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b834:	3308      	adds	r3, #8
 800b836:	2101      	movs	r1, #1
 800b838:	4618      	mov	r0, r3
 800b83a:	f001 fe45 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b83e:	4603      	mov	r3, r0
 800b840:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b844:	e00f      	b.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b846:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b84a:	3328      	adds	r3, #40	; 0x28
 800b84c:	2101      	movs	r1, #1
 800b84e:	4618      	mov	r0, r3
 800b850:	f001 feec 	bl	800d62c <RCCEx_PLL3_Config>
 800b854:	4603      	mov	r3, r0
 800b856:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b85a:	e004      	b.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b85c:	2301      	movs	r3, #1
 800b85e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b862:	e000      	b.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800b864:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b866:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d10b      	bne.n	800b886 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b86e:	4b6c      	ldr	r3, [pc, #432]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b872:	f023 0107 	bic.w	r1, r3, #7
 800b876:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b87a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b87e:	4a68      	ldr	r2, [pc, #416]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b880:	430b      	orrs	r3, r1
 800b882:	6593      	str	r3, [r2, #88]	; 0x58
 800b884:	e003      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b886:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b88a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b88e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b896:	f002 0320 	and.w	r3, r2, #32
 800b89a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b89e:	2300      	movs	r3, #0
 800b8a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b8a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b8a8:	460b      	mov	r3, r1
 800b8aa:	4313      	orrs	r3, r2
 800b8ac:	d055      	beq.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b8ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b8ba:	d033      	beq.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800b8bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b8c0:	d82c      	bhi.n	800b91c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b8c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8c6:	d02f      	beq.n	800b928 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800b8c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8cc:	d826      	bhi.n	800b91c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b8ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b8d2:	d02b      	beq.n	800b92c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800b8d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b8d8:	d820      	bhi.n	800b91c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b8da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b8de:	d012      	beq.n	800b906 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800b8e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b8e4:	d81a      	bhi.n	800b91c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d022      	beq.n	800b930 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800b8ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b8ee:	d115      	bne.n	800b91c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b8f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8f4:	3308      	adds	r3, #8
 800b8f6:	2100      	movs	r1, #0
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	f001 fde5 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b8fe:	4603      	mov	r3, r0
 800b900:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b904:	e015      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b906:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b90a:	3328      	adds	r3, #40	; 0x28
 800b90c:	2102      	movs	r1, #2
 800b90e:	4618      	mov	r0, r3
 800b910:	f001 fe8c 	bl	800d62c <RCCEx_PLL3_Config>
 800b914:	4603      	mov	r3, r0
 800b916:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b91a:	e00a      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b91c:	2301      	movs	r3, #1
 800b91e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b922:	e006      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b924:	bf00      	nop
 800b926:	e004      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b928:	bf00      	nop
 800b92a:	e002      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b92c:	bf00      	nop
 800b92e:	e000      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b930:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b932:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b936:	2b00      	cmp	r3, #0
 800b938:	d10b      	bne.n	800b952 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b93a:	4b39      	ldr	r3, [pc, #228]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b93c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b93e:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b942:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b94a:	4a35      	ldr	r2, [pc, #212]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b94c:	430b      	orrs	r3, r1
 800b94e:	6553      	str	r3, [r2, #84]	; 0x54
 800b950:	e003      	b.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b952:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b956:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b95a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b962:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800b966:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b96a:	2300      	movs	r3, #0
 800b96c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b970:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800b974:	460b      	mov	r3, r1
 800b976:	4313      	orrs	r3, r2
 800b978:	d058      	beq.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b97a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b97e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b982:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b986:	d033      	beq.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800b988:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b98c:	d82c      	bhi.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b98e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b992:	d02f      	beq.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800b994:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b998:	d826      	bhi.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b99a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b99e:	d02b      	beq.n	800b9f8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800b9a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b9a4:	d820      	bhi.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b9a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b9aa:	d012      	beq.n	800b9d2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800b9ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b9b0:	d81a      	bhi.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d022      	beq.n	800b9fc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800b9b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b9ba:	d115      	bne.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b9bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9c0:	3308      	adds	r3, #8
 800b9c2:	2100      	movs	r1, #0
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	f001 fd7f 	bl	800d4c8 <RCCEx_PLL2_Config>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b9d0:	e015      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b9d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9d6:	3328      	adds	r3, #40	; 0x28
 800b9d8:	2102      	movs	r1, #2
 800b9da:	4618      	mov	r0, r3
 800b9dc:	f001 fe26 	bl	800d62c <RCCEx_PLL3_Config>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b9e6:	e00a      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b9ee:	e006      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b9f0:	bf00      	nop
 800b9f2:	e004      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b9f4:	bf00      	nop
 800b9f6:	e002      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b9f8:	bf00      	nop
 800b9fa:	e000      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b9fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d10e      	bne.n	800ba24 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ba06:	4b06      	ldr	r3, [pc, #24]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ba08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba0a:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800ba0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ba16:	4a02      	ldr	r2, [pc, #8]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ba18:	430b      	orrs	r3, r1
 800ba1a:	6593      	str	r3, [r2, #88]	; 0x58
 800ba1c:	e006      	b.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800ba1e:	bf00      	nop
 800ba20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba24:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ba28:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ba2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba34:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800ba38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ba42:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800ba46:	460b      	mov	r3, r1
 800ba48:	4313      	orrs	r3, r2
 800ba4a:	d055      	beq.n	800baf8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800ba4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ba54:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800ba58:	d033      	beq.n	800bac2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800ba5a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800ba5e:	d82c      	bhi.n	800baba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ba60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba64:	d02f      	beq.n	800bac6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800ba66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba6a:	d826      	bhi.n	800baba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ba6c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800ba70:	d02b      	beq.n	800baca <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800ba72:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800ba76:	d820      	bhi.n	800baba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ba78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ba7c:	d012      	beq.n	800baa4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800ba7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ba82:	d81a      	bhi.n	800baba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d022      	beq.n	800bace <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800ba88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba8c:	d115      	bne.n	800baba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ba8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba92:	3308      	adds	r3, #8
 800ba94:	2100      	movs	r1, #0
 800ba96:	4618      	mov	r0, r3
 800ba98:	f001 fd16 	bl	800d4c8 <RCCEx_PLL2_Config>
 800ba9c:	4603      	mov	r3, r0
 800ba9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800baa2:	e015      	b.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800baa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800baa8:	3328      	adds	r3, #40	; 0x28
 800baaa:	2102      	movs	r1, #2
 800baac:	4618      	mov	r0, r3
 800baae:	f001 fdbd 	bl	800d62c <RCCEx_PLL3_Config>
 800bab2:	4603      	mov	r3, r0
 800bab4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bab8:	e00a      	b.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800baba:	2301      	movs	r3, #1
 800babc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bac0:	e006      	b.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bac2:	bf00      	nop
 800bac4:	e004      	b.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bac6:	bf00      	nop
 800bac8:	e002      	b.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800baca:	bf00      	nop
 800bacc:	e000      	b.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bace:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bad0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d10b      	bne.n	800baf0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800bad8:	4ba1      	ldr	r3, [pc, #644]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800badc:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800bae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bae4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800bae8:	4a9d      	ldr	r2, [pc, #628]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800baea:	430b      	orrs	r3, r1
 800baec:	6593      	str	r3, [r2, #88]	; 0x58
 800baee:	e003      	b.n	800baf8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800baf0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800baf4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800baf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb00:	f002 0308 	and.w	r3, r2, #8
 800bb04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bb08:	2300      	movs	r3, #0
 800bb0a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bb0e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800bb12:	460b      	mov	r3, r1
 800bb14:	4313      	orrs	r3, r2
 800bb16:	d01e      	beq.n	800bb56 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800bb18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb24:	d10c      	bne.n	800bb40 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bb26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb2a:	3328      	adds	r3, #40	; 0x28
 800bb2c:	2102      	movs	r1, #2
 800bb2e:	4618      	mov	r0, r3
 800bb30:	f001 fd7c 	bl	800d62c <RCCEx_PLL3_Config>
 800bb34:	4603      	mov	r3, r0
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d002      	beq.n	800bb40 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800bb3a:	2301      	movs	r3, #1
 800bb3c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800bb40:	4b87      	ldr	r3, [pc, #540]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bb42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb44:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bb48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb50:	4a83      	ldr	r2, [pc, #524]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bb52:	430b      	orrs	r3, r1
 800bb54:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bb56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5e:	f002 0310 	and.w	r3, r2, #16
 800bb62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bb66:	2300      	movs	r3, #0
 800bb68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800bb6c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800bb70:	460b      	mov	r3, r1
 800bb72:	4313      	orrs	r3, r2
 800bb74:	d01e      	beq.n	800bbb4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800bb76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bb7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb82:	d10c      	bne.n	800bb9e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bb84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb88:	3328      	adds	r3, #40	; 0x28
 800bb8a:	2102      	movs	r1, #2
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	f001 fd4d 	bl	800d62c <RCCEx_PLL3_Config>
 800bb92:	4603      	mov	r3, r0
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d002      	beq.n	800bb9e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800bb98:	2301      	movs	r3, #1
 800bb9a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bb9e:	4b70      	ldr	r3, [pc, #448]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bba2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bbae:	4a6c      	ldr	r2, [pc, #432]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bbb0:	430b      	orrs	r3, r1
 800bbb2:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bbb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbbc:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800bbc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bbca:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800bbce:	460b      	mov	r3, r1
 800bbd0:	4313      	orrs	r3, r2
 800bbd2:	d03e      	beq.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800bbd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbd8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800bbdc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bbe0:	d022      	beq.n	800bc28 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800bbe2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bbe6:	d81b      	bhi.n	800bc20 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d003      	beq.n	800bbf4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800bbec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bbf0:	d00b      	beq.n	800bc0a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800bbf2:	e015      	b.n	800bc20 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bbf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbf8:	3308      	adds	r3, #8
 800bbfa:	2100      	movs	r1, #0
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	f001 fc63 	bl	800d4c8 <RCCEx_PLL2_Config>
 800bc02:	4603      	mov	r3, r0
 800bc04:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800bc08:	e00f      	b.n	800bc2a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bc0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc0e:	3328      	adds	r3, #40	; 0x28
 800bc10:	2102      	movs	r1, #2
 800bc12:	4618      	mov	r0, r3
 800bc14:	f001 fd0a 	bl	800d62c <RCCEx_PLL3_Config>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800bc1e:	e004      	b.n	800bc2a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bc20:	2301      	movs	r3, #1
 800bc22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bc26:	e000      	b.n	800bc2a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800bc28:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc2a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d10b      	bne.n	800bc4a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bc32:	4b4b      	ldr	r3, [pc, #300]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc36:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800bc3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800bc42:	4a47      	ldr	r2, [pc, #284]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc44:	430b      	orrs	r3, r1
 800bc46:	6593      	str	r3, [r2, #88]	; 0x58
 800bc48:	e003      	b.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc4a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc4e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800bc52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5a:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800bc5e:	67bb      	str	r3, [r7, #120]	; 0x78
 800bc60:	2300      	movs	r3, #0
 800bc62:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bc64:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800bc68:	460b      	mov	r3, r1
 800bc6a:	4313      	orrs	r3, r2
 800bc6c:	d03b      	beq.n	800bce6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800bc6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc76:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800bc7a:	d01f      	beq.n	800bcbc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800bc7c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800bc80:	d818      	bhi.n	800bcb4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800bc82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bc86:	d003      	beq.n	800bc90 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800bc88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bc8c:	d007      	beq.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800bc8e:	e011      	b.n	800bcb4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc90:	4b33      	ldr	r3, [pc, #204]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc94:	4a32      	ldr	r2, [pc, #200]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bc9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800bc9c:	e00f      	b.n	800bcbe <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bc9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bca2:	3328      	adds	r3, #40	; 0x28
 800bca4:	2101      	movs	r1, #1
 800bca6:	4618      	mov	r0, r3
 800bca8:	f001 fcc0 	bl	800d62c <RCCEx_PLL3_Config>
 800bcac:	4603      	mov	r3, r0
 800bcae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800bcb2:	e004      	b.n	800bcbe <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bcba:	e000      	b.n	800bcbe <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800bcbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcbe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d10b      	bne.n	800bcde <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bcc6:	4b26      	ldr	r3, [pc, #152]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bcc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcca:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800bcce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bcd6:	4a22      	ldr	r2, [pc, #136]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bcd8:	430b      	orrs	r3, r1
 800bcda:	6553      	str	r3, [r2, #84]	; 0x54
 800bcdc:	e003      	b.n	800bce6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcde:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bce2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800bce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcee:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800bcf2:	673b      	str	r3, [r7, #112]	; 0x70
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	677b      	str	r3, [r7, #116]	; 0x74
 800bcf8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800bcfc:	460b      	mov	r3, r1
 800bcfe:	4313      	orrs	r3, r2
 800bd00:	d034      	beq.n	800bd6c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800bd02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d003      	beq.n	800bd14 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800bd0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd10:	d007      	beq.n	800bd22 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800bd12:	e011      	b.n	800bd38 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd14:	4b12      	ldr	r3, [pc, #72]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bd16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd18:	4a11      	ldr	r2, [pc, #68]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bd1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bd1e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800bd20:	e00e      	b.n	800bd40 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bd22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd26:	3308      	adds	r3, #8
 800bd28:	2102      	movs	r1, #2
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	f001 fbcc 	bl	800d4c8 <RCCEx_PLL2_Config>
 800bd30:	4603      	mov	r3, r0
 800bd32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800bd36:	e003      	b.n	800bd40 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bd3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd40:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d10d      	bne.n	800bd64 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800bd48:	4b05      	ldr	r3, [pc, #20]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bd4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bd50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd56:	4a02      	ldr	r2, [pc, #8]	; (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bd58:	430b      	orrs	r3, r1
 800bd5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bd5c:	e006      	b.n	800bd6c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800bd5e:	bf00      	nop
 800bd60:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd64:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bd68:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bd6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd74:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800bd78:	66bb      	str	r3, [r7, #104]	; 0x68
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bd7e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800bd82:	460b      	mov	r3, r1
 800bd84:	4313      	orrs	r3, r2
 800bd86:	d00c      	beq.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bd88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd8c:	3328      	adds	r3, #40	; 0x28
 800bd8e:	2102      	movs	r1, #2
 800bd90:	4618      	mov	r0, r3
 800bd92:	f001 fc4b 	bl	800d62c <RCCEx_PLL3_Config>
 800bd96:	4603      	mov	r3, r0
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d002      	beq.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bda2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdaa:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800bdae:	663b      	str	r3, [r7, #96]	; 0x60
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	667b      	str	r3, [r7, #100]	; 0x64
 800bdb4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800bdb8:	460b      	mov	r3, r1
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	d038      	beq.n	800be30 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800bdbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bdc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bdc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bdca:	d018      	beq.n	800bdfe <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800bdcc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bdd0:	d811      	bhi.n	800bdf6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800bdd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bdd6:	d014      	beq.n	800be02 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800bdd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bddc:	d80b      	bhi.n	800bdf6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d011      	beq.n	800be06 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800bde2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bde6:	d106      	bne.n	800bdf6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bde8:	4bc3      	ldr	r3, [pc, #780]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bdea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdec:	4ac2      	ldr	r2, [pc, #776]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bdee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bdf2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800bdf4:	e008      	b.n	800be08 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bdfc:	e004      	b.n	800be08 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800bdfe:	bf00      	nop
 800be00:	e002      	b.n	800be08 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800be02:	bf00      	nop
 800be04:	e000      	b.n	800be08 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800be06:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be08:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d10b      	bne.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800be10:	4bb9      	ldr	r3, [pc, #740]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be14:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800be18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800be20:	4ab5      	ldr	r2, [pc, #724]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be22:	430b      	orrs	r3, r1
 800be24:	6553      	str	r3, [r2, #84]	; 0x54
 800be26:	e003      	b.n	800be30 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be28:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800be2c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800be30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be38:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800be3c:	65bb      	str	r3, [r7, #88]	; 0x58
 800be3e:	2300      	movs	r3, #0
 800be40:	65fb      	str	r3, [r7, #92]	; 0x5c
 800be42:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800be46:	460b      	mov	r3, r1
 800be48:	4313      	orrs	r3, r2
 800be4a:	d009      	beq.n	800be60 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800be4c:	4baa      	ldr	r3, [pc, #680]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be50:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800be54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be5a:	4aa7      	ldr	r2, [pc, #668]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be5c:	430b      	orrs	r3, r1
 800be5e:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800be60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be68:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800be6c:	653b      	str	r3, [r7, #80]	; 0x50
 800be6e:	2300      	movs	r3, #0
 800be70:	657b      	str	r3, [r7, #84]	; 0x54
 800be72:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800be76:	460b      	mov	r3, r1
 800be78:	4313      	orrs	r3, r2
 800be7a:	d00a      	beq.n	800be92 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800be7c:	4b9e      	ldr	r3, [pc, #632]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be7e:	691b      	ldr	r3, [r3, #16]
 800be80:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800be84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be88:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800be8c:	4a9a      	ldr	r2, [pc, #616]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be8e:	430b      	orrs	r3, r1
 800be90:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800be92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be9a:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800be9e:	64bb      	str	r3, [r7, #72]	; 0x48
 800bea0:	2300      	movs	r3, #0
 800bea2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bea4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800bea8:	460b      	mov	r3, r1
 800beaa:	4313      	orrs	r3, r2
 800beac:	d009      	beq.n	800bec2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800beae:	4b92      	ldr	r3, [pc, #584]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800beb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800beb2:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800beb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800beba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bebc:	4a8e      	ldr	r2, [pc, #568]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bebe:	430b      	orrs	r3, r1
 800bec0:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800bec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beca:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800bece:	643b      	str	r3, [r7, #64]	; 0x40
 800bed0:	2300      	movs	r3, #0
 800bed2:	647b      	str	r3, [r7, #68]	; 0x44
 800bed4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800bed8:	460b      	mov	r3, r1
 800beda:	4313      	orrs	r3, r2
 800bedc:	d00e      	beq.n	800befc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bede:	4b86      	ldr	r3, [pc, #536]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bee0:	691b      	ldr	r3, [r3, #16]
 800bee2:	4a85      	ldr	r2, [pc, #532]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bee4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bee8:	6113      	str	r3, [r2, #16]
 800beea:	4b83      	ldr	r3, [pc, #524]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800beec:	6919      	ldr	r1, [r3, #16]
 800beee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bef2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800bef6:	4a80      	ldr	r2, [pc, #512]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bef8:	430b      	orrs	r3, r1
 800befa:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800befc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf04:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800bf08:	63bb      	str	r3, [r7, #56]	; 0x38
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf0e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800bf12:	460b      	mov	r3, r1
 800bf14:	4313      	orrs	r3, r2
 800bf16:	d009      	beq.n	800bf2c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800bf18:	4b77      	ldr	r3, [pc, #476]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bf1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf1c:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800bf20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf26:	4a74      	ldr	r2, [pc, #464]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bf28:	430b      	orrs	r3, r1
 800bf2a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bf2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf34:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800bf38:	633b      	str	r3, [r7, #48]	; 0x30
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	637b      	str	r3, [r7, #52]	; 0x34
 800bf3e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800bf42:	460b      	mov	r3, r1
 800bf44:	4313      	orrs	r3, r2
 800bf46:	d00a      	beq.n	800bf5e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bf48:	4b6b      	ldr	r3, [pc, #428]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bf4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf4c:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800bf50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bf58:	4a67      	ldr	r2, [pc, #412]	; (800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bf5a:	430b      	orrs	r3, r1
 800bf5c:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800bf5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf66:	2100      	movs	r1, #0
 800bf68:	62b9      	str	r1, [r7, #40]	; 0x28
 800bf6a:	f003 0301 	and.w	r3, r3, #1
 800bf6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bf70:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800bf74:	460b      	mov	r3, r1
 800bf76:	4313      	orrs	r3, r2
 800bf78:	d011      	beq.n	800bf9e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bf7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf7e:	3308      	adds	r3, #8
 800bf80:	2100      	movs	r1, #0
 800bf82:	4618      	mov	r0, r3
 800bf84:	f001 faa0 	bl	800d4c8 <RCCEx_PLL2_Config>
 800bf88:	4603      	mov	r3, r0
 800bf8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bf8e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d003      	beq.n	800bf9e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf96:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bf9a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800bf9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfa6:	2100      	movs	r1, #0
 800bfa8:	6239      	str	r1, [r7, #32]
 800bfaa:	f003 0302 	and.w	r3, r3, #2
 800bfae:	627b      	str	r3, [r7, #36]	; 0x24
 800bfb0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800bfb4:	460b      	mov	r3, r1
 800bfb6:	4313      	orrs	r3, r2
 800bfb8:	d011      	beq.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bfba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfbe:	3308      	adds	r3, #8
 800bfc0:	2101      	movs	r1, #1
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	f001 fa80 	bl	800d4c8 <RCCEx_PLL2_Config>
 800bfc8:	4603      	mov	r3, r0
 800bfca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bfce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d003      	beq.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfd6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bfda:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800bfde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe6:	2100      	movs	r1, #0
 800bfe8:	61b9      	str	r1, [r7, #24]
 800bfea:	f003 0304 	and.w	r3, r3, #4
 800bfee:	61fb      	str	r3, [r7, #28]
 800bff0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800bff4:	460b      	mov	r3, r1
 800bff6:	4313      	orrs	r3, r2
 800bff8:	d011      	beq.n	800c01e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bffe:	3308      	adds	r3, #8
 800c000:	2102      	movs	r1, #2
 800c002:	4618      	mov	r0, r3
 800c004:	f001 fa60 	bl	800d4c8 <RCCEx_PLL2_Config>
 800c008:	4603      	mov	r3, r0
 800c00a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c00e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c012:	2b00      	cmp	r3, #0
 800c014:	d003      	beq.n	800c01e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c016:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c01a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c01e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c026:	2100      	movs	r1, #0
 800c028:	6139      	str	r1, [r7, #16]
 800c02a:	f003 0308 	and.w	r3, r3, #8
 800c02e:	617b      	str	r3, [r7, #20]
 800c030:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c034:	460b      	mov	r3, r1
 800c036:	4313      	orrs	r3, r2
 800c038:	d011      	beq.n	800c05e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c03a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c03e:	3328      	adds	r3, #40	; 0x28
 800c040:	2100      	movs	r1, #0
 800c042:	4618      	mov	r0, r3
 800c044:	f001 faf2 	bl	800d62c <RCCEx_PLL3_Config>
 800c048:	4603      	mov	r3, r0
 800c04a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800c04e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c052:	2b00      	cmp	r3, #0
 800c054:	d003      	beq.n	800c05e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c056:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c05a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c05e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c066:	2100      	movs	r1, #0
 800c068:	60b9      	str	r1, [r7, #8]
 800c06a:	f003 0310 	and.w	r3, r3, #16
 800c06e:	60fb      	str	r3, [r7, #12]
 800c070:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c074:	460b      	mov	r3, r1
 800c076:	4313      	orrs	r3, r2
 800c078:	d011      	beq.n	800c09e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c07a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c07e:	3328      	adds	r3, #40	; 0x28
 800c080:	2101      	movs	r1, #1
 800c082:	4618      	mov	r0, r3
 800c084:	f001 fad2 	bl	800d62c <RCCEx_PLL3_Config>
 800c088:	4603      	mov	r3, r0
 800c08a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c08e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c092:	2b00      	cmp	r3, #0
 800c094:	d003      	beq.n	800c09e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c096:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c09a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c09e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a6:	2100      	movs	r1, #0
 800c0a8:	6039      	str	r1, [r7, #0]
 800c0aa:	f003 0320 	and.w	r3, r3, #32
 800c0ae:	607b      	str	r3, [r7, #4]
 800c0b0:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c0b4:	460b      	mov	r3, r1
 800c0b6:	4313      	orrs	r3, r2
 800c0b8:	d011      	beq.n	800c0de <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c0ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c0be:	3328      	adds	r3, #40	; 0x28
 800c0c0:	2102      	movs	r1, #2
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	f001 fab2 	bl	800d62c <RCCEx_PLL3_Config>
 800c0c8:	4603      	mov	r3, r0
 800c0ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c0ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d003      	beq.n	800c0de <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c0da:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800c0de:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d101      	bne.n	800c0ea <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	e000      	b.n	800c0ec <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c0ea:	2301      	movs	r3, #1
}
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c0f8:	58024400 	.word	0x58024400

0800c0fc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b090      	sub	sp, #64	; 0x40
 800c100:	af00      	add	r7, sp, #0
 800c102:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c106:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c10a:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800c10e:	430b      	orrs	r3, r1
 800c110:	f040 8094 	bne.w	800c23c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c114:	4b9e      	ldr	r3, [pc, #632]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c118:	f003 0307 	and.w	r3, r3, #7
 800c11c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c120:	2b04      	cmp	r3, #4
 800c122:	f200 8087 	bhi.w	800c234 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800c126:	a201      	add	r2, pc, #4	; (adr r2, 800c12c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800c128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c12c:	0800c141 	.word	0x0800c141
 800c130:	0800c169 	.word	0x0800c169
 800c134:	0800c191 	.word	0x0800c191
 800c138:	0800c22d 	.word	0x0800c22d
 800c13c:	0800c1b9 	.word	0x0800c1b9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c140:	4b93      	ldr	r3, [pc, #588]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c148:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c14c:	d108      	bne.n	800c160 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c14e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c152:	4618      	mov	r0, r3
 800c154:	f001 f810 	bl	800d178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c15a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c15c:	f000 bd45 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c160:	2300      	movs	r3, #0
 800c162:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c164:	f000 bd41 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c168:	4b89      	ldr	r3, [pc, #548]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c170:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c174:	d108      	bne.n	800c188 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c176:	f107 0318 	add.w	r3, r7, #24
 800c17a:	4618      	mov	r0, r3
 800c17c:	f000 fd54 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c180:	69bb      	ldr	r3, [r7, #24]
 800c182:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c184:	f000 bd31 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c188:	2300      	movs	r3, #0
 800c18a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c18c:	f000 bd2d 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c190:	4b7f      	ldr	r3, [pc, #508]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c198:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c19c:	d108      	bne.n	800c1b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c19e:	f107 030c 	add.w	r3, r7, #12
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	f000 fe94 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1ac:	f000 bd1d 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1b4:	f000 bd19 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c1b8:	4b75      	ldr	r3, [pc, #468]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c1ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c1c0:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c1c2:	4b73      	ldr	r3, [pc, #460]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	f003 0304 	and.w	r3, r3, #4
 800c1ca:	2b04      	cmp	r3, #4
 800c1cc:	d10c      	bne.n	800c1e8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800c1ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d109      	bne.n	800c1e8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1d4:	4b6e      	ldr	r3, [pc, #440]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	08db      	lsrs	r3, r3, #3
 800c1da:	f003 0303 	and.w	r3, r3, #3
 800c1de:	4a6d      	ldr	r2, [pc, #436]	; (800c394 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c1e0:	fa22 f303 	lsr.w	r3, r2, r3
 800c1e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c1e6:	e01f      	b.n	800c228 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c1e8:	4b69      	ldr	r3, [pc, #420]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c1f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1f4:	d106      	bne.n	800c204 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800c1f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c1fc:	d102      	bne.n	800c204 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c1fe:	4b66      	ldr	r3, [pc, #408]	; (800c398 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c200:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c202:	e011      	b.n	800c228 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c204:	4b62      	ldr	r3, [pc, #392]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c20c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c210:	d106      	bne.n	800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800c212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c214:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c218:	d102      	bne.n	800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c21a:	4b60      	ldr	r3, [pc, #384]	; (800c39c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c21c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c21e:	e003      	b.n	800c228 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c220:	2300      	movs	r3, #0
 800c222:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c224:	f000 bce1 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c228:	f000 bcdf 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c22c:	4b5c      	ldr	r3, [pc, #368]	; (800c3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c22e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c230:	f000 bcdb 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c234:	2300      	movs	r3, #0
 800c236:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c238:	f000 bcd7 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c23c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c240:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800c244:	430b      	orrs	r3, r1
 800c246:	f040 80ad 	bne.w	800c3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c24a:	4b51      	ldr	r3, [pc, #324]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c24c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c24e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800c252:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c256:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c25a:	d056      	beq.n	800c30a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800c25c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c25e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c262:	f200 8090 	bhi.w	800c386 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c268:	2bc0      	cmp	r3, #192	; 0xc0
 800c26a:	f000 8088 	beq.w	800c37e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800c26e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c270:	2bc0      	cmp	r3, #192	; 0xc0
 800c272:	f200 8088 	bhi.w	800c386 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c278:	2b80      	cmp	r3, #128	; 0x80
 800c27a:	d032      	beq.n	800c2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800c27c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c27e:	2b80      	cmp	r3, #128	; 0x80
 800c280:	f200 8081 	bhi.w	800c386 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c286:	2b00      	cmp	r3, #0
 800c288:	d003      	beq.n	800c292 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800c28a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c28c:	2b40      	cmp	r3, #64	; 0x40
 800c28e:	d014      	beq.n	800c2ba <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800c290:	e079      	b.n	800c386 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c292:	4b3f      	ldr	r3, [pc, #252]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c29a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c29e:	d108      	bne.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c2a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	f000 ff67 	bl	800d178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c2aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2ae:	f000 bc9c 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2b6:	f000 bc98 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c2ba:	4b35      	ldr	r3, [pc, #212]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c2c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c2c6:	d108      	bne.n	800c2da <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2c8:	f107 0318 	add.w	r3, r7, #24
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	f000 fcab 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c2d2:	69bb      	ldr	r3, [r7, #24]
 800c2d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2d6:	f000 bc88 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c2da:	2300      	movs	r3, #0
 800c2dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2de:	f000 bc84 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c2e2:	4b2b      	ldr	r3, [pc, #172]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c2ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c2ee:	d108      	bne.n	800c302 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c2f0:	f107 030c 	add.w	r3, r7, #12
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	f000 fdeb 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2fe:	f000 bc74 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c302:	2300      	movs	r3, #0
 800c304:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c306:	f000 bc70 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c30a:	4b21      	ldr	r3, [pc, #132]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c30c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c30e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c312:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c314:	4b1e      	ldr	r3, [pc, #120]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f003 0304 	and.w	r3, r3, #4
 800c31c:	2b04      	cmp	r3, #4
 800c31e:	d10c      	bne.n	800c33a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800c320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c322:	2b00      	cmp	r3, #0
 800c324:	d109      	bne.n	800c33a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c326:	4b1a      	ldr	r3, [pc, #104]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	08db      	lsrs	r3, r3, #3
 800c32c:	f003 0303 	and.w	r3, r3, #3
 800c330:	4a18      	ldr	r2, [pc, #96]	; (800c394 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c332:	fa22 f303 	lsr.w	r3, r2, r3
 800c336:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c338:	e01f      	b.n	800c37a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c33a:	4b15      	ldr	r3, [pc, #84]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c342:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c346:	d106      	bne.n	800c356 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800c348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c34a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c34e:	d102      	bne.n	800c356 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c350:	4b11      	ldr	r3, [pc, #68]	; (800c398 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c352:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c354:	e011      	b.n	800c37a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c356:	4b0e      	ldr	r3, [pc, #56]	; (800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c35e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c362:	d106      	bne.n	800c372 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800c364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c366:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c36a:	d102      	bne.n	800c372 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c36c:	4b0b      	ldr	r3, [pc, #44]	; (800c39c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c36e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c370:	e003      	b.n	800c37a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c372:	2300      	movs	r3, #0
 800c374:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c376:	f000 bc38 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c37a:	f000 bc36 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c37e:	4b08      	ldr	r3, [pc, #32]	; (800c3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c380:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c382:	f000 bc32 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c386:	2300      	movs	r3, #0
 800c388:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c38a:	f000 bc2e 	b.w	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c38e:	bf00      	nop
 800c390:	58024400 	.word	0x58024400
 800c394:	03d09000 	.word	0x03d09000
 800c398:	003d0900 	.word	0x003d0900
 800c39c:	00989680 	.word	0x00989680
 800c3a0:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c3a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c3a8:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800c3ac:	430b      	orrs	r3, r1
 800c3ae:	f040 809c 	bne.w	800c4ea <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c3b2:	4b9e      	ldr	r3, [pc, #632]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c3b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3b6:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800c3ba:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c3bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c3c2:	d054      	beq.n	800c46e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800c3c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c3ca:	f200 808b 	bhi.w	800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c3ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3d0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c3d4:	f000 8083 	beq.w	800c4de <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800c3d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3da:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c3de:	f200 8081 	bhi.w	800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c3e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c3e8:	d02f      	beq.n	800c44a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800c3ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c3f0:	d878      	bhi.n	800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c3f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d004      	beq.n	800c402 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800c3f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c3fe:	d012      	beq.n	800c426 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c400:	e070      	b.n	800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c402:	4b8a      	ldr	r3, [pc, #552]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c40a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c40e:	d107      	bne.n	800c420 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c414:	4618      	mov	r0, r3
 800c416:	f000 feaf 	bl	800d178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c41c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c41e:	e3e4      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c420:	2300      	movs	r3, #0
 800c422:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c424:	e3e1      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c426:	4b81      	ldr	r3, [pc, #516]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c42e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c432:	d107      	bne.n	800c444 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c434:	f107 0318 	add.w	r3, r7, #24
 800c438:	4618      	mov	r0, r3
 800c43a:	f000 fbf5 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c43e:	69bb      	ldr	r3, [r7, #24]
 800c440:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c442:	e3d2      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c444:	2300      	movs	r3, #0
 800c446:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c448:	e3cf      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c44a:	4b78      	ldr	r3, [pc, #480]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c452:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c456:	d107      	bne.n	800c468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c458:	f107 030c 	add.w	r3, r7, #12
 800c45c:	4618      	mov	r0, r3
 800c45e:	f000 fd37 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c466:	e3c0      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c468:	2300      	movs	r3, #0
 800c46a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c46c:	e3bd      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c46e:	4b6f      	ldr	r3, [pc, #444]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c472:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c476:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c478:	4b6c      	ldr	r3, [pc, #432]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	f003 0304 	and.w	r3, r3, #4
 800c480:	2b04      	cmp	r3, #4
 800c482:	d10c      	bne.n	800c49e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800c484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c486:	2b00      	cmp	r3, #0
 800c488:	d109      	bne.n	800c49e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c48a:	4b68      	ldr	r3, [pc, #416]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	08db      	lsrs	r3, r3, #3
 800c490:	f003 0303 	and.w	r3, r3, #3
 800c494:	4a66      	ldr	r2, [pc, #408]	; (800c630 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c496:	fa22 f303 	lsr.w	r3, r2, r3
 800c49a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c49c:	e01e      	b.n	800c4dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c49e:	4b63      	ldr	r3, [pc, #396]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c4a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c4aa:	d106      	bne.n	800c4ba <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800c4ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c4b2:	d102      	bne.n	800c4ba <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c4b4:	4b5f      	ldr	r3, [pc, #380]	; (800c634 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c4b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4b8:	e010      	b.n	800c4dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c4ba:	4b5c      	ldr	r3, [pc, #368]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c4c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c4c6:	d106      	bne.n	800c4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800c4c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4ce:	d102      	bne.n	800c4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c4d0:	4b59      	ldr	r3, [pc, #356]	; (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c4d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4d4:	e002      	b.n	800c4dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c4da:	e386      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c4dc:	e385      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c4de:	4b57      	ldr	r3, [pc, #348]	; (800c63c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c4e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4e2:	e382      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4e8:	e37f      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c4ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c4ee:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800c4f2:	430b      	orrs	r3, r1
 800c4f4:	f040 80a7 	bne.w	800c646 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c4f8:	4b4c      	ldr	r3, [pc, #304]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c4fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c4fc:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800c500:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c504:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c508:	d055      	beq.n	800c5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800c50a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c50c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c510:	f200 8096 	bhi.w	800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c516:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c51a:	f000 8084 	beq.w	800c626 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800c51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c520:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c524:	f200 808c 	bhi.w	800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c52a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c52e:	d030      	beq.n	800c592 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800c530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c532:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c536:	f200 8083 	bhi.w	800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c53a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d004      	beq.n	800c54a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c542:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c546:	d012      	beq.n	800c56e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800c548:	e07a      	b.n	800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c54a:	4b38      	ldr	r3, [pc, #224]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c552:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c556:	d107      	bne.n	800c568 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c558:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c55c:	4618      	mov	r0, r3
 800c55e:	f000 fe0b 	bl	800d178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c564:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c566:	e340      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c568:	2300      	movs	r3, #0
 800c56a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c56c:	e33d      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c56e:	4b2f      	ldr	r3, [pc, #188]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c576:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c57a:	d107      	bne.n	800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c57c:	f107 0318 	add.w	r3, r7, #24
 800c580:	4618      	mov	r0, r3
 800c582:	f000 fb51 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c586:	69bb      	ldr	r3, [r7, #24]
 800c588:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c58a:	e32e      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c58c:	2300      	movs	r3, #0
 800c58e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c590:	e32b      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c592:	4b26      	ldr	r3, [pc, #152]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c59a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c59e:	d107      	bne.n	800c5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c5a0:	f107 030c 	add.w	r3, r7, #12
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f000 fc93 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5ae:	e31c      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c5b4:	e319      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c5b6:	4b1d      	ldr	r3, [pc, #116]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c5b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c5be:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c5c0:	4b1a      	ldr	r3, [pc, #104]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f003 0304 	and.w	r3, r3, #4
 800c5c8:	2b04      	cmp	r3, #4
 800c5ca:	d10c      	bne.n	800c5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800c5cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d109      	bne.n	800c5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c5d2:	4b16      	ldr	r3, [pc, #88]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	08db      	lsrs	r3, r3, #3
 800c5d8:	f003 0303 	and.w	r3, r3, #3
 800c5dc:	4a14      	ldr	r2, [pc, #80]	; (800c630 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c5de:	fa22 f303 	lsr.w	r3, r2, r3
 800c5e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c5e4:	e01e      	b.n	800c624 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c5e6:	4b11      	ldr	r3, [pc, #68]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c5ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c5f2:	d106      	bne.n	800c602 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800c5f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c5fa:	d102      	bne.n	800c602 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c5fc:	4b0d      	ldr	r3, [pc, #52]	; (800c634 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c5fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c600:	e010      	b.n	800c624 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c602:	4b0a      	ldr	r3, [pc, #40]	; (800c62c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c60a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c60e:	d106      	bne.n	800c61e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800c610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c612:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c616:	d102      	bne.n	800c61e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c618:	4b07      	ldr	r3, [pc, #28]	; (800c638 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c61a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c61c:	e002      	b.n	800c624 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c61e:	2300      	movs	r3, #0
 800c620:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c622:	e2e2      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c624:	e2e1      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c626:	4b05      	ldr	r3, [pc, #20]	; (800c63c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c628:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c62a:	e2de      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c62c:	58024400 	.word	0x58024400
 800c630:	03d09000 	.word	0x03d09000
 800c634:	003d0900 	.word	0x003d0900
 800c638:	00989680 	.word	0x00989680
 800c63c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800c640:	2300      	movs	r3, #0
 800c642:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c644:	e2d1      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c646:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c64a:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800c64e:	430b      	orrs	r3, r1
 800c650:	f040 809c 	bne.w	800c78c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c654:	4b93      	ldr	r3, [pc, #588]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c656:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c658:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800c65c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c65e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c660:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c664:	d054      	beq.n	800c710 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c668:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c66c:	f200 808b 	bhi.w	800c786 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c672:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c676:	f000 8083 	beq.w	800c780 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800c67a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c67c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c680:	f200 8081 	bhi.w	800c786 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c686:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c68a:	d02f      	beq.n	800c6ec <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800c68c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c68e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c692:	d878      	bhi.n	800c786 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c696:	2b00      	cmp	r3, #0
 800c698:	d004      	beq.n	800c6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800c69a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c69c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c6a0:	d012      	beq.n	800c6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800c6a2:	e070      	b.n	800c786 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c6a4:	4b7f      	ldr	r3, [pc, #508]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c6ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c6b0:	d107      	bne.n	800c6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c6b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f000 fd5e 	bl	800d178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c6bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6c0:	e293      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6c6:	e290      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c6c8:	4b76      	ldr	r3, [pc, #472]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c6d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c6d4:	d107      	bne.n	800c6e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c6d6:	f107 0318 	add.w	r3, r7, #24
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f000 faa4 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c6e0:	69bb      	ldr	r3, [r7, #24]
 800c6e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6e4:	e281      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6ea:	e27e      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c6ec:	4b6d      	ldr	r3, [pc, #436]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c6f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c6f8:	d107      	bne.n	800c70a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c6fa:	f107 030c 	add.w	r3, r7, #12
 800c6fe:	4618      	mov	r0, r3
 800c700:	f000 fbe6 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c708:	e26f      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c70a:	2300      	movs	r3, #0
 800c70c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c70e:	e26c      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c710:	4b64      	ldr	r3, [pc, #400]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c712:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c714:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c718:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c71a:	4b62      	ldr	r3, [pc, #392]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	f003 0304 	and.w	r3, r3, #4
 800c722:	2b04      	cmp	r3, #4
 800c724:	d10c      	bne.n	800c740 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800c726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d109      	bne.n	800c740 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c72c:	4b5d      	ldr	r3, [pc, #372]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	08db      	lsrs	r3, r3, #3
 800c732:	f003 0303 	and.w	r3, r3, #3
 800c736:	4a5c      	ldr	r2, [pc, #368]	; (800c8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c738:	fa22 f303 	lsr.w	r3, r2, r3
 800c73c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c73e:	e01e      	b.n	800c77e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c740:	4b58      	ldr	r3, [pc, #352]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c748:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c74c:	d106      	bne.n	800c75c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800c74e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c750:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c754:	d102      	bne.n	800c75c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c756:	4b55      	ldr	r3, [pc, #340]	; (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c758:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c75a:	e010      	b.n	800c77e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c75c:	4b51      	ldr	r3, [pc, #324]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c764:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c768:	d106      	bne.n	800c778 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800c76a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c76c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c770:	d102      	bne.n	800c778 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c772:	4b4f      	ldr	r3, [pc, #316]	; (800c8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c774:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c776:	e002      	b.n	800c77e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c778:	2300      	movs	r3, #0
 800c77a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c77c:	e235      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c77e:	e234      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c780:	4b4c      	ldr	r3, [pc, #304]	; (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800c782:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c784:	e231      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c786:	2300      	movs	r3, #0
 800c788:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c78a:	e22e      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c78c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c790:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800c794:	430b      	orrs	r3, r1
 800c796:	f040 808f 	bne.w	800c8b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c79a:	4b42      	ldr	r3, [pc, #264]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c79c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c79e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c7a2:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800c7a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7a6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c7aa:	d06b      	beq.n	800c884 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800c7ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c7b2:	d874      	bhi.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c7b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c7ba:	d056      	beq.n	800c86a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800c7bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c7c2:	d86c      	bhi.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c7c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7c6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c7ca:	d03b      	beq.n	800c844 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800c7cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7ce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c7d2:	d864      	bhi.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c7d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c7da:	d021      	beq.n	800c820 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800c7dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c7e2:	d85c      	bhi.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c7e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d004      	beq.n	800c7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800c7ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c7f0:	d004      	beq.n	800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800c7f2:	e054      	b.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c7f4:	f7fe fa30 	bl	800ac58 <HAL_RCC_GetPCLK1Freq>
 800c7f8:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c7fa:	e1f6      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c7fc:	4b29      	ldr	r3, [pc, #164]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c804:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c808:	d107      	bne.n	800c81a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c80a:	f107 0318 	add.w	r3, r7, #24
 800c80e:	4618      	mov	r0, r3
 800c810:	f000 fa0a 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c814:	69fb      	ldr	r3, [r7, #28]
 800c816:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c818:	e1e7      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c81a:	2300      	movs	r3, #0
 800c81c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c81e:	e1e4      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c820:	4b20      	ldr	r3, [pc, #128]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c828:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c82c:	d107      	bne.n	800c83e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c82e:	f107 030c 	add.w	r3, r7, #12
 800c832:	4618      	mov	r0, r3
 800c834:	f000 fb4c 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c838:	693b      	ldr	r3, [r7, #16]
 800c83a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c83c:	e1d5      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c83e:	2300      	movs	r3, #0
 800c840:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c842:	e1d2      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c844:	4b17      	ldr	r3, [pc, #92]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	f003 0304 	and.w	r3, r3, #4
 800c84c:	2b04      	cmp	r3, #4
 800c84e:	d109      	bne.n	800c864 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c850:	4b14      	ldr	r3, [pc, #80]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	08db      	lsrs	r3, r3, #3
 800c856:	f003 0303 	and.w	r3, r3, #3
 800c85a:	4a13      	ldr	r2, [pc, #76]	; (800c8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c85c:	fa22 f303 	lsr.w	r3, r2, r3
 800c860:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c862:	e1c2      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c864:	2300      	movs	r3, #0
 800c866:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c868:	e1bf      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c86a:	4b0e      	ldr	r3, [pc, #56]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c872:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c876:	d102      	bne.n	800c87e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800c878:	4b0c      	ldr	r3, [pc, #48]	; (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c87a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c87c:	e1b5      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c87e:	2300      	movs	r3, #0
 800c880:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c882:	e1b2      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c884:	4b07      	ldr	r3, [pc, #28]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c88c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c890:	d102      	bne.n	800c898 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800c892:	4b07      	ldr	r3, [pc, #28]	; (800c8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c894:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c896:	e1a8      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c898:	2300      	movs	r3, #0
 800c89a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c89c:	e1a5      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c89e:	2300      	movs	r3, #0
 800c8a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c8a2:	e1a2      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c8a4:	58024400 	.word	0x58024400
 800c8a8:	03d09000 	.word	0x03d09000
 800c8ac:	003d0900 	.word	0x003d0900
 800c8b0:	00989680 	.word	0x00989680
 800c8b4:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c8b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c8bc:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800c8c0:	430b      	orrs	r3, r1
 800c8c2:	d173      	bne.n	800c9ac <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c8c4:	4b9c      	ldr	r3, [pc, #624]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c8c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c8cc:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c8ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c8d4:	d02f      	beq.n	800c936 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800c8d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c8dc:	d863      	bhi.n	800c9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800c8de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d004      	beq.n	800c8ee <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800c8e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c8ea:	d012      	beq.n	800c912 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800c8ec:	e05b      	b.n	800c9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c8ee:	4b92      	ldr	r3, [pc, #584]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c8f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c8fa:	d107      	bne.n	800c90c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c8fc:	f107 0318 	add.w	r3, r7, #24
 800c900:	4618      	mov	r0, r3
 800c902:	f000 f991 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c906:	69bb      	ldr	r3, [r7, #24]
 800c908:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c90a:	e16e      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c90c:	2300      	movs	r3, #0
 800c90e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c910:	e16b      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c912:	4b89      	ldr	r3, [pc, #548]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c91a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c91e:	d107      	bne.n	800c930 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c920:	f107 030c 	add.w	r3, r7, #12
 800c924:	4618      	mov	r0, r3
 800c926:	f000 fad3 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c92e:	e15c      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c930:	2300      	movs	r3, #0
 800c932:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c934:	e159      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c936:	4b80      	ldr	r3, [pc, #512]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c93a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c93e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c940:	4b7d      	ldr	r3, [pc, #500]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	f003 0304 	and.w	r3, r3, #4
 800c948:	2b04      	cmp	r3, #4
 800c94a:	d10c      	bne.n	800c966 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c94c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d109      	bne.n	800c966 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c952:	4b79      	ldr	r3, [pc, #484]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	08db      	lsrs	r3, r3, #3
 800c958:	f003 0303 	and.w	r3, r3, #3
 800c95c:	4a77      	ldr	r2, [pc, #476]	; (800cb3c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c95e:	fa22 f303 	lsr.w	r3, r2, r3
 800c962:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c964:	e01e      	b.n	800c9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c966:	4b74      	ldr	r3, [pc, #464]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c96e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c972:	d106      	bne.n	800c982 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800c974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c976:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c97a:	d102      	bne.n	800c982 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c97c:	4b70      	ldr	r3, [pc, #448]	; (800cb40 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c97e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c980:	e010      	b.n	800c9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c982:	4b6d      	ldr	r3, [pc, #436]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c98a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c98e:	d106      	bne.n	800c99e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800c990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c992:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c996:	d102      	bne.n	800c99e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c998:	4b6a      	ldr	r3, [pc, #424]	; (800cb44 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c99a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c99c:	e002      	b.n	800c9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c9a2:	e122      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c9a4:	e121      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c9aa:	e11e      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c9ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c9b0:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800c9b4:	430b      	orrs	r3, r1
 800c9b6:	d133      	bne.n	800ca20 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c9b8:	4b5f      	ldr	r3, [pc, #380]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c9ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c9bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c9c0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c9c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d004      	beq.n	800c9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c9c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c9ce:	d012      	beq.n	800c9f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800c9d0:	e023      	b.n	800ca1a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c9d2:	4b59      	ldr	r3, [pc, #356]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c9da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c9de:	d107      	bne.n	800c9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c9e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	f000 fbc7 	bl	800d178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c9ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c9ee:	e0fc      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c9f4:	e0f9      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c9f6:	4b50      	ldr	r3, [pc, #320]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c9fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ca02:	d107      	bne.n	800ca14 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ca04:	f107 0318 	add.w	r3, r7, #24
 800ca08:	4618      	mov	r0, r3
 800ca0a:	f000 f90d 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ca0e:	6a3b      	ldr	r3, [r7, #32]
 800ca10:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca12:	e0ea      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca14:	2300      	movs	r3, #0
 800ca16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca18:	e0e7      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca1e:	e0e4      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800ca20:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca24:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800ca28:	430b      	orrs	r3, r1
 800ca2a:	f040 808d 	bne.w	800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800ca2e:	4b42      	ldr	r3, [pc, #264]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ca32:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800ca36:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800ca38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ca3e:	d06b      	beq.n	800cb18 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800ca40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ca46:	d874      	bhi.n	800cb32 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ca48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca4e:	d056      	beq.n	800cafe <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800ca50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca56:	d86c      	bhi.n	800cb32 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ca58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca5a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ca5e:	d03b      	beq.n	800cad8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800ca60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca62:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ca66:	d864      	bhi.n	800cb32 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ca68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ca6e:	d021      	beq.n	800cab4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800ca70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ca76:	d85c      	bhi.n	800cb32 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ca78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d004      	beq.n	800ca88 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800ca7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ca84:	d004      	beq.n	800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800ca86:	e054      	b.n	800cb32 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800ca88:	f000 f8b8 	bl	800cbfc <HAL_RCCEx_GetD3PCLK1Freq>
 800ca8c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ca8e:	e0ac      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ca90:	4b29      	ldr	r3, [pc, #164]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ca98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ca9c:	d107      	bne.n	800caae <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ca9e:	f107 0318 	add.w	r3, r7, #24
 800caa2:	4618      	mov	r0, r3
 800caa4:	f000 f8c0 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800caa8:	69fb      	ldr	r3, [r7, #28]
 800caaa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800caac:	e09d      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800caae:	2300      	movs	r3, #0
 800cab0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cab2:	e09a      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cab4:	4b20      	ldr	r3, [pc, #128]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cabc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cac0:	d107      	bne.n	800cad2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cac2:	f107 030c 	add.w	r3, r7, #12
 800cac6:	4618      	mov	r0, r3
 800cac8:	f000 fa02 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cad0:	e08b      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cad2:	2300      	movs	r3, #0
 800cad4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cad6:	e088      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cad8:	4b17      	ldr	r3, [pc, #92]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	f003 0304 	and.w	r3, r3, #4
 800cae0:	2b04      	cmp	r3, #4
 800cae2:	d109      	bne.n	800caf8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cae4:	4b14      	ldr	r3, [pc, #80]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	08db      	lsrs	r3, r3, #3
 800caea:	f003 0303 	and.w	r3, r3, #3
 800caee:	4a13      	ldr	r2, [pc, #76]	; (800cb3c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800caf0:	fa22 f303 	lsr.w	r3, r2, r3
 800caf4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800caf6:	e078      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800caf8:	2300      	movs	r3, #0
 800cafa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cafc:	e075      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800cafe:	4b0e      	ldr	r3, [pc, #56]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cb0a:	d102      	bne.n	800cb12 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800cb0c:	4b0c      	ldr	r3, [pc, #48]	; (800cb40 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800cb0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb10:	e06b      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb12:	2300      	movs	r3, #0
 800cb14:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb16:	e068      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cb18:	4b07      	ldr	r3, [pc, #28]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cb20:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cb24:	d102      	bne.n	800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800cb26:	4b07      	ldr	r3, [pc, #28]	; (800cb44 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800cb28:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb2a:	e05e      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb30:	e05b      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800cb32:	2300      	movs	r3, #0
 800cb34:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb36:	e058      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cb38:	58024400 	.word	0x58024400
 800cb3c:	03d09000 	.word	0x03d09000
 800cb40:	003d0900 	.word	0x003d0900
 800cb44:	00989680 	.word	0x00989680
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800cb48:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb4c:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800cb50:	430b      	orrs	r3, r1
 800cb52:	d148      	bne.n	800cbe6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800cb54:	4b27      	ldr	r3, [pc, #156]	; (800cbf4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cb56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cb5c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cb5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cb64:	d02a      	beq.n	800cbbc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800cb66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cb6c:	d838      	bhi.n	800cbe0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800cb6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d004      	beq.n	800cb7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800cb74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cb7a:	d00d      	beq.n	800cb98 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800cb7c:	e030      	b.n	800cbe0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cb7e:	4b1d      	ldr	r3, [pc, #116]	; (800cbf4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cb86:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cb8a:	d102      	bne.n	800cb92 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800cb8c:	4b1a      	ldr	r3, [pc, #104]	; (800cbf8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800cb8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb90:	e02b      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb92:	2300      	movs	r3, #0
 800cb94:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb96:	e028      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cb98:	4b16      	ldr	r3, [pc, #88]	; (800cbf4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cba0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cba4:	d107      	bne.n	800cbb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cba6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cbaa:	4618      	mov	r0, r3
 800cbac:	f000 fae4 	bl	800d178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cbb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbb4:	e019      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cbba:	e016      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cbbc:	4b0d      	ldr	r3, [pc, #52]	; (800cbf4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cbc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cbc8:	d107      	bne.n	800cbda <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cbca:	f107 0318 	add.w	r3, r7, #24
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f000 f82a 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cbd4:	69fb      	ldr	r3, [r7, #28]
 800cbd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbd8:	e007      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cbde:	e004      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cbe4:	e001      	b.n	800cbea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800cbea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800cbec:	4618      	mov	r0, r3
 800cbee:	3740      	adds	r7, #64	; 0x40
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	bd80      	pop	{r7, pc}
 800cbf4:	58024400 	.word	0x58024400
 800cbf8:	00989680 	.word	0x00989680

0800cbfc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800cc00:	f7fd fffa 	bl	800abf8 <HAL_RCC_GetHCLKFreq>
 800cc04:	4602      	mov	r2, r0
 800cc06:	4b06      	ldr	r3, [pc, #24]	; (800cc20 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800cc08:	6a1b      	ldr	r3, [r3, #32]
 800cc0a:	091b      	lsrs	r3, r3, #4
 800cc0c:	f003 0307 	and.w	r3, r3, #7
 800cc10:	4904      	ldr	r1, [pc, #16]	; (800cc24 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800cc12:	5ccb      	ldrb	r3, [r1, r3]
 800cc14:	f003 031f 	and.w	r3, r3, #31
 800cc18:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	bd80      	pop	{r7, pc}
 800cc20:	58024400 	.word	0x58024400
 800cc24:	0801f438 	.word	0x0801f438

0800cc28 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800cc28:	b480      	push	{r7}
 800cc2a:	b089      	sub	sp, #36	; 0x24
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cc30:	4ba1      	ldr	r3, [pc, #644]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc34:	f003 0303 	and.w	r3, r3, #3
 800cc38:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800cc3a:	4b9f      	ldr	r3, [pc, #636]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc3e:	0b1b      	lsrs	r3, r3, #12
 800cc40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cc44:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800cc46:	4b9c      	ldr	r3, [pc, #624]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc4a:	091b      	lsrs	r3, r3, #4
 800cc4c:	f003 0301 	and.w	r3, r3, #1
 800cc50:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800cc52:	4b99      	ldr	r3, [pc, #612]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc56:	08db      	lsrs	r3, r3, #3
 800cc58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cc5c:	693a      	ldr	r2, [r7, #16]
 800cc5e:	fb02 f303 	mul.w	r3, r2, r3
 800cc62:	ee07 3a90 	vmov	s15, r3
 800cc66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc6a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800cc6e:	697b      	ldr	r3, [r7, #20]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	f000 8111 	beq.w	800ce98 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800cc76:	69bb      	ldr	r3, [r7, #24]
 800cc78:	2b02      	cmp	r3, #2
 800cc7a:	f000 8083 	beq.w	800cd84 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800cc7e:	69bb      	ldr	r3, [r7, #24]
 800cc80:	2b02      	cmp	r3, #2
 800cc82:	f200 80a1 	bhi.w	800cdc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800cc86:	69bb      	ldr	r3, [r7, #24]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d003      	beq.n	800cc94 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800cc8c:	69bb      	ldr	r3, [r7, #24]
 800cc8e:	2b01      	cmp	r3, #1
 800cc90:	d056      	beq.n	800cd40 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800cc92:	e099      	b.n	800cdc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cc94:	4b88      	ldr	r3, [pc, #544]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	f003 0320 	and.w	r3, r3, #32
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d02d      	beq.n	800ccfc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cca0:	4b85      	ldr	r3, [pc, #532]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	08db      	lsrs	r3, r3, #3
 800cca6:	f003 0303 	and.w	r3, r3, #3
 800ccaa:	4a84      	ldr	r2, [pc, #528]	; (800cebc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800ccac:	fa22 f303 	lsr.w	r3, r2, r3
 800ccb0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ccb2:	68bb      	ldr	r3, [r7, #8]
 800ccb4:	ee07 3a90 	vmov	s15, r3
 800ccb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ccbc:	697b      	ldr	r3, [r7, #20]
 800ccbe:	ee07 3a90 	vmov	s15, r3
 800ccc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ccca:	4b7b      	ldr	r3, [pc, #492]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccd2:	ee07 3a90 	vmov	s15, r3
 800ccd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ccda:	ed97 6a03 	vldr	s12, [r7, #12]
 800ccde:	eddf 5a78 	vldr	s11, [pc, #480]	; 800cec0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cce2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cce6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ccea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ccee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ccf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ccf6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ccfa:	e087      	b.n	800ce0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ccfc:	697b      	ldr	r3, [r7, #20]
 800ccfe:	ee07 3a90 	vmov	s15, r3
 800cd02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd06:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800cec4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800cd0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd0e:	4b6a      	ldr	r3, [pc, #424]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd16:	ee07 3a90 	vmov	s15, r3
 800cd1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd1e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd22:	eddf 5a67 	vldr	s11, [pc, #412]	; 800cec0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cd26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cd32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd3e:	e065      	b.n	800ce0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	ee07 3a90 	vmov	s15, r3
 800cd46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd4a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800cec8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cd4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd52:	4b59      	ldr	r3, [pc, #356]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd5a:	ee07 3a90 	vmov	s15, r3
 800cd5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd62:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd66:	eddf 5a56 	vldr	s11, [pc, #344]	; 800cec0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cd6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cd76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd82:	e043      	b.n	800ce0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cd84:	697b      	ldr	r3, [r7, #20]
 800cd86:	ee07 3a90 	vmov	s15, r3
 800cd8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd8e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800cecc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800cd92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd96:	4b48      	ldr	r3, [pc, #288]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd9e:	ee07 3a90 	vmov	s15, r3
 800cda2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cda6:	ed97 6a03 	vldr	s12, [r7, #12]
 800cdaa:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cec0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cdae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cdb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cdb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cdba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cdbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cdc6:	e021      	b.n	800ce0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	ee07 3a90 	vmov	s15, r3
 800cdce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdd2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800cec8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cdd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cdda:	4b37      	ldr	r3, [pc, #220]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cde2:	ee07 3a90 	vmov	s15, r3
 800cde6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cdea:	ed97 6a03 	vldr	s12, [r7, #12]
 800cdee:	eddf 5a34 	vldr	s11, [pc, #208]	; 800cec0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cdf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cdf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cdfa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cdfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ce0a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800ce0c:	4b2a      	ldr	r3, [pc, #168]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce10:	0a5b      	lsrs	r3, r3, #9
 800ce12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce16:	ee07 3a90 	vmov	s15, r3
 800ce1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ce22:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ce26:	edd7 6a07 	vldr	s13, [r7, #28]
 800ce2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ce2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ce32:	ee17 2a90 	vmov	r2, s15
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800ce3a:	4b1f      	ldr	r3, [pc, #124]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce3e:	0c1b      	lsrs	r3, r3, #16
 800ce40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce44:	ee07 3a90 	vmov	s15, r3
 800ce48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce4c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ce50:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ce54:	edd7 6a07 	vldr	s13, [r7, #28]
 800ce58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ce5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ce60:	ee17 2a90 	vmov	r2, s15
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800ce68:	4b13      	ldr	r3, [pc, #76]	; (800ceb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce6c:	0e1b      	lsrs	r3, r3, #24
 800ce6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce72:	ee07 3a90 	vmov	s15, r3
 800ce76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ce7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ce82:	edd7 6a07 	vldr	s13, [r7, #28]
 800ce86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ce8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ce8e:	ee17 2a90 	vmov	r2, s15
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ce96:	e008      	b.n	800ceaa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	2200      	movs	r2, #0
 800cea2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	2200      	movs	r2, #0
 800cea8:	609a      	str	r2, [r3, #8]
}
 800ceaa:	bf00      	nop
 800ceac:	3724      	adds	r7, #36	; 0x24
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb4:	4770      	bx	lr
 800ceb6:	bf00      	nop
 800ceb8:	58024400 	.word	0x58024400
 800cebc:	03d09000 	.word	0x03d09000
 800cec0:	46000000 	.word	0x46000000
 800cec4:	4c742400 	.word	0x4c742400
 800cec8:	4a742400 	.word	0x4a742400
 800cecc:	4b189680 	.word	0x4b189680

0800ced0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ced0:	b480      	push	{r7}
 800ced2:	b089      	sub	sp, #36	; 0x24
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ced8:	4ba1      	ldr	r3, [pc, #644]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ceda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cedc:	f003 0303 	and.w	r3, r3, #3
 800cee0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800cee2:	4b9f      	ldr	r3, [pc, #636]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cee6:	0d1b      	lsrs	r3, r3, #20
 800cee8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ceec:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ceee:	4b9c      	ldr	r3, [pc, #624]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cef2:	0a1b      	lsrs	r3, r3, #8
 800cef4:	f003 0301 	and.w	r3, r3, #1
 800cef8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800cefa:	4b99      	ldr	r3, [pc, #612]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cefc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cefe:	08db      	lsrs	r3, r3, #3
 800cf00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cf04:	693a      	ldr	r2, [r7, #16]
 800cf06:	fb02 f303 	mul.w	r3, r2, r3
 800cf0a:	ee07 3a90 	vmov	s15, r3
 800cf0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf12:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800cf16:	697b      	ldr	r3, [r7, #20]
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	f000 8111 	beq.w	800d140 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800cf1e:	69bb      	ldr	r3, [r7, #24]
 800cf20:	2b02      	cmp	r3, #2
 800cf22:	f000 8083 	beq.w	800d02c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800cf26:	69bb      	ldr	r3, [r7, #24]
 800cf28:	2b02      	cmp	r3, #2
 800cf2a:	f200 80a1 	bhi.w	800d070 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800cf2e:	69bb      	ldr	r3, [r7, #24]
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d003      	beq.n	800cf3c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800cf34:	69bb      	ldr	r3, [r7, #24]
 800cf36:	2b01      	cmp	r3, #1
 800cf38:	d056      	beq.n	800cfe8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800cf3a:	e099      	b.n	800d070 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cf3c:	4b88      	ldr	r3, [pc, #544]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	f003 0320 	and.w	r3, r3, #32
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d02d      	beq.n	800cfa4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf48:	4b85      	ldr	r3, [pc, #532]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	08db      	lsrs	r3, r3, #3
 800cf4e:	f003 0303 	and.w	r3, r3, #3
 800cf52:	4a84      	ldr	r2, [pc, #528]	; (800d164 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800cf54:	fa22 f303 	lsr.w	r3, r2, r3
 800cf58:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	ee07 3a90 	vmov	s15, r3
 800cf60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf64:	697b      	ldr	r3, [r7, #20]
 800cf66:	ee07 3a90 	vmov	s15, r3
 800cf6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf72:	4b7b      	ldr	r3, [pc, #492]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cf74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf7a:	ee07 3a90 	vmov	s15, r3
 800cf7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf82:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf86:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d168 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cf8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf9e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cfa2:	e087      	b.n	800d0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cfa4:	697b      	ldr	r3, [r7, #20]
 800cfa6:	ee07 3a90 	vmov	s15, r3
 800cfaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cfae:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d16c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800cfb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cfb6:	4b6a      	ldr	r3, [pc, #424]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cfb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfbe:	ee07 3a90 	vmov	s15, r3
 800cfc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cfc6:	ed97 6a03 	vldr	s12, [r7, #12]
 800cfca:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d168 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cfce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cfd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cfd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cfda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cfde:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cfe2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cfe6:	e065      	b.n	800d0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cfe8:	697b      	ldr	r3, [r7, #20]
 800cfea:	ee07 3a90 	vmov	s15, r3
 800cfee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cff2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d170 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cffa:	4b59      	ldr	r3, [pc, #356]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d002:	ee07 3a90 	vmov	s15, r3
 800d006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d00a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d00e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d168 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d01a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d01e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d022:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d026:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d02a:	e043      	b.n	800d0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d02c:	697b      	ldr	r3, [r7, #20]
 800d02e:	ee07 3a90 	vmov	s15, r3
 800d032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d036:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d174 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d03a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d03e:	4b48      	ldr	r3, [pc, #288]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d046:	ee07 3a90 	vmov	s15, r3
 800d04a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d04e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d052:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d168 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d05a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d05e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d06a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d06e:	e021      	b.n	800d0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d070:	697b      	ldr	r3, [r7, #20]
 800d072:	ee07 3a90 	vmov	s15, r3
 800d076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d07a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d170 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d07e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d082:	4b37      	ldr	r3, [pc, #220]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d08a:	ee07 3a90 	vmov	s15, r3
 800d08e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d092:	ed97 6a03 	vldr	s12, [r7, #12]
 800d096:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d168 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d09a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d09e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d0a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d0a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d0aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d0ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d0b2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d0b4:	4b2a      	ldr	r3, [pc, #168]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d0b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0b8:	0a5b      	lsrs	r3, r3, #9
 800d0ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d0be:	ee07 3a90 	vmov	s15, r3
 800d0c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d0c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d0ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d0ce:	edd7 6a07 	vldr	s13, [r7, #28]
 800d0d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d0d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d0da:	ee17 2a90 	vmov	r2, s15
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d0e2:	4b1f      	ldr	r3, [pc, #124]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d0e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0e6:	0c1b      	lsrs	r3, r3, #16
 800d0e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d0ec:	ee07 3a90 	vmov	s15, r3
 800d0f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d0f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d0f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d0fc:	edd7 6a07 	vldr	s13, [r7, #28]
 800d100:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d104:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d108:	ee17 2a90 	vmov	r2, s15
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d110:	4b13      	ldr	r3, [pc, #76]	; (800d160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d114:	0e1b      	lsrs	r3, r3, #24
 800d116:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d11a:	ee07 3a90 	vmov	s15, r3
 800d11e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d122:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d126:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d12a:	edd7 6a07 	vldr	s13, [r7, #28]
 800d12e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d132:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d136:	ee17 2a90 	vmov	r2, s15
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d13e:	e008      	b.n	800d152 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	2200      	movs	r2, #0
 800d144:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	2200      	movs	r2, #0
 800d14a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2200      	movs	r2, #0
 800d150:	609a      	str	r2, [r3, #8]
}
 800d152:	bf00      	nop
 800d154:	3724      	adds	r7, #36	; 0x24
 800d156:	46bd      	mov	sp, r7
 800d158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15c:	4770      	bx	lr
 800d15e:	bf00      	nop
 800d160:	58024400 	.word	0x58024400
 800d164:	03d09000 	.word	0x03d09000
 800d168:	46000000 	.word	0x46000000
 800d16c:	4c742400 	.word	0x4c742400
 800d170:	4a742400 	.word	0x4a742400
 800d174:	4b189680 	.word	0x4b189680

0800d178 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d178:	b480      	push	{r7}
 800d17a:	b089      	sub	sp, #36	; 0x24
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d180:	4ba0      	ldr	r3, [pc, #640]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d184:	f003 0303 	and.w	r3, r3, #3
 800d188:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d18a:	4b9e      	ldr	r3, [pc, #632]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d18c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d18e:	091b      	lsrs	r3, r3, #4
 800d190:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d194:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d196:	4b9b      	ldr	r3, [pc, #620]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d19a:	f003 0301 	and.w	r3, r3, #1
 800d19e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d1a0:	4b98      	ldr	r3, [pc, #608]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d1a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1a4:	08db      	lsrs	r3, r3, #3
 800d1a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d1aa:	693a      	ldr	r2, [r7, #16]
 800d1ac:	fb02 f303 	mul.w	r3, r2, r3
 800d1b0:	ee07 3a90 	vmov	s15, r3
 800d1b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1b8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d1bc:	697b      	ldr	r3, [r7, #20]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	f000 8111 	beq.w	800d3e6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d1c4:	69bb      	ldr	r3, [r7, #24]
 800d1c6:	2b02      	cmp	r3, #2
 800d1c8:	f000 8083 	beq.w	800d2d2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d1cc:	69bb      	ldr	r3, [r7, #24]
 800d1ce:	2b02      	cmp	r3, #2
 800d1d0:	f200 80a1 	bhi.w	800d316 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d1d4:	69bb      	ldr	r3, [r7, #24]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d003      	beq.n	800d1e2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d1da:	69bb      	ldr	r3, [r7, #24]
 800d1dc:	2b01      	cmp	r3, #1
 800d1de:	d056      	beq.n	800d28e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d1e0:	e099      	b.n	800d316 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d1e2:	4b88      	ldr	r3, [pc, #544]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	f003 0320 	and.w	r3, r3, #32
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d02d      	beq.n	800d24a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1ee:	4b85      	ldr	r3, [pc, #532]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	08db      	lsrs	r3, r3, #3
 800d1f4:	f003 0303 	and.w	r3, r3, #3
 800d1f8:	4a83      	ldr	r2, [pc, #524]	; (800d408 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d1fa:	fa22 f303 	lsr.w	r3, r2, r3
 800d1fe:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d200:	68bb      	ldr	r3, [r7, #8]
 800d202:	ee07 3a90 	vmov	s15, r3
 800d206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d20a:	697b      	ldr	r3, [r7, #20]
 800d20c:	ee07 3a90 	vmov	s15, r3
 800d210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d214:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d218:	4b7a      	ldr	r3, [pc, #488]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d21a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d21c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d220:	ee07 3a90 	vmov	s15, r3
 800d224:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d228:	ed97 6a03 	vldr	s12, [r7, #12]
 800d22c:	eddf 5a77 	vldr	s11, [pc, #476]	; 800d40c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d230:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d234:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d238:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d23c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d240:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d244:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d248:	e087      	b.n	800d35a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	ee07 3a90 	vmov	s15, r3
 800d250:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d254:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800d410 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d258:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d25c:	4b69      	ldr	r3, [pc, #420]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d25e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d264:	ee07 3a90 	vmov	s15, r3
 800d268:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d26c:	ed97 6a03 	vldr	s12, [r7, #12]
 800d270:	eddf 5a66 	vldr	s11, [pc, #408]	; 800d40c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d274:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d278:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d27c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d280:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d284:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d288:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d28c:	e065      	b.n	800d35a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	ee07 3a90 	vmov	s15, r3
 800d294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d298:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800d414 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800d29c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d2a0:	4b58      	ldr	r3, [pc, #352]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d2a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2a8:	ee07 3a90 	vmov	s15, r3
 800d2ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d2b0:	ed97 6a03 	vldr	s12, [r7, #12]
 800d2b4:	eddf 5a55 	vldr	s11, [pc, #340]	; 800d40c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d2b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d2bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d2c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d2c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d2c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d2cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d2d0:	e043      	b.n	800d35a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d2d2:	697b      	ldr	r3, [r7, #20]
 800d2d4:	ee07 3a90 	vmov	s15, r3
 800d2d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2dc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800d418 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800d2e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d2e4:	4b47      	ldr	r3, [pc, #284]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d2e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2ec:	ee07 3a90 	vmov	s15, r3
 800d2f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d2f4:	ed97 6a03 	vldr	s12, [r7, #12]
 800d2f8:	eddf 5a44 	vldr	s11, [pc, #272]	; 800d40c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d2fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d300:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d304:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d308:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d30c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d310:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d314:	e021      	b.n	800d35a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d316:	697b      	ldr	r3, [r7, #20]
 800d318:	ee07 3a90 	vmov	s15, r3
 800d31c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d320:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800d410 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d324:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d328:	4b36      	ldr	r3, [pc, #216]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d32a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d32c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d330:	ee07 3a90 	vmov	s15, r3
 800d334:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d338:	ed97 6a03 	vldr	s12, [r7, #12]
 800d33c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d40c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d340:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d344:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d348:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d34c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d350:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d354:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d358:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d35a:	4b2a      	ldr	r3, [pc, #168]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d35c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d35e:	0a5b      	lsrs	r3, r3, #9
 800d360:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d364:	ee07 3a90 	vmov	s15, r3
 800d368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d36c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d370:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d374:	edd7 6a07 	vldr	s13, [r7, #28]
 800d378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d37c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d380:	ee17 2a90 	vmov	r2, s15
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d388:	4b1e      	ldr	r3, [pc, #120]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d38a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d38c:	0c1b      	lsrs	r3, r3, #16
 800d38e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d392:	ee07 3a90 	vmov	s15, r3
 800d396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d39a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d39e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d3a2:	edd7 6a07 	vldr	s13, [r7, #28]
 800d3a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d3aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d3ae:	ee17 2a90 	vmov	r2, s15
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d3b6:	4b13      	ldr	r3, [pc, #76]	; (800d404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d3b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3ba:	0e1b      	lsrs	r3, r3, #24
 800d3bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d3c0:	ee07 3a90 	vmov	s15, r3
 800d3c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d3cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d3d0:	edd7 6a07 	vldr	s13, [r7, #28]
 800d3d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d3d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d3dc:	ee17 2a90 	vmov	r2, s15
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d3e4:	e008      	b.n	800d3f8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	609a      	str	r2, [r3, #8]
}
 800d3f8:	bf00      	nop
 800d3fa:	3724      	adds	r7, #36	; 0x24
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d402:	4770      	bx	lr
 800d404:	58024400 	.word	0x58024400
 800d408:	03d09000 	.word	0x03d09000
 800d40c:	46000000 	.word	0x46000000
 800d410:	4c742400 	.word	0x4c742400
 800d414:	4a742400 	.word	0x4a742400
 800d418:	4b189680 	.word	0x4b189680

0800d41c <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b084      	sub	sp, #16
 800d420:	af00      	add	r7, sp, #0
 800d422:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800d424:	4b26      	ldr	r3, [pc, #152]	; (800d4c0 <HAL_RCCEx_CRSConfig+0xa4>)
 800d426:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d42a:	4a25      	ldr	r2, [pc, #148]	; (800d4c0 <HAL_RCCEx_CRSConfig+0xa4>)
 800d42c:	f043 0302 	orr.w	r3, r3, #2
 800d430:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  __HAL_RCC_CRS_RELEASE_RESET();
 800d434:	4b22      	ldr	r3, [pc, #136]	; (800d4c0 <HAL_RCCEx_CRSConfig+0xa4>)
 800d436:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d43a:	4a21      	ldr	r2, [pc, #132]	; (800d4c0 <HAL_RCCEx_CRSConfig+0xa4>)
 800d43c:	f023 0302 	bic.w	r3, r3, #2
 800d440:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 800d444:	f7f6 fed2 	bl	80041ec <HAL_GetREVID>
 800d448:	4603      	mov	r3, r0
 800d44a:	f241 0203 	movw	r2, #4099	; 0x1003
 800d44e:	4293      	cmp	r3, r2
 800d450:	d80b      	bhi.n	800d46a <HAL_RCCEx_CRSConfig+0x4e>
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	685b      	ldr	r3, [r3, #4]
 800d456:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d45a:	d106      	bne.n	800d46a <HAL_RCCEx_CRSConfig+0x4e>
  {
    /* Use Rev.Y value of USB2 */
    value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	681a      	ldr	r2, [r3, #0]
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	689b      	ldr	r3, [r3, #8]
 800d464:	4313      	orrs	r3, r2
 800d466:	60fb      	str	r3, [r7, #12]
 800d468:	e008      	b.n	800d47c <HAL_RCCEx_CRSConfig+0x60>
  }
  else
  {
    value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681a      	ldr	r2, [r3, #0]
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	431a      	orrs	r2, r3
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	689b      	ldr	r3, [r3, #8]
 800d478:	4313      	orrs	r3, r2
 800d47a:	60fb      	str	r3, [r7, #12]
  }
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	68db      	ldr	r3, [r3, #12]
 800d480:	68fa      	ldr	r2, [r7, #12]
 800d482:	4313      	orrs	r3, r2
 800d484:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	691b      	ldr	r3, [r3, #16]
 800d48a:	041b      	lsls	r3, r3, #16
 800d48c:	68fa      	ldr	r2, [r7, #12]
 800d48e:	4313      	orrs	r3, r2
 800d490:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800d492:	4a0c      	ldr	r2, [pc, #48]	; (800d4c4 <HAL_RCCEx_CRSConfig+0xa8>)
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800d498:	4b0a      	ldr	r3, [pc, #40]	; (800d4c4 <HAL_RCCEx_CRSConfig+0xa8>)
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	695b      	ldr	r3, [r3, #20]
 800d4a4:	021b      	lsls	r3, r3, #8
 800d4a6:	4907      	ldr	r1, [pc, #28]	; (800d4c4 <HAL_RCCEx_CRSConfig+0xa8>)
 800d4a8:	4313      	orrs	r3, r2
 800d4aa:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800d4ac:	4b05      	ldr	r3, [pc, #20]	; (800d4c4 <HAL_RCCEx_CRSConfig+0xa8>)
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	4a04      	ldr	r2, [pc, #16]	; (800d4c4 <HAL_RCCEx_CRSConfig+0xa8>)
 800d4b2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800d4b6:	6013      	str	r3, [r2, #0]
}
 800d4b8:	bf00      	nop
 800d4ba:	3710      	adds	r7, #16
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	bd80      	pop	{r7, pc}
 800d4c0:	58024400 	.word	0x58024400
 800d4c4:	40008400 	.word	0x40008400

0800d4c8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b084      	sub	sp, #16
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
 800d4d0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d4d6:	4b53      	ldr	r3, [pc, #332]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d4d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4da:	f003 0303 	and.w	r3, r3, #3
 800d4de:	2b03      	cmp	r3, #3
 800d4e0:	d101      	bne.n	800d4e6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	e099      	b.n	800d61a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d4e6:	4b4f      	ldr	r3, [pc, #316]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	4a4e      	ldr	r2, [pc, #312]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d4ec:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d4f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d4f2:	f7f6 fe4b 	bl	800418c <HAL_GetTick>
 800d4f6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d4f8:	e008      	b.n	800d50c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d4fa:	f7f6 fe47 	bl	800418c <HAL_GetTick>
 800d4fe:	4602      	mov	r2, r0
 800d500:	68bb      	ldr	r3, [r7, #8]
 800d502:	1ad3      	subs	r3, r2, r3
 800d504:	2b02      	cmp	r3, #2
 800d506:	d901      	bls.n	800d50c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d508:	2303      	movs	r3, #3
 800d50a:	e086      	b.n	800d61a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d50c:	4b45      	ldr	r3, [pc, #276]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d514:	2b00      	cmp	r3, #0
 800d516:	d1f0      	bne.n	800d4fa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d518:	4b42      	ldr	r3, [pc, #264]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d51a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d51c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	031b      	lsls	r3, r3, #12
 800d526:	493f      	ldr	r1, [pc, #252]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d528:	4313      	orrs	r3, r2
 800d52a:	628b      	str	r3, [r1, #40]	; 0x28
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	685b      	ldr	r3, [r3, #4]
 800d530:	3b01      	subs	r3, #1
 800d532:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	689b      	ldr	r3, [r3, #8]
 800d53a:	3b01      	subs	r3, #1
 800d53c:	025b      	lsls	r3, r3, #9
 800d53e:	b29b      	uxth	r3, r3
 800d540:	431a      	orrs	r2, r3
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	68db      	ldr	r3, [r3, #12]
 800d546:	3b01      	subs	r3, #1
 800d548:	041b      	lsls	r3, r3, #16
 800d54a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d54e:	431a      	orrs	r2, r3
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	691b      	ldr	r3, [r3, #16]
 800d554:	3b01      	subs	r3, #1
 800d556:	061b      	lsls	r3, r3, #24
 800d558:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d55c:	4931      	ldr	r1, [pc, #196]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d55e:	4313      	orrs	r3, r2
 800d560:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d562:	4b30      	ldr	r3, [pc, #192]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d566:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	695b      	ldr	r3, [r3, #20]
 800d56e:	492d      	ldr	r1, [pc, #180]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d570:	4313      	orrs	r3, r2
 800d572:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d574:	4b2b      	ldr	r3, [pc, #172]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d578:	f023 0220 	bic.w	r2, r3, #32
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	699b      	ldr	r3, [r3, #24]
 800d580:	4928      	ldr	r1, [pc, #160]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d582:	4313      	orrs	r3, r2
 800d584:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d586:	4b27      	ldr	r3, [pc, #156]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d58a:	4a26      	ldr	r2, [pc, #152]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d58c:	f023 0310 	bic.w	r3, r3, #16
 800d590:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d592:	4b24      	ldr	r3, [pc, #144]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d594:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d596:	4b24      	ldr	r3, [pc, #144]	; (800d628 <RCCEx_PLL2_Config+0x160>)
 800d598:	4013      	ands	r3, r2
 800d59a:	687a      	ldr	r2, [r7, #4]
 800d59c:	69d2      	ldr	r2, [r2, #28]
 800d59e:	00d2      	lsls	r2, r2, #3
 800d5a0:	4920      	ldr	r1, [pc, #128]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5a2:	4313      	orrs	r3, r2
 800d5a4:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d5a6:	4b1f      	ldr	r3, [pc, #124]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5aa:	4a1e      	ldr	r2, [pc, #120]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5ac:	f043 0310 	orr.w	r3, r3, #16
 800d5b0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d5b2:	683b      	ldr	r3, [r7, #0]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d106      	bne.n	800d5c6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d5b8:	4b1a      	ldr	r3, [pc, #104]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5bc:	4a19      	ldr	r2, [pc, #100]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d5c2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d5c4:	e00f      	b.n	800d5e6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	2b01      	cmp	r3, #1
 800d5ca:	d106      	bne.n	800d5da <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d5cc:	4b15      	ldr	r3, [pc, #84]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5d0:	4a14      	ldr	r2, [pc, #80]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d5d6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d5d8:	e005      	b.n	800d5e6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d5da:	4b12      	ldr	r3, [pc, #72]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5de:	4a11      	ldr	r2, [pc, #68]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d5e4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d5e6:	4b0f      	ldr	r3, [pc, #60]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	4a0e      	ldr	r2, [pc, #56]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d5ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d5f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d5f2:	f7f6 fdcb 	bl	800418c <HAL_GetTick>
 800d5f6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d5f8:	e008      	b.n	800d60c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d5fa:	f7f6 fdc7 	bl	800418c <HAL_GetTick>
 800d5fe:	4602      	mov	r2, r0
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	1ad3      	subs	r3, r2, r3
 800d604:	2b02      	cmp	r3, #2
 800d606:	d901      	bls.n	800d60c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d608:	2303      	movs	r3, #3
 800d60a:	e006      	b.n	800d61a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d60c:	4b05      	ldr	r3, [pc, #20]	; (800d624 <RCCEx_PLL2_Config+0x15c>)
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d614:	2b00      	cmp	r3, #0
 800d616:	d0f0      	beq.n	800d5fa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d618:	7bfb      	ldrb	r3, [r7, #15]
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	3710      	adds	r7, #16
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}
 800d622:	bf00      	nop
 800d624:	58024400 	.word	0x58024400
 800d628:	ffff0007 	.word	0xffff0007

0800d62c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
 800d634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d636:	2300      	movs	r3, #0
 800d638:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d63a:	4b53      	ldr	r3, [pc, #332]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d63c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d63e:	f003 0303 	and.w	r3, r3, #3
 800d642:	2b03      	cmp	r3, #3
 800d644:	d101      	bne.n	800d64a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d646:	2301      	movs	r3, #1
 800d648:	e099      	b.n	800d77e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d64a:	4b4f      	ldr	r3, [pc, #316]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	4a4e      	ldr	r2, [pc, #312]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d650:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d654:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d656:	f7f6 fd99 	bl	800418c <HAL_GetTick>
 800d65a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d65c:	e008      	b.n	800d670 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d65e:	f7f6 fd95 	bl	800418c <HAL_GetTick>
 800d662:	4602      	mov	r2, r0
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	1ad3      	subs	r3, r2, r3
 800d668:	2b02      	cmp	r3, #2
 800d66a:	d901      	bls.n	800d670 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d66c:	2303      	movs	r3, #3
 800d66e:	e086      	b.n	800d77e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d670:	4b45      	ldr	r3, [pc, #276]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d1f0      	bne.n	800d65e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d67c:	4b42      	ldr	r3, [pc, #264]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d67e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d680:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	051b      	lsls	r3, r3, #20
 800d68a:	493f      	ldr	r1, [pc, #252]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d68c:	4313      	orrs	r3, r2
 800d68e:	628b      	str	r3, [r1, #40]	; 0x28
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	685b      	ldr	r3, [r3, #4]
 800d694:	3b01      	subs	r3, #1
 800d696:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	689b      	ldr	r3, [r3, #8]
 800d69e:	3b01      	subs	r3, #1
 800d6a0:	025b      	lsls	r3, r3, #9
 800d6a2:	b29b      	uxth	r3, r3
 800d6a4:	431a      	orrs	r2, r3
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	68db      	ldr	r3, [r3, #12]
 800d6aa:	3b01      	subs	r3, #1
 800d6ac:	041b      	lsls	r3, r3, #16
 800d6ae:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d6b2:	431a      	orrs	r2, r3
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	691b      	ldr	r3, [r3, #16]
 800d6b8:	3b01      	subs	r3, #1
 800d6ba:	061b      	lsls	r3, r3, #24
 800d6bc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d6c0:	4931      	ldr	r1, [pc, #196]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d6c6:	4b30      	ldr	r3, [pc, #192]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d6c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6ca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	695b      	ldr	r3, [r3, #20]
 800d6d2:	492d      	ldr	r1, [pc, #180]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d6d4:	4313      	orrs	r3, r2
 800d6d6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d6d8:	4b2b      	ldr	r3, [pc, #172]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d6da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6dc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	699b      	ldr	r3, [r3, #24]
 800d6e4:	4928      	ldr	r1, [pc, #160]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d6e6:	4313      	orrs	r3, r2
 800d6e8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d6ea:	4b27      	ldr	r3, [pc, #156]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d6ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6ee:	4a26      	ldr	r2, [pc, #152]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d6f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d6f4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d6f6:	4b24      	ldr	r3, [pc, #144]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d6f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d6fa:	4b24      	ldr	r3, [pc, #144]	; (800d78c <RCCEx_PLL3_Config+0x160>)
 800d6fc:	4013      	ands	r3, r2
 800d6fe:	687a      	ldr	r2, [r7, #4]
 800d700:	69d2      	ldr	r2, [r2, #28]
 800d702:	00d2      	lsls	r2, r2, #3
 800d704:	4920      	ldr	r1, [pc, #128]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d706:	4313      	orrs	r3, r2
 800d708:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d70a:	4b1f      	ldr	r3, [pc, #124]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d70c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d70e:	4a1e      	ldr	r2, [pc, #120]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d714:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d106      	bne.n	800d72a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d71c:	4b1a      	ldr	r3, [pc, #104]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d71e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d720:	4a19      	ldr	r2, [pc, #100]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d722:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d726:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d728:	e00f      	b.n	800d74a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d72a:	683b      	ldr	r3, [r7, #0]
 800d72c:	2b01      	cmp	r3, #1
 800d72e:	d106      	bne.n	800d73e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d730:	4b15      	ldr	r3, [pc, #84]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d734:	4a14      	ldr	r2, [pc, #80]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d736:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d73a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d73c:	e005      	b.n	800d74a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d73e:	4b12      	ldr	r3, [pc, #72]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d742:	4a11      	ldr	r2, [pc, #68]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d744:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d748:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d74a:	4b0f      	ldr	r3, [pc, #60]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	4a0e      	ldr	r2, [pc, #56]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d754:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d756:	f7f6 fd19 	bl	800418c <HAL_GetTick>
 800d75a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d75c:	e008      	b.n	800d770 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d75e:	f7f6 fd15 	bl	800418c <HAL_GetTick>
 800d762:	4602      	mov	r2, r0
 800d764:	68bb      	ldr	r3, [r7, #8]
 800d766:	1ad3      	subs	r3, r2, r3
 800d768:	2b02      	cmp	r3, #2
 800d76a:	d901      	bls.n	800d770 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d76c:	2303      	movs	r3, #3
 800d76e:	e006      	b.n	800d77e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d770:	4b05      	ldr	r3, [pc, #20]	; (800d788 <RCCEx_PLL3_Config+0x15c>)
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d0f0      	beq.n	800d75e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d77c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d77e:	4618      	mov	r0, r3
 800d780:	3710      	adds	r7, #16
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}
 800d786:	bf00      	nop
 800d788:	58024400 	.word	0x58024400
 800d78c:	ffff0007 	.word	0xffff0007

0800d790 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b082      	sub	sp, #8
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d101      	bne.n	800d7a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d79e:	2301      	movs	r3, #1
 800d7a0:	e049      	b.n	800d836 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d7a8:	b2db      	uxtb	r3, r3
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d106      	bne.n	800d7bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d7b6:	6878      	ldr	r0, [r7, #4]
 800d7b8:	f7f5 ff8c 	bl	80036d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	2202      	movs	r2, #2
 800d7c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	681a      	ldr	r2, [r3, #0]
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	3304      	adds	r3, #4
 800d7cc:	4619      	mov	r1, r3
 800d7ce:	4610      	mov	r0, r2
 800d7d0:	f000 f92e 	bl	800da30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2201      	movs	r2, #1
 800d7d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	2201      	movs	r2, #1
 800d7e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	2201      	movs	r2, #1
 800d7e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2201      	movs	r2, #1
 800d7f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2201      	movs	r2, #1
 800d7f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2201      	movs	r2, #1
 800d800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	2201      	movs	r2, #1
 800d808:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	2201      	movs	r2, #1
 800d810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	2201      	movs	r2, #1
 800d818:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2201      	movs	r2, #1
 800d820:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	2201      	movs	r2, #1
 800d828:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	2201      	movs	r2, #1
 800d830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d834:	2300      	movs	r3, #0
}
 800d836:	4618      	mov	r0, r3
 800d838:	3708      	adds	r7, #8
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
	...

0800d840 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b084      	sub	sp, #16
 800d844:	af00      	add	r7, sp, #0
 800d846:	6078      	str	r0, [r7, #4]
 800d848:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d84a:	2300      	movs	r3, #0
 800d84c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d854:	2b01      	cmp	r3, #1
 800d856:	d101      	bne.n	800d85c <HAL_TIM_ConfigClockSource+0x1c>
 800d858:	2302      	movs	r3, #2
 800d85a:	e0dc      	b.n	800da16 <HAL_TIM_ConfigClockSource+0x1d6>
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	2201      	movs	r2, #1
 800d860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2202      	movs	r2, #2
 800d868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	689b      	ldr	r3, [r3, #8]
 800d872:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d874:	68ba      	ldr	r2, [r7, #8]
 800d876:	4b6a      	ldr	r3, [pc, #424]	; (800da20 <HAL_TIM_ConfigClockSource+0x1e0>)
 800d878:	4013      	ands	r3, r2
 800d87a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d87c:	68bb      	ldr	r3, [r7, #8]
 800d87e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d882:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	68ba      	ldr	r2, [r7, #8]
 800d88a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	4a64      	ldr	r2, [pc, #400]	; (800da24 <HAL_TIM_ConfigClockSource+0x1e4>)
 800d892:	4293      	cmp	r3, r2
 800d894:	f000 80a9 	beq.w	800d9ea <HAL_TIM_ConfigClockSource+0x1aa>
 800d898:	4a62      	ldr	r2, [pc, #392]	; (800da24 <HAL_TIM_ConfigClockSource+0x1e4>)
 800d89a:	4293      	cmp	r3, r2
 800d89c:	f200 80ae 	bhi.w	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d8a0:	4a61      	ldr	r2, [pc, #388]	; (800da28 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d8a2:	4293      	cmp	r3, r2
 800d8a4:	f000 80a1 	beq.w	800d9ea <HAL_TIM_ConfigClockSource+0x1aa>
 800d8a8:	4a5f      	ldr	r2, [pc, #380]	; (800da28 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d8aa:	4293      	cmp	r3, r2
 800d8ac:	f200 80a6 	bhi.w	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d8b0:	4a5e      	ldr	r2, [pc, #376]	; (800da2c <HAL_TIM_ConfigClockSource+0x1ec>)
 800d8b2:	4293      	cmp	r3, r2
 800d8b4:	f000 8099 	beq.w	800d9ea <HAL_TIM_ConfigClockSource+0x1aa>
 800d8b8:	4a5c      	ldr	r2, [pc, #368]	; (800da2c <HAL_TIM_ConfigClockSource+0x1ec>)
 800d8ba:	4293      	cmp	r3, r2
 800d8bc:	f200 809e 	bhi.w	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d8c0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d8c4:	f000 8091 	beq.w	800d9ea <HAL_TIM_ConfigClockSource+0x1aa>
 800d8c8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d8cc:	f200 8096 	bhi.w	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d8d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d8d4:	f000 8089 	beq.w	800d9ea <HAL_TIM_ConfigClockSource+0x1aa>
 800d8d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d8dc:	f200 808e 	bhi.w	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d8e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d8e4:	d03e      	beq.n	800d964 <HAL_TIM_ConfigClockSource+0x124>
 800d8e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d8ea:	f200 8087 	bhi.w	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d8ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d8f2:	f000 8086 	beq.w	800da02 <HAL_TIM_ConfigClockSource+0x1c2>
 800d8f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d8fa:	d87f      	bhi.n	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d8fc:	2b70      	cmp	r3, #112	; 0x70
 800d8fe:	d01a      	beq.n	800d936 <HAL_TIM_ConfigClockSource+0xf6>
 800d900:	2b70      	cmp	r3, #112	; 0x70
 800d902:	d87b      	bhi.n	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d904:	2b60      	cmp	r3, #96	; 0x60
 800d906:	d050      	beq.n	800d9aa <HAL_TIM_ConfigClockSource+0x16a>
 800d908:	2b60      	cmp	r3, #96	; 0x60
 800d90a:	d877      	bhi.n	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d90c:	2b50      	cmp	r3, #80	; 0x50
 800d90e:	d03c      	beq.n	800d98a <HAL_TIM_ConfigClockSource+0x14a>
 800d910:	2b50      	cmp	r3, #80	; 0x50
 800d912:	d873      	bhi.n	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d914:	2b40      	cmp	r3, #64	; 0x40
 800d916:	d058      	beq.n	800d9ca <HAL_TIM_ConfigClockSource+0x18a>
 800d918:	2b40      	cmp	r3, #64	; 0x40
 800d91a:	d86f      	bhi.n	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d91c:	2b30      	cmp	r3, #48	; 0x30
 800d91e:	d064      	beq.n	800d9ea <HAL_TIM_ConfigClockSource+0x1aa>
 800d920:	2b30      	cmp	r3, #48	; 0x30
 800d922:	d86b      	bhi.n	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d924:	2b20      	cmp	r3, #32
 800d926:	d060      	beq.n	800d9ea <HAL_TIM_ConfigClockSource+0x1aa>
 800d928:	2b20      	cmp	r3, #32
 800d92a:	d867      	bhi.n	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d05c      	beq.n	800d9ea <HAL_TIM_ConfigClockSource+0x1aa>
 800d930:	2b10      	cmp	r3, #16
 800d932:	d05a      	beq.n	800d9ea <HAL_TIM_ConfigClockSource+0x1aa>
 800d934:	e062      	b.n	800d9fc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d93a:	683b      	ldr	r3, [r7, #0]
 800d93c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d946:	f000 f98b 	bl	800dc60 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	689b      	ldr	r3, [r3, #8]
 800d950:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d958:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	68ba      	ldr	r2, [r7, #8]
 800d960:	609a      	str	r2, [r3, #8]
      break;
 800d962:	e04f      	b.n	800da04 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d970:	683b      	ldr	r3, [r7, #0]
 800d972:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d974:	f000 f974 	bl	800dc60 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	689a      	ldr	r2, [r3, #8]
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d986:	609a      	str	r2, [r3, #8]
      break;
 800d988:	e03c      	b.n	800da04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d98e:	683b      	ldr	r3, [r7, #0]
 800d990:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d996:	461a      	mov	r2, r3
 800d998:	f000 f8e4 	bl	800db64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	2150      	movs	r1, #80	; 0x50
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f000 f93e 	bl	800dc24 <TIM_ITRx_SetConfig>
      break;
 800d9a8:	e02c      	b.n	800da04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d9ae:	683b      	ldr	r3, [r7, #0]
 800d9b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d9b2:	683b      	ldr	r3, [r7, #0]
 800d9b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d9b6:	461a      	mov	r2, r3
 800d9b8:	f000 f903 	bl	800dbc2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	2160      	movs	r1, #96	; 0x60
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	f000 f92e 	bl	800dc24 <TIM_ITRx_SetConfig>
      break;
 800d9c8:	e01c      	b.n	800da04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d9d2:	683b      	ldr	r3, [r7, #0]
 800d9d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d9d6:	461a      	mov	r2, r3
 800d9d8:	f000 f8c4 	bl	800db64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	2140      	movs	r1, #64	; 0x40
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	f000 f91e 	bl	800dc24 <TIM_ITRx_SetConfig>
      break;
 800d9e8:	e00c      	b.n	800da04 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681a      	ldr	r2, [r3, #0]
 800d9ee:	683b      	ldr	r3, [r7, #0]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	4619      	mov	r1, r3
 800d9f4:	4610      	mov	r0, r2
 800d9f6:	f000 f915 	bl	800dc24 <TIM_ITRx_SetConfig>
      break;
 800d9fa:	e003      	b.n	800da04 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	73fb      	strb	r3, [r7, #15]
      break;
 800da00:	e000      	b.n	800da04 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800da02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	2201      	movs	r2, #1
 800da08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2200      	movs	r2, #0
 800da10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800da14:	7bfb      	ldrb	r3, [r7, #15]
}
 800da16:	4618      	mov	r0, r3
 800da18:	3710      	adds	r7, #16
 800da1a:	46bd      	mov	sp, r7
 800da1c:	bd80      	pop	{r7, pc}
 800da1e:	bf00      	nop
 800da20:	ffceff88 	.word	0xffceff88
 800da24:	00100040 	.word	0x00100040
 800da28:	00100030 	.word	0x00100030
 800da2c:	00100020 	.word	0x00100020

0800da30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800da30:	b480      	push	{r7}
 800da32:	b085      	sub	sp, #20
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
 800da38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	4a40      	ldr	r2, [pc, #256]	; (800db44 <TIM_Base_SetConfig+0x114>)
 800da44:	4293      	cmp	r3, r2
 800da46:	d013      	beq.n	800da70 <TIM_Base_SetConfig+0x40>
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da4e:	d00f      	beq.n	800da70 <TIM_Base_SetConfig+0x40>
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	4a3d      	ldr	r2, [pc, #244]	; (800db48 <TIM_Base_SetConfig+0x118>)
 800da54:	4293      	cmp	r3, r2
 800da56:	d00b      	beq.n	800da70 <TIM_Base_SetConfig+0x40>
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	4a3c      	ldr	r2, [pc, #240]	; (800db4c <TIM_Base_SetConfig+0x11c>)
 800da5c:	4293      	cmp	r3, r2
 800da5e:	d007      	beq.n	800da70 <TIM_Base_SetConfig+0x40>
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	4a3b      	ldr	r2, [pc, #236]	; (800db50 <TIM_Base_SetConfig+0x120>)
 800da64:	4293      	cmp	r3, r2
 800da66:	d003      	beq.n	800da70 <TIM_Base_SetConfig+0x40>
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	4a3a      	ldr	r2, [pc, #232]	; (800db54 <TIM_Base_SetConfig+0x124>)
 800da6c:	4293      	cmp	r3, r2
 800da6e:	d108      	bne.n	800da82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	685b      	ldr	r3, [r3, #4]
 800da7c:	68fa      	ldr	r2, [r7, #12]
 800da7e:	4313      	orrs	r3, r2
 800da80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	4a2f      	ldr	r2, [pc, #188]	; (800db44 <TIM_Base_SetConfig+0x114>)
 800da86:	4293      	cmp	r3, r2
 800da88:	d01f      	beq.n	800daca <TIM_Base_SetConfig+0x9a>
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da90:	d01b      	beq.n	800daca <TIM_Base_SetConfig+0x9a>
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	4a2c      	ldr	r2, [pc, #176]	; (800db48 <TIM_Base_SetConfig+0x118>)
 800da96:	4293      	cmp	r3, r2
 800da98:	d017      	beq.n	800daca <TIM_Base_SetConfig+0x9a>
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	4a2b      	ldr	r2, [pc, #172]	; (800db4c <TIM_Base_SetConfig+0x11c>)
 800da9e:	4293      	cmp	r3, r2
 800daa0:	d013      	beq.n	800daca <TIM_Base_SetConfig+0x9a>
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	4a2a      	ldr	r2, [pc, #168]	; (800db50 <TIM_Base_SetConfig+0x120>)
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d00f      	beq.n	800daca <TIM_Base_SetConfig+0x9a>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	4a29      	ldr	r2, [pc, #164]	; (800db54 <TIM_Base_SetConfig+0x124>)
 800daae:	4293      	cmp	r3, r2
 800dab0:	d00b      	beq.n	800daca <TIM_Base_SetConfig+0x9a>
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	4a28      	ldr	r2, [pc, #160]	; (800db58 <TIM_Base_SetConfig+0x128>)
 800dab6:	4293      	cmp	r3, r2
 800dab8:	d007      	beq.n	800daca <TIM_Base_SetConfig+0x9a>
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	4a27      	ldr	r2, [pc, #156]	; (800db5c <TIM_Base_SetConfig+0x12c>)
 800dabe:	4293      	cmp	r3, r2
 800dac0:	d003      	beq.n	800daca <TIM_Base_SetConfig+0x9a>
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	4a26      	ldr	r2, [pc, #152]	; (800db60 <TIM_Base_SetConfig+0x130>)
 800dac6:	4293      	cmp	r3, r2
 800dac8:	d108      	bne.n	800dadc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dad0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	68db      	ldr	r3, [r3, #12]
 800dad6:	68fa      	ldr	r2, [r7, #12]
 800dad8:	4313      	orrs	r3, r2
 800dada:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	695b      	ldr	r3, [r3, #20]
 800dae6:	4313      	orrs	r3, r2
 800dae8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	68fa      	ldr	r2, [r7, #12]
 800daee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	689a      	ldr	r2, [r3, #8]
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	681a      	ldr	r2, [r3, #0]
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	4a10      	ldr	r2, [pc, #64]	; (800db44 <TIM_Base_SetConfig+0x114>)
 800db04:	4293      	cmp	r3, r2
 800db06:	d00f      	beq.n	800db28 <TIM_Base_SetConfig+0xf8>
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	4a12      	ldr	r2, [pc, #72]	; (800db54 <TIM_Base_SetConfig+0x124>)
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d00b      	beq.n	800db28 <TIM_Base_SetConfig+0xf8>
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	4a11      	ldr	r2, [pc, #68]	; (800db58 <TIM_Base_SetConfig+0x128>)
 800db14:	4293      	cmp	r3, r2
 800db16:	d007      	beq.n	800db28 <TIM_Base_SetConfig+0xf8>
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	4a10      	ldr	r2, [pc, #64]	; (800db5c <TIM_Base_SetConfig+0x12c>)
 800db1c:	4293      	cmp	r3, r2
 800db1e:	d003      	beq.n	800db28 <TIM_Base_SetConfig+0xf8>
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	4a0f      	ldr	r2, [pc, #60]	; (800db60 <TIM_Base_SetConfig+0x130>)
 800db24:	4293      	cmp	r3, r2
 800db26:	d103      	bne.n	800db30 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	691a      	ldr	r2, [r3, #16]
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2201      	movs	r2, #1
 800db34:	615a      	str	r2, [r3, #20]
}
 800db36:	bf00      	nop
 800db38:	3714      	adds	r7, #20
 800db3a:	46bd      	mov	sp, r7
 800db3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db40:	4770      	bx	lr
 800db42:	bf00      	nop
 800db44:	40010000 	.word	0x40010000
 800db48:	40000400 	.word	0x40000400
 800db4c:	40000800 	.word	0x40000800
 800db50:	40000c00 	.word	0x40000c00
 800db54:	40010400 	.word	0x40010400
 800db58:	40014000 	.word	0x40014000
 800db5c:	40014400 	.word	0x40014400
 800db60:	40014800 	.word	0x40014800

0800db64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800db64:	b480      	push	{r7}
 800db66:	b087      	sub	sp, #28
 800db68:	af00      	add	r7, sp, #0
 800db6a:	60f8      	str	r0, [r7, #12]
 800db6c:	60b9      	str	r1, [r7, #8]
 800db6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	6a1b      	ldr	r3, [r3, #32]
 800db74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	6a1b      	ldr	r3, [r3, #32]
 800db7a:	f023 0201 	bic.w	r2, r3, #1
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	699b      	ldr	r3, [r3, #24]
 800db86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800db88:	693b      	ldr	r3, [r7, #16]
 800db8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800db8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	011b      	lsls	r3, r3, #4
 800db94:	693a      	ldr	r2, [r7, #16]
 800db96:	4313      	orrs	r3, r2
 800db98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	f023 030a 	bic.w	r3, r3, #10
 800dba0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dba2:	697a      	ldr	r2, [r7, #20]
 800dba4:	68bb      	ldr	r3, [r7, #8]
 800dba6:	4313      	orrs	r3, r2
 800dba8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	693a      	ldr	r2, [r7, #16]
 800dbae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	697a      	ldr	r2, [r7, #20]
 800dbb4:	621a      	str	r2, [r3, #32]
}
 800dbb6:	bf00      	nop
 800dbb8:	371c      	adds	r7, #28
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc0:	4770      	bx	lr

0800dbc2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dbc2:	b480      	push	{r7}
 800dbc4:	b087      	sub	sp, #28
 800dbc6:	af00      	add	r7, sp, #0
 800dbc8:	60f8      	str	r0, [r7, #12]
 800dbca:	60b9      	str	r1, [r7, #8]
 800dbcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	6a1b      	ldr	r3, [r3, #32]
 800dbd2:	f023 0210 	bic.w	r2, r3, #16
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	699b      	ldr	r3, [r3, #24]
 800dbde:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	6a1b      	ldr	r3, [r3, #32]
 800dbe4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800dbec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	031b      	lsls	r3, r3, #12
 800dbf2:	697a      	ldr	r2, [r7, #20]
 800dbf4:	4313      	orrs	r3, r2
 800dbf6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dbf8:	693b      	ldr	r3, [r7, #16]
 800dbfa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800dbfe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	011b      	lsls	r3, r3, #4
 800dc04:	693a      	ldr	r2, [r7, #16]
 800dc06:	4313      	orrs	r3, r2
 800dc08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	697a      	ldr	r2, [r7, #20]
 800dc0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	693a      	ldr	r2, [r7, #16]
 800dc14:	621a      	str	r2, [r3, #32]
}
 800dc16:	bf00      	nop
 800dc18:	371c      	adds	r7, #28
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc20:	4770      	bx	lr
	...

0800dc24 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800dc24:	b480      	push	{r7}
 800dc26:	b085      	sub	sp, #20
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
 800dc2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	689b      	ldr	r3, [r3, #8]
 800dc32:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dc34:	68fa      	ldr	r2, [r7, #12]
 800dc36:	4b09      	ldr	r3, [pc, #36]	; (800dc5c <TIM_ITRx_SetConfig+0x38>)
 800dc38:	4013      	ands	r3, r2
 800dc3a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dc3c:	683a      	ldr	r2, [r7, #0]
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	4313      	orrs	r3, r2
 800dc42:	f043 0307 	orr.w	r3, r3, #7
 800dc46:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	68fa      	ldr	r2, [r7, #12]
 800dc4c:	609a      	str	r2, [r3, #8]
}
 800dc4e:	bf00      	nop
 800dc50:	3714      	adds	r7, #20
 800dc52:	46bd      	mov	sp, r7
 800dc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc58:	4770      	bx	lr
 800dc5a:	bf00      	nop
 800dc5c:	ffcfff8f 	.word	0xffcfff8f

0800dc60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800dc60:	b480      	push	{r7}
 800dc62:	b087      	sub	sp, #28
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	60f8      	str	r0, [r7, #12]
 800dc68:	60b9      	str	r1, [r7, #8]
 800dc6a:	607a      	str	r2, [r7, #4]
 800dc6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	689b      	ldr	r3, [r3, #8]
 800dc72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dc74:	697b      	ldr	r3, [r7, #20]
 800dc76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800dc7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800dc7c:	683b      	ldr	r3, [r7, #0]
 800dc7e:	021a      	lsls	r2, r3, #8
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	431a      	orrs	r2, r3
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	4313      	orrs	r3, r2
 800dc88:	697a      	ldr	r2, [r7, #20]
 800dc8a:	4313      	orrs	r3, r2
 800dc8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	697a      	ldr	r2, [r7, #20]
 800dc92:	609a      	str	r2, [r3, #8]
}
 800dc94:	bf00      	nop
 800dc96:	371c      	adds	r7, #28
 800dc98:	46bd      	mov	sp, r7
 800dc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9e:	4770      	bx	lr

0800dca0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dca0:	b480      	push	{r7}
 800dca2:	b085      	sub	sp, #20
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
 800dca8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dcb0:	2b01      	cmp	r3, #1
 800dcb2:	d101      	bne.n	800dcb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dcb4:	2302      	movs	r3, #2
 800dcb6:	e06d      	b.n	800dd94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	2201      	movs	r2, #1
 800dcbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2202      	movs	r2, #2
 800dcc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	685b      	ldr	r3, [r3, #4]
 800dcce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	689b      	ldr	r3, [r3, #8]
 800dcd6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	4a30      	ldr	r2, [pc, #192]	; (800dda0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800dcde:	4293      	cmp	r3, r2
 800dce0:	d004      	beq.n	800dcec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	4a2f      	ldr	r2, [pc, #188]	; (800dda4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800dce8:	4293      	cmp	r3, r2
 800dcea:	d108      	bne.n	800dcfe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dcf2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	685b      	ldr	r3, [r3, #4]
 800dcf8:	68fa      	ldr	r2, [r7, #12]
 800dcfa:	4313      	orrs	r3, r2
 800dcfc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd04:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dd06:	683b      	ldr	r3, [r7, #0]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	68fa      	ldr	r2, [r7, #12]
 800dd0c:	4313      	orrs	r3, r2
 800dd0e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	68fa      	ldr	r2, [r7, #12]
 800dd16:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	4a20      	ldr	r2, [pc, #128]	; (800dda0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800dd1e:	4293      	cmp	r3, r2
 800dd20:	d022      	beq.n	800dd68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dd2a:	d01d      	beq.n	800dd68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	4a1d      	ldr	r2, [pc, #116]	; (800dda8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800dd32:	4293      	cmp	r3, r2
 800dd34:	d018      	beq.n	800dd68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	4a1c      	ldr	r2, [pc, #112]	; (800ddac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800dd3c:	4293      	cmp	r3, r2
 800dd3e:	d013      	beq.n	800dd68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	4a1a      	ldr	r2, [pc, #104]	; (800ddb0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800dd46:	4293      	cmp	r3, r2
 800dd48:	d00e      	beq.n	800dd68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	4a15      	ldr	r2, [pc, #84]	; (800dda4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800dd50:	4293      	cmp	r3, r2
 800dd52:	d009      	beq.n	800dd68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	4a16      	ldr	r2, [pc, #88]	; (800ddb4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800dd5a:	4293      	cmp	r3, r2
 800dd5c:	d004      	beq.n	800dd68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	4a15      	ldr	r2, [pc, #84]	; (800ddb8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800dd64:	4293      	cmp	r3, r2
 800dd66:	d10c      	bne.n	800dd82 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dd6e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dd70:	683b      	ldr	r3, [r7, #0]
 800dd72:	689b      	ldr	r3, [r3, #8]
 800dd74:	68ba      	ldr	r2, [r7, #8]
 800dd76:	4313      	orrs	r3, r2
 800dd78:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	68ba      	ldr	r2, [r7, #8]
 800dd80:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2201      	movs	r2, #1
 800dd86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dd92:	2300      	movs	r3, #0
}
 800dd94:	4618      	mov	r0, r3
 800dd96:	3714      	adds	r7, #20
 800dd98:	46bd      	mov	sp, r7
 800dd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9e:	4770      	bx	lr
 800dda0:	40010000 	.word	0x40010000
 800dda4:	40010400 	.word	0x40010400
 800dda8:	40000400 	.word	0x40000400
 800ddac:	40000800 	.word	0x40000800
 800ddb0:	40000c00 	.word	0x40000c00
 800ddb4:	40001800 	.word	0x40001800
 800ddb8:	40014000 	.word	0x40014000

0800ddbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b082      	sub	sp, #8
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d101      	bne.n	800ddce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ddca:	2301      	movs	r3, #1
 800ddcc:	e042      	b.n	800de54 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d106      	bne.n	800dde6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	2200      	movs	r2, #0
 800dddc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800dde0:	6878      	ldr	r0, [r7, #4]
 800dde2:	f7f5 fcf3 	bl	80037cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	2224      	movs	r2, #36	; 0x24
 800ddea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	681a      	ldr	r2, [r3, #0]
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	f022 0201 	bic.w	r2, r2, #1
 800ddfc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ddfe:	6878      	ldr	r0, [r7, #4]
 800de00:	f000 f8ba 	bl	800df78 <UART_SetConfig>
 800de04:	4603      	mov	r3, r0
 800de06:	2b01      	cmp	r3, #1
 800de08:	d101      	bne.n	800de0e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800de0a:	2301      	movs	r3, #1
 800de0c:	e022      	b.n	800de54 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de12:	2b00      	cmp	r3, #0
 800de14:	d002      	beq.n	800de1c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800de16:	6878      	ldr	r0, [r7, #4]
 800de18:	f000 fe16 	bl	800ea48 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	685a      	ldr	r2, [r3, #4]
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800de2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	689a      	ldr	r2, [r3, #8]
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800de3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	681a      	ldr	r2, [r3, #0]
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	f042 0201 	orr.w	r2, r2, #1
 800de4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800de4c:	6878      	ldr	r0, [r7, #4]
 800de4e:	f000 fe9d 	bl	800eb8c <UART_CheckIdleState>
 800de52:	4603      	mov	r3, r0
}
 800de54:	4618      	mov	r0, r3
 800de56:	3708      	adds	r7, #8
 800de58:	46bd      	mov	sp, r7
 800de5a:	bd80      	pop	{r7, pc}

0800de5c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b08a      	sub	sp, #40	; 0x28
 800de60:	af02      	add	r7, sp, #8
 800de62:	60f8      	str	r0, [r7, #12]
 800de64:	60b9      	str	r1, [r7, #8]
 800de66:	603b      	str	r3, [r7, #0]
 800de68:	4613      	mov	r3, r2
 800de6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de72:	2b20      	cmp	r3, #32
 800de74:	d17b      	bne.n	800df6e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800de76:	68bb      	ldr	r3, [r7, #8]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d002      	beq.n	800de82 <HAL_UART_Transmit+0x26>
 800de7c:	88fb      	ldrh	r3, [r7, #6]
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d101      	bne.n	800de86 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800de82:	2301      	movs	r3, #1
 800de84:	e074      	b.n	800df70 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	2200      	movs	r2, #0
 800de8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	2221      	movs	r2, #33	; 0x21
 800de92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800de96:	f7f6 f979 	bl	800418c <HAL_GetTick>
 800de9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	88fa      	ldrh	r2, [r7, #6]
 800dea0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	88fa      	ldrh	r2, [r7, #6]
 800dea8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	689b      	ldr	r3, [r3, #8]
 800deb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800deb4:	d108      	bne.n	800dec8 <HAL_UART_Transmit+0x6c>
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	691b      	ldr	r3, [r3, #16]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d104      	bne.n	800dec8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800debe:	2300      	movs	r3, #0
 800dec0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	61bb      	str	r3, [r7, #24]
 800dec6:	e003      	b.n	800ded0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800dec8:	68bb      	ldr	r3, [r7, #8]
 800deca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800decc:	2300      	movs	r3, #0
 800dece:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ded0:	e030      	b.n	800df34 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ded2:	683b      	ldr	r3, [r7, #0]
 800ded4:	9300      	str	r3, [sp, #0]
 800ded6:	697b      	ldr	r3, [r7, #20]
 800ded8:	2200      	movs	r2, #0
 800deda:	2180      	movs	r1, #128	; 0x80
 800dedc:	68f8      	ldr	r0, [r7, #12]
 800dede:	f000 feff 	bl	800ece0 <UART_WaitOnFlagUntilTimeout>
 800dee2:	4603      	mov	r3, r0
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d005      	beq.n	800def4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	2220      	movs	r2, #32
 800deec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800def0:	2303      	movs	r3, #3
 800def2:	e03d      	b.n	800df70 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800def4:	69fb      	ldr	r3, [r7, #28]
 800def6:	2b00      	cmp	r3, #0
 800def8:	d10b      	bne.n	800df12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800defa:	69bb      	ldr	r3, [r7, #24]
 800defc:	881b      	ldrh	r3, [r3, #0]
 800defe:	461a      	mov	r2, r3
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800df08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800df0a:	69bb      	ldr	r3, [r7, #24]
 800df0c:	3302      	adds	r3, #2
 800df0e:	61bb      	str	r3, [r7, #24]
 800df10:	e007      	b.n	800df22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800df12:	69fb      	ldr	r3, [r7, #28]
 800df14:	781a      	ldrb	r2, [r3, #0]
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800df1c:	69fb      	ldr	r3, [r7, #28]
 800df1e:	3301      	adds	r3, #1
 800df20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800df28:	b29b      	uxth	r3, r3
 800df2a:	3b01      	subs	r3, #1
 800df2c:	b29a      	uxth	r2, r3
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800df3a:	b29b      	uxth	r3, r3
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d1c8      	bne.n	800ded2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800df40:	683b      	ldr	r3, [r7, #0]
 800df42:	9300      	str	r3, [sp, #0]
 800df44:	697b      	ldr	r3, [r7, #20]
 800df46:	2200      	movs	r2, #0
 800df48:	2140      	movs	r1, #64	; 0x40
 800df4a:	68f8      	ldr	r0, [r7, #12]
 800df4c:	f000 fec8 	bl	800ece0 <UART_WaitOnFlagUntilTimeout>
 800df50:	4603      	mov	r3, r0
 800df52:	2b00      	cmp	r3, #0
 800df54:	d005      	beq.n	800df62 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	2220      	movs	r2, #32
 800df5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800df5e:	2303      	movs	r3, #3
 800df60:	e006      	b.n	800df70 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	2220      	movs	r2, #32
 800df66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800df6a:	2300      	movs	r3, #0
 800df6c:	e000      	b.n	800df70 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800df6e:	2302      	movs	r3, #2
  }
}
 800df70:	4618      	mov	r0, r3
 800df72:	3720      	adds	r7, #32
 800df74:	46bd      	mov	sp, r7
 800df76:	bd80      	pop	{r7, pc}

0800df78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800df78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800df7c:	b092      	sub	sp, #72	; 0x48
 800df7e:	af00      	add	r7, sp, #0
 800df80:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800df82:	2300      	movs	r3, #0
 800df84:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800df88:	697b      	ldr	r3, [r7, #20]
 800df8a:	689a      	ldr	r2, [r3, #8]
 800df8c:	697b      	ldr	r3, [r7, #20]
 800df8e:	691b      	ldr	r3, [r3, #16]
 800df90:	431a      	orrs	r2, r3
 800df92:	697b      	ldr	r3, [r7, #20]
 800df94:	695b      	ldr	r3, [r3, #20]
 800df96:	431a      	orrs	r2, r3
 800df98:	697b      	ldr	r3, [r7, #20]
 800df9a:	69db      	ldr	r3, [r3, #28]
 800df9c:	4313      	orrs	r3, r2
 800df9e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dfa0:	697b      	ldr	r3, [r7, #20]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	681a      	ldr	r2, [r3, #0]
 800dfa6:	4bbe      	ldr	r3, [pc, #760]	; (800e2a0 <UART_SetConfig+0x328>)
 800dfa8:	4013      	ands	r3, r2
 800dfaa:	697a      	ldr	r2, [r7, #20]
 800dfac:	6812      	ldr	r2, [r2, #0]
 800dfae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dfb0:	430b      	orrs	r3, r1
 800dfb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dfb4:	697b      	ldr	r3, [r7, #20]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	685b      	ldr	r3, [r3, #4]
 800dfba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800dfbe:	697b      	ldr	r3, [r7, #20]
 800dfc0:	68da      	ldr	r2, [r3, #12]
 800dfc2:	697b      	ldr	r3, [r7, #20]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	430a      	orrs	r2, r1
 800dfc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dfca:	697b      	ldr	r3, [r7, #20]
 800dfcc:	699b      	ldr	r3, [r3, #24]
 800dfce:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dfd0:	697b      	ldr	r3, [r7, #20]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	4ab3      	ldr	r2, [pc, #716]	; (800e2a4 <UART_SetConfig+0x32c>)
 800dfd6:	4293      	cmp	r3, r2
 800dfd8:	d004      	beq.n	800dfe4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800dfda:	697b      	ldr	r3, [r7, #20]
 800dfdc:	6a1b      	ldr	r3, [r3, #32]
 800dfde:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dfe0:	4313      	orrs	r3, r2
 800dfe2:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dfe4:	697b      	ldr	r3, [r7, #20]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	689a      	ldr	r2, [r3, #8]
 800dfea:	4baf      	ldr	r3, [pc, #700]	; (800e2a8 <UART_SetConfig+0x330>)
 800dfec:	4013      	ands	r3, r2
 800dfee:	697a      	ldr	r2, [r7, #20]
 800dff0:	6812      	ldr	r2, [r2, #0]
 800dff2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dff4:	430b      	orrs	r3, r1
 800dff6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dff8:	697b      	ldr	r3, [r7, #20]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dffe:	f023 010f 	bic.w	r1, r3, #15
 800e002:	697b      	ldr	r3, [r7, #20]
 800e004:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e006:	697b      	ldr	r3, [r7, #20]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	430a      	orrs	r2, r1
 800e00c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e00e:	697b      	ldr	r3, [r7, #20]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	4aa6      	ldr	r2, [pc, #664]	; (800e2ac <UART_SetConfig+0x334>)
 800e014:	4293      	cmp	r3, r2
 800e016:	d177      	bne.n	800e108 <UART_SetConfig+0x190>
 800e018:	4ba5      	ldr	r3, [pc, #660]	; (800e2b0 <UART_SetConfig+0x338>)
 800e01a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e01c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e020:	2b28      	cmp	r3, #40	; 0x28
 800e022:	d86d      	bhi.n	800e100 <UART_SetConfig+0x188>
 800e024:	a201      	add	r2, pc, #4	; (adr r2, 800e02c <UART_SetConfig+0xb4>)
 800e026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e02a:	bf00      	nop
 800e02c:	0800e0d1 	.word	0x0800e0d1
 800e030:	0800e101 	.word	0x0800e101
 800e034:	0800e101 	.word	0x0800e101
 800e038:	0800e101 	.word	0x0800e101
 800e03c:	0800e101 	.word	0x0800e101
 800e040:	0800e101 	.word	0x0800e101
 800e044:	0800e101 	.word	0x0800e101
 800e048:	0800e101 	.word	0x0800e101
 800e04c:	0800e0d9 	.word	0x0800e0d9
 800e050:	0800e101 	.word	0x0800e101
 800e054:	0800e101 	.word	0x0800e101
 800e058:	0800e101 	.word	0x0800e101
 800e05c:	0800e101 	.word	0x0800e101
 800e060:	0800e101 	.word	0x0800e101
 800e064:	0800e101 	.word	0x0800e101
 800e068:	0800e101 	.word	0x0800e101
 800e06c:	0800e0e1 	.word	0x0800e0e1
 800e070:	0800e101 	.word	0x0800e101
 800e074:	0800e101 	.word	0x0800e101
 800e078:	0800e101 	.word	0x0800e101
 800e07c:	0800e101 	.word	0x0800e101
 800e080:	0800e101 	.word	0x0800e101
 800e084:	0800e101 	.word	0x0800e101
 800e088:	0800e101 	.word	0x0800e101
 800e08c:	0800e0e9 	.word	0x0800e0e9
 800e090:	0800e101 	.word	0x0800e101
 800e094:	0800e101 	.word	0x0800e101
 800e098:	0800e101 	.word	0x0800e101
 800e09c:	0800e101 	.word	0x0800e101
 800e0a0:	0800e101 	.word	0x0800e101
 800e0a4:	0800e101 	.word	0x0800e101
 800e0a8:	0800e101 	.word	0x0800e101
 800e0ac:	0800e0f1 	.word	0x0800e0f1
 800e0b0:	0800e101 	.word	0x0800e101
 800e0b4:	0800e101 	.word	0x0800e101
 800e0b8:	0800e101 	.word	0x0800e101
 800e0bc:	0800e101 	.word	0x0800e101
 800e0c0:	0800e101 	.word	0x0800e101
 800e0c4:	0800e101 	.word	0x0800e101
 800e0c8:	0800e101 	.word	0x0800e101
 800e0cc:	0800e0f9 	.word	0x0800e0f9
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e0d6:	e222      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e0d8:	2304      	movs	r3, #4
 800e0da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e0de:	e21e      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e0e0:	2308      	movs	r3, #8
 800e0e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e0e6:	e21a      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e0e8:	2310      	movs	r3, #16
 800e0ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e0ee:	e216      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e0f0:	2320      	movs	r3, #32
 800e0f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e0f6:	e212      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e0f8:	2340      	movs	r3, #64	; 0x40
 800e0fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e0fe:	e20e      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e100:	2380      	movs	r3, #128	; 0x80
 800e102:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e106:	e20a      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e108:	697b      	ldr	r3, [r7, #20]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	4a69      	ldr	r2, [pc, #420]	; (800e2b4 <UART_SetConfig+0x33c>)
 800e10e:	4293      	cmp	r3, r2
 800e110:	d130      	bne.n	800e174 <UART_SetConfig+0x1fc>
 800e112:	4b67      	ldr	r3, [pc, #412]	; (800e2b0 <UART_SetConfig+0x338>)
 800e114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e116:	f003 0307 	and.w	r3, r3, #7
 800e11a:	2b05      	cmp	r3, #5
 800e11c:	d826      	bhi.n	800e16c <UART_SetConfig+0x1f4>
 800e11e:	a201      	add	r2, pc, #4	; (adr r2, 800e124 <UART_SetConfig+0x1ac>)
 800e120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e124:	0800e13d 	.word	0x0800e13d
 800e128:	0800e145 	.word	0x0800e145
 800e12c:	0800e14d 	.word	0x0800e14d
 800e130:	0800e155 	.word	0x0800e155
 800e134:	0800e15d 	.word	0x0800e15d
 800e138:	0800e165 	.word	0x0800e165
 800e13c:	2300      	movs	r3, #0
 800e13e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e142:	e1ec      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e144:	2304      	movs	r3, #4
 800e146:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e14a:	e1e8      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e14c:	2308      	movs	r3, #8
 800e14e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e152:	e1e4      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e154:	2310      	movs	r3, #16
 800e156:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e15a:	e1e0      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e15c:	2320      	movs	r3, #32
 800e15e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e162:	e1dc      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e164:	2340      	movs	r3, #64	; 0x40
 800e166:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e16a:	e1d8      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e16c:	2380      	movs	r3, #128	; 0x80
 800e16e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e172:	e1d4      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e174:	697b      	ldr	r3, [r7, #20]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	4a4f      	ldr	r2, [pc, #316]	; (800e2b8 <UART_SetConfig+0x340>)
 800e17a:	4293      	cmp	r3, r2
 800e17c:	d130      	bne.n	800e1e0 <UART_SetConfig+0x268>
 800e17e:	4b4c      	ldr	r3, [pc, #304]	; (800e2b0 <UART_SetConfig+0x338>)
 800e180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e182:	f003 0307 	and.w	r3, r3, #7
 800e186:	2b05      	cmp	r3, #5
 800e188:	d826      	bhi.n	800e1d8 <UART_SetConfig+0x260>
 800e18a:	a201      	add	r2, pc, #4	; (adr r2, 800e190 <UART_SetConfig+0x218>)
 800e18c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e190:	0800e1a9 	.word	0x0800e1a9
 800e194:	0800e1b1 	.word	0x0800e1b1
 800e198:	0800e1b9 	.word	0x0800e1b9
 800e19c:	0800e1c1 	.word	0x0800e1c1
 800e1a0:	0800e1c9 	.word	0x0800e1c9
 800e1a4:	0800e1d1 	.word	0x0800e1d1
 800e1a8:	2300      	movs	r3, #0
 800e1aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e1ae:	e1b6      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e1b0:	2304      	movs	r3, #4
 800e1b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e1b6:	e1b2      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e1b8:	2308      	movs	r3, #8
 800e1ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e1be:	e1ae      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e1c0:	2310      	movs	r3, #16
 800e1c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e1c6:	e1aa      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e1c8:	2320      	movs	r3, #32
 800e1ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e1ce:	e1a6      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e1d0:	2340      	movs	r3, #64	; 0x40
 800e1d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e1d6:	e1a2      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e1d8:	2380      	movs	r3, #128	; 0x80
 800e1da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e1de:	e19e      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e1e0:	697b      	ldr	r3, [r7, #20]
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	4a35      	ldr	r2, [pc, #212]	; (800e2bc <UART_SetConfig+0x344>)
 800e1e6:	4293      	cmp	r3, r2
 800e1e8:	d130      	bne.n	800e24c <UART_SetConfig+0x2d4>
 800e1ea:	4b31      	ldr	r3, [pc, #196]	; (800e2b0 <UART_SetConfig+0x338>)
 800e1ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e1ee:	f003 0307 	and.w	r3, r3, #7
 800e1f2:	2b05      	cmp	r3, #5
 800e1f4:	d826      	bhi.n	800e244 <UART_SetConfig+0x2cc>
 800e1f6:	a201      	add	r2, pc, #4	; (adr r2, 800e1fc <UART_SetConfig+0x284>)
 800e1f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1fc:	0800e215 	.word	0x0800e215
 800e200:	0800e21d 	.word	0x0800e21d
 800e204:	0800e225 	.word	0x0800e225
 800e208:	0800e22d 	.word	0x0800e22d
 800e20c:	0800e235 	.word	0x0800e235
 800e210:	0800e23d 	.word	0x0800e23d
 800e214:	2300      	movs	r3, #0
 800e216:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e21a:	e180      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e21c:	2304      	movs	r3, #4
 800e21e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e222:	e17c      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e224:	2308      	movs	r3, #8
 800e226:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e22a:	e178      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e22c:	2310      	movs	r3, #16
 800e22e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e232:	e174      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e234:	2320      	movs	r3, #32
 800e236:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e23a:	e170      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e23c:	2340      	movs	r3, #64	; 0x40
 800e23e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e242:	e16c      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e244:	2380      	movs	r3, #128	; 0x80
 800e246:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e24a:	e168      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e24c:	697b      	ldr	r3, [r7, #20]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	4a1b      	ldr	r2, [pc, #108]	; (800e2c0 <UART_SetConfig+0x348>)
 800e252:	4293      	cmp	r3, r2
 800e254:	d142      	bne.n	800e2dc <UART_SetConfig+0x364>
 800e256:	4b16      	ldr	r3, [pc, #88]	; (800e2b0 <UART_SetConfig+0x338>)
 800e258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e25a:	f003 0307 	and.w	r3, r3, #7
 800e25e:	2b05      	cmp	r3, #5
 800e260:	d838      	bhi.n	800e2d4 <UART_SetConfig+0x35c>
 800e262:	a201      	add	r2, pc, #4	; (adr r2, 800e268 <UART_SetConfig+0x2f0>)
 800e264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e268:	0800e281 	.word	0x0800e281
 800e26c:	0800e289 	.word	0x0800e289
 800e270:	0800e291 	.word	0x0800e291
 800e274:	0800e299 	.word	0x0800e299
 800e278:	0800e2c5 	.word	0x0800e2c5
 800e27c:	0800e2cd 	.word	0x0800e2cd
 800e280:	2300      	movs	r3, #0
 800e282:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e286:	e14a      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e288:	2304      	movs	r3, #4
 800e28a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e28e:	e146      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e290:	2308      	movs	r3, #8
 800e292:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e296:	e142      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e298:	2310      	movs	r3, #16
 800e29a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e29e:	e13e      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e2a0:	cfff69f3 	.word	0xcfff69f3
 800e2a4:	58000c00 	.word	0x58000c00
 800e2a8:	11fff4ff 	.word	0x11fff4ff
 800e2ac:	40011000 	.word	0x40011000
 800e2b0:	58024400 	.word	0x58024400
 800e2b4:	40004400 	.word	0x40004400
 800e2b8:	40004800 	.word	0x40004800
 800e2bc:	40004c00 	.word	0x40004c00
 800e2c0:	40005000 	.word	0x40005000
 800e2c4:	2320      	movs	r3, #32
 800e2c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2ca:	e128      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e2cc:	2340      	movs	r3, #64	; 0x40
 800e2ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2d2:	e124      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e2d4:	2380      	movs	r3, #128	; 0x80
 800e2d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2da:	e120      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e2dc:	697b      	ldr	r3, [r7, #20]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	4acb      	ldr	r2, [pc, #812]	; (800e610 <UART_SetConfig+0x698>)
 800e2e2:	4293      	cmp	r3, r2
 800e2e4:	d176      	bne.n	800e3d4 <UART_SetConfig+0x45c>
 800e2e6:	4bcb      	ldr	r3, [pc, #812]	; (800e614 <UART_SetConfig+0x69c>)
 800e2e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e2ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e2ee:	2b28      	cmp	r3, #40	; 0x28
 800e2f0:	d86c      	bhi.n	800e3cc <UART_SetConfig+0x454>
 800e2f2:	a201      	add	r2, pc, #4	; (adr r2, 800e2f8 <UART_SetConfig+0x380>)
 800e2f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2f8:	0800e39d 	.word	0x0800e39d
 800e2fc:	0800e3cd 	.word	0x0800e3cd
 800e300:	0800e3cd 	.word	0x0800e3cd
 800e304:	0800e3cd 	.word	0x0800e3cd
 800e308:	0800e3cd 	.word	0x0800e3cd
 800e30c:	0800e3cd 	.word	0x0800e3cd
 800e310:	0800e3cd 	.word	0x0800e3cd
 800e314:	0800e3cd 	.word	0x0800e3cd
 800e318:	0800e3a5 	.word	0x0800e3a5
 800e31c:	0800e3cd 	.word	0x0800e3cd
 800e320:	0800e3cd 	.word	0x0800e3cd
 800e324:	0800e3cd 	.word	0x0800e3cd
 800e328:	0800e3cd 	.word	0x0800e3cd
 800e32c:	0800e3cd 	.word	0x0800e3cd
 800e330:	0800e3cd 	.word	0x0800e3cd
 800e334:	0800e3cd 	.word	0x0800e3cd
 800e338:	0800e3ad 	.word	0x0800e3ad
 800e33c:	0800e3cd 	.word	0x0800e3cd
 800e340:	0800e3cd 	.word	0x0800e3cd
 800e344:	0800e3cd 	.word	0x0800e3cd
 800e348:	0800e3cd 	.word	0x0800e3cd
 800e34c:	0800e3cd 	.word	0x0800e3cd
 800e350:	0800e3cd 	.word	0x0800e3cd
 800e354:	0800e3cd 	.word	0x0800e3cd
 800e358:	0800e3b5 	.word	0x0800e3b5
 800e35c:	0800e3cd 	.word	0x0800e3cd
 800e360:	0800e3cd 	.word	0x0800e3cd
 800e364:	0800e3cd 	.word	0x0800e3cd
 800e368:	0800e3cd 	.word	0x0800e3cd
 800e36c:	0800e3cd 	.word	0x0800e3cd
 800e370:	0800e3cd 	.word	0x0800e3cd
 800e374:	0800e3cd 	.word	0x0800e3cd
 800e378:	0800e3bd 	.word	0x0800e3bd
 800e37c:	0800e3cd 	.word	0x0800e3cd
 800e380:	0800e3cd 	.word	0x0800e3cd
 800e384:	0800e3cd 	.word	0x0800e3cd
 800e388:	0800e3cd 	.word	0x0800e3cd
 800e38c:	0800e3cd 	.word	0x0800e3cd
 800e390:	0800e3cd 	.word	0x0800e3cd
 800e394:	0800e3cd 	.word	0x0800e3cd
 800e398:	0800e3c5 	.word	0x0800e3c5
 800e39c:	2301      	movs	r3, #1
 800e39e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3a2:	e0bc      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e3a4:	2304      	movs	r3, #4
 800e3a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3aa:	e0b8      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e3ac:	2308      	movs	r3, #8
 800e3ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3b2:	e0b4      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e3b4:	2310      	movs	r3, #16
 800e3b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3ba:	e0b0      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e3bc:	2320      	movs	r3, #32
 800e3be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3c2:	e0ac      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e3c4:	2340      	movs	r3, #64	; 0x40
 800e3c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3ca:	e0a8      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e3cc:	2380      	movs	r3, #128	; 0x80
 800e3ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3d2:	e0a4      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e3d4:	697b      	ldr	r3, [r7, #20]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	4a8f      	ldr	r2, [pc, #572]	; (800e618 <UART_SetConfig+0x6a0>)
 800e3da:	4293      	cmp	r3, r2
 800e3dc:	d130      	bne.n	800e440 <UART_SetConfig+0x4c8>
 800e3de:	4b8d      	ldr	r3, [pc, #564]	; (800e614 <UART_SetConfig+0x69c>)
 800e3e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e3e2:	f003 0307 	and.w	r3, r3, #7
 800e3e6:	2b05      	cmp	r3, #5
 800e3e8:	d826      	bhi.n	800e438 <UART_SetConfig+0x4c0>
 800e3ea:	a201      	add	r2, pc, #4	; (adr r2, 800e3f0 <UART_SetConfig+0x478>)
 800e3ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3f0:	0800e409 	.word	0x0800e409
 800e3f4:	0800e411 	.word	0x0800e411
 800e3f8:	0800e419 	.word	0x0800e419
 800e3fc:	0800e421 	.word	0x0800e421
 800e400:	0800e429 	.word	0x0800e429
 800e404:	0800e431 	.word	0x0800e431
 800e408:	2300      	movs	r3, #0
 800e40a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e40e:	e086      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e410:	2304      	movs	r3, #4
 800e412:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e416:	e082      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e418:	2308      	movs	r3, #8
 800e41a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e41e:	e07e      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e420:	2310      	movs	r3, #16
 800e422:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e426:	e07a      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e428:	2320      	movs	r3, #32
 800e42a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e42e:	e076      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e430:	2340      	movs	r3, #64	; 0x40
 800e432:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e436:	e072      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e438:	2380      	movs	r3, #128	; 0x80
 800e43a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e43e:	e06e      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e440:	697b      	ldr	r3, [r7, #20]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	4a75      	ldr	r2, [pc, #468]	; (800e61c <UART_SetConfig+0x6a4>)
 800e446:	4293      	cmp	r3, r2
 800e448:	d130      	bne.n	800e4ac <UART_SetConfig+0x534>
 800e44a:	4b72      	ldr	r3, [pc, #456]	; (800e614 <UART_SetConfig+0x69c>)
 800e44c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e44e:	f003 0307 	and.w	r3, r3, #7
 800e452:	2b05      	cmp	r3, #5
 800e454:	d826      	bhi.n	800e4a4 <UART_SetConfig+0x52c>
 800e456:	a201      	add	r2, pc, #4	; (adr r2, 800e45c <UART_SetConfig+0x4e4>)
 800e458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e45c:	0800e475 	.word	0x0800e475
 800e460:	0800e47d 	.word	0x0800e47d
 800e464:	0800e485 	.word	0x0800e485
 800e468:	0800e48d 	.word	0x0800e48d
 800e46c:	0800e495 	.word	0x0800e495
 800e470:	0800e49d 	.word	0x0800e49d
 800e474:	2300      	movs	r3, #0
 800e476:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e47a:	e050      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e47c:	2304      	movs	r3, #4
 800e47e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e482:	e04c      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e484:	2308      	movs	r3, #8
 800e486:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e48a:	e048      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e48c:	2310      	movs	r3, #16
 800e48e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e492:	e044      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e494:	2320      	movs	r3, #32
 800e496:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e49a:	e040      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e49c:	2340      	movs	r3, #64	; 0x40
 800e49e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4a2:	e03c      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e4a4:	2380      	movs	r3, #128	; 0x80
 800e4a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4aa:	e038      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e4ac:	697b      	ldr	r3, [r7, #20]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	4a5b      	ldr	r2, [pc, #364]	; (800e620 <UART_SetConfig+0x6a8>)
 800e4b2:	4293      	cmp	r3, r2
 800e4b4:	d130      	bne.n	800e518 <UART_SetConfig+0x5a0>
 800e4b6:	4b57      	ldr	r3, [pc, #348]	; (800e614 <UART_SetConfig+0x69c>)
 800e4b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e4ba:	f003 0307 	and.w	r3, r3, #7
 800e4be:	2b05      	cmp	r3, #5
 800e4c0:	d826      	bhi.n	800e510 <UART_SetConfig+0x598>
 800e4c2:	a201      	add	r2, pc, #4	; (adr r2, 800e4c8 <UART_SetConfig+0x550>)
 800e4c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4c8:	0800e4e1 	.word	0x0800e4e1
 800e4cc:	0800e4e9 	.word	0x0800e4e9
 800e4d0:	0800e4f1 	.word	0x0800e4f1
 800e4d4:	0800e4f9 	.word	0x0800e4f9
 800e4d8:	0800e501 	.word	0x0800e501
 800e4dc:	0800e509 	.word	0x0800e509
 800e4e0:	2302      	movs	r3, #2
 800e4e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4e6:	e01a      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e4e8:	2304      	movs	r3, #4
 800e4ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4ee:	e016      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e4f0:	2308      	movs	r3, #8
 800e4f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4f6:	e012      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e4f8:	2310      	movs	r3, #16
 800e4fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4fe:	e00e      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e500:	2320      	movs	r3, #32
 800e502:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e506:	e00a      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e508:	2340      	movs	r3, #64	; 0x40
 800e50a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e50e:	e006      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e510:	2380      	movs	r3, #128	; 0x80
 800e512:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e516:	e002      	b.n	800e51e <UART_SetConfig+0x5a6>
 800e518:	2380      	movs	r3, #128	; 0x80
 800e51a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e51e:	697b      	ldr	r3, [r7, #20]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	4a3f      	ldr	r2, [pc, #252]	; (800e620 <UART_SetConfig+0x6a8>)
 800e524:	4293      	cmp	r3, r2
 800e526:	f040 80f8 	bne.w	800e71a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e52a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e52e:	2b20      	cmp	r3, #32
 800e530:	dc46      	bgt.n	800e5c0 <UART_SetConfig+0x648>
 800e532:	2b02      	cmp	r3, #2
 800e534:	f2c0 8082 	blt.w	800e63c <UART_SetConfig+0x6c4>
 800e538:	3b02      	subs	r3, #2
 800e53a:	2b1e      	cmp	r3, #30
 800e53c:	d87e      	bhi.n	800e63c <UART_SetConfig+0x6c4>
 800e53e:	a201      	add	r2, pc, #4	; (adr r2, 800e544 <UART_SetConfig+0x5cc>)
 800e540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e544:	0800e5c7 	.word	0x0800e5c7
 800e548:	0800e63d 	.word	0x0800e63d
 800e54c:	0800e5cf 	.word	0x0800e5cf
 800e550:	0800e63d 	.word	0x0800e63d
 800e554:	0800e63d 	.word	0x0800e63d
 800e558:	0800e63d 	.word	0x0800e63d
 800e55c:	0800e5df 	.word	0x0800e5df
 800e560:	0800e63d 	.word	0x0800e63d
 800e564:	0800e63d 	.word	0x0800e63d
 800e568:	0800e63d 	.word	0x0800e63d
 800e56c:	0800e63d 	.word	0x0800e63d
 800e570:	0800e63d 	.word	0x0800e63d
 800e574:	0800e63d 	.word	0x0800e63d
 800e578:	0800e63d 	.word	0x0800e63d
 800e57c:	0800e5ef 	.word	0x0800e5ef
 800e580:	0800e63d 	.word	0x0800e63d
 800e584:	0800e63d 	.word	0x0800e63d
 800e588:	0800e63d 	.word	0x0800e63d
 800e58c:	0800e63d 	.word	0x0800e63d
 800e590:	0800e63d 	.word	0x0800e63d
 800e594:	0800e63d 	.word	0x0800e63d
 800e598:	0800e63d 	.word	0x0800e63d
 800e59c:	0800e63d 	.word	0x0800e63d
 800e5a0:	0800e63d 	.word	0x0800e63d
 800e5a4:	0800e63d 	.word	0x0800e63d
 800e5a8:	0800e63d 	.word	0x0800e63d
 800e5ac:	0800e63d 	.word	0x0800e63d
 800e5b0:	0800e63d 	.word	0x0800e63d
 800e5b4:	0800e63d 	.word	0x0800e63d
 800e5b8:	0800e63d 	.word	0x0800e63d
 800e5bc:	0800e62f 	.word	0x0800e62f
 800e5c0:	2b40      	cmp	r3, #64	; 0x40
 800e5c2:	d037      	beq.n	800e634 <UART_SetConfig+0x6bc>
 800e5c4:	e03a      	b.n	800e63c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e5c6:	f7fe fb19 	bl	800cbfc <HAL_RCCEx_GetD3PCLK1Freq>
 800e5ca:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e5cc:	e03c      	b.n	800e648 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e5ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	f7fe fb28 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e5d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e5dc:	e034      	b.n	800e648 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e5de:	f107 0318 	add.w	r3, r7, #24
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	f7fe fc74 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e5e8:	69fb      	ldr	r3, [r7, #28]
 800e5ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e5ec:	e02c      	b.n	800e648 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e5ee:	4b09      	ldr	r3, [pc, #36]	; (800e614 <UART_SetConfig+0x69c>)
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	f003 0320 	and.w	r3, r3, #32
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d016      	beq.n	800e628 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e5fa:	4b06      	ldr	r3, [pc, #24]	; (800e614 <UART_SetConfig+0x69c>)
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	08db      	lsrs	r3, r3, #3
 800e600:	f003 0303 	and.w	r3, r3, #3
 800e604:	4a07      	ldr	r2, [pc, #28]	; (800e624 <UART_SetConfig+0x6ac>)
 800e606:	fa22 f303 	lsr.w	r3, r2, r3
 800e60a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e60c:	e01c      	b.n	800e648 <UART_SetConfig+0x6d0>
 800e60e:	bf00      	nop
 800e610:	40011400 	.word	0x40011400
 800e614:	58024400 	.word	0x58024400
 800e618:	40007800 	.word	0x40007800
 800e61c:	40007c00 	.word	0x40007c00
 800e620:	58000c00 	.word	0x58000c00
 800e624:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800e628:	4b9d      	ldr	r3, [pc, #628]	; (800e8a0 <UART_SetConfig+0x928>)
 800e62a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e62c:	e00c      	b.n	800e648 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e62e:	4b9d      	ldr	r3, [pc, #628]	; (800e8a4 <UART_SetConfig+0x92c>)
 800e630:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e632:	e009      	b.n	800e648 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e634:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e638:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e63a:	e005      	b.n	800e648 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800e63c:	2300      	movs	r3, #0
 800e63e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e640:	2301      	movs	r3, #1
 800e642:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e646:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	f000 81de 	beq.w	800ea0c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e650:	697b      	ldr	r3, [r7, #20]
 800e652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e654:	4a94      	ldr	r2, [pc, #592]	; (800e8a8 <UART_SetConfig+0x930>)
 800e656:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e65a:	461a      	mov	r2, r3
 800e65c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e65e:	fbb3 f3f2 	udiv	r3, r3, r2
 800e662:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e664:	697b      	ldr	r3, [r7, #20]
 800e666:	685a      	ldr	r2, [r3, #4]
 800e668:	4613      	mov	r3, r2
 800e66a:	005b      	lsls	r3, r3, #1
 800e66c:	4413      	add	r3, r2
 800e66e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e670:	429a      	cmp	r2, r3
 800e672:	d305      	bcc.n	800e680 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e674:	697b      	ldr	r3, [r7, #20]
 800e676:	685b      	ldr	r3, [r3, #4]
 800e678:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e67a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e67c:	429a      	cmp	r2, r3
 800e67e:	d903      	bls.n	800e688 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800e680:	2301      	movs	r3, #1
 800e682:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e686:	e1c1      	b.n	800ea0c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e688:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e68a:	2200      	movs	r2, #0
 800e68c:	60bb      	str	r3, [r7, #8]
 800e68e:	60fa      	str	r2, [r7, #12]
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e694:	4a84      	ldr	r2, [pc, #528]	; (800e8a8 <UART_SetConfig+0x930>)
 800e696:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e69a:	b29b      	uxth	r3, r3
 800e69c:	2200      	movs	r2, #0
 800e69e:	603b      	str	r3, [r7, #0]
 800e6a0:	607a      	str	r2, [r7, #4]
 800e6a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e6a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e6aa:	f7f3 fbe9 	bl	8001e80 <__aeabi_uldivmod>
 800e6ae:	4602      	mov	r2, r0
 800e6b0:	460b      	mov	r3, r1
 800e6b2:	4610      	mov	r0, r2
 800e6b4:	4619      	mov	r1, r3
 800e6b6:	f04f 0200 	mov.w	r2, #0
 800e6ba:	f04f 0300 	mov.w	r3, #0
 800e6be:	020b      	lsls	r3, r1, #8
 800e6c0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e6c4:	0202      	lsls	r2, r0, #8
 800e6c6:	6979      	ldr	r1, [r7, #20]
 800e6c8:	6849      	ldr	r1, [r1, #4]
 800e6ca:	0849      	lsrs	r1, r1, #1
 800e6cc:	2000      	movs	r0, #0
 800e6ce:	460c      	mov	r4, r1
 800e6d0:	4605      	mov	r5, r0
 800e6d2:	eb12 0804 	adds.w	r8, r2, r4
 800e6d6:	eb43 0905 	adc.w	r9, r3, r5
 800e6da:	697b      	ldr	r3, [r7, #20]
 800e6dc:	685b      	ldr	r3, [r3, #4]
 800e6de:	2200      	movs	r2, #0
 800e6e0:	469a      	mov	sl, r3
 800e6e2:	4693      	mov	fp, r2
 800e6e4:	4652      	mov	r2, sl
 800e6e6:	465b      	mov	r3, fp
 800e6e8:	4640      	mov	r0, r8
 800e6ea:	4649      	mov	r1, r9
 800e6ec:	f7f3 fbc8 	bl	8001e80 <__aeabi_uldivmod>
 800e6f0:	4602      	mov	r2, r0
 800e6f2:	460b      	mov	r3, r1
 800e6f4:	4613      	mov	r3, r2
 800e6f6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e6f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e6fe:	d308      	bcc.n	800e712 <UART_SetConfig+0x79a>
 800e700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e702:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e706:	d204      	bcs.n	800e712 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800e708:	697b      	ldr	r3, [r7, #20]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e70e:	60da      	str	r2, [r3, #12]
 800e710:	e17c      	b.n	800ea0c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800e712:	2301      	movs	r3, #1
 800e714:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e718:	e178      	b.n	800ea0c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e71a:	697b      	ldr	r3, [r7, #20]
 800e71c:	69db      	ldr	r3, [r3, #28]
 800e71e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e722:	f040 80c5 	bne.w	800e8b0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800e726:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e72a:	2b20      	cmp	r3, #32
 800e72c:	dc48      	bgt.n	800e7c0 <UART_SetConfig+0x848>
 800e72e:	2b00      	cmp	r3, #0
 800e730:	db7b      	blt.n	800e82a <UART_SetConfig+0x8b2>
 800e732:	2b20      	cmp	r3, #32
 800e734:	d879      	bhi.n	800e82a <UART_SetConfig+0x8b2>
 800e736:	a201      	add	r2, pc, #4	; (adr r2, 800e73c <UART_SetConfig+0x7c4>)
 800e738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e73c:	0800e7c7 	.word	0x0800e7c7
 800e740:	0800e7cf 	.word	0x0800e7cf
 800e744:	0800e82b 	.word	0x0800e82b
 800e748:	0800e82b 	.word	0x0800e82b
 800e74c:	0800e7d7 	.word	0x0800e7d7
 800e750:	0800e82b 	.word	0x0800e82b
 800e754:	0800e82b 	.word	0x0800e82b
 800e758:	0800e82b 	.word	0x0800e82b
 800e75c:	0800e7e7 	.word	0x0800e7e7
 800e760:	0800e82b 	.word	0x0800e82b
 800e764:	0800e82b 	.word	0x0800e82b
 800e768:	0800e82b 	.word	0x0800e82b
 800e76c:	0800e82b 	.word	0x0800e82b
 800e770:	0800e82b 	.word	0x0800e82b
 800e774:	0800e82b 	.word	0x0800e82b
 800e778:	0800e82b 	.word	0x0800e82b
 800e77c:	0800e7f7 	.word	0x0800e7f7
 800e780:	0800e82b 	.word	0x0800e82b
 800e784:	0800e82b 	.word	0x0800e82b
 800e788:	0800e82b 	.word	0x0800e82b
 800e78c:	0800e82b 	.word	0x0800e82b
 800e790:	0800e82b 	.word	0x0800e82b
 800e794:	0800e82b 	.word	0x0800e82b
 800e798:	0800e82b 	.word	0x0800e82b
 800e79c:	0800e82b 	.word	0x0800e82b
 800e7a0:	0800e82b 	.word	0x0800e82b
 800e7a4:	0800e82b 	.word	0x0800e82b
 800e7a8:	0800e82b 	.word	0x0800e82b
 800e7ac:	0800e82b 	.word	0x0800e82b
 800e7b0:	0800e82b 	.word	0x0800e82b
 800e7b4:	0800e82b 	.word	0x0800e82b
 800e7b8:	0800e82b 	.word	0x0800e82b
 800e7bc:	0800e81d 	.word	0x0800e81d
 800e7c0:	2b40      	cmp	r3, #64	; 0x40
 800e7c2:	d02e      	beq.n	800e822 <UART_SetConfig+0x8aa>
 800e7c4:	e031      	b.n	800e82a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e7c6:	f7fc fa47 	bl	800ac58 <HAL_RCC_GetPCLK1Freq>
 800e7ca:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e7cc:	e033      	b.n	800e836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e7ce:	f7fc fa59 	bl	800ac84 <HAL_RCC_GetPCLK2Freq>
 800e7d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e7d4:	e02f      	b.n	800e836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e7d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e7da:	4618      	mov	r0, r3
 800e7dc:	f7fe fa24 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e7e4:	e027      	b.n	800e836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e7e6:	f107 0318 	add.w	r3, r7, #24
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f7fe fb70 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e7f0:	69fb      	ldr	r3, [r7, #28]
 800e7f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e7f4:	e01f      	b.n	800e836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e7f6:	4b2d      	ldr	r3, [pc, #180]	; (800e8ac <UART_SetConfig+0x934>)
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	f003 0320 	and.w	r3, r3, #32
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d009      	beq.n	800e816 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e802:	4b2a      	ldr	r3, [pc, #168]	; (800e8ac <UART_SetConfig+0x934>)
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	08db      	lsrs	r3, r3, #3
 800e808:	f003 0303 	and.w	r3, r3, #3
 800e80c:	4a24      	ldr	r2, [pc, #144]	; (800e8a0 <UART_SetConfig+0x928>)
 800e80e:	fa22 f303 	lsr.w	r3, r2, r3
 800e812:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e814:	e00f      	b.n	800e836 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800e816:	4b22      	ldr	r3, [pc, #136]	; (800e8a0 <UART_SetConfig+0x928>)
 800e818:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e81a:	e00c      	b.n	800e836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e81c:	4b21      	ldr	r3, [pc, #132]	; (800e8a4 <UART_SetConfig+0x92c>)
 800e81e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e820:	e009      	b.n	800e836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e822:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e826:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e828:	e005      	b.n	800e836 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800e82a:	2300      	movs	r3, #0
 800e82c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e82e:	2301      	movs	r3, #1
 800e830:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e834:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e836:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e838:	2b00      	cmp	r3, #0
 800e83a:	f000 80e7 	beq.w	800ea0c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e83e:	697b      	ldr	r3, [r7, #20]
 800e840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e842:	4a19      	ldr	r2, [pc, #100]	; (800e8a8 <UART_SetConfig+0x930>)
 800e844:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e848:	461a      	mov	r2, r3
 800e84a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e84c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e850:	005a      	lsls	r2, r3, #1
 800e852:	697b      	ldr	r3, [r7, #20]
 800e854:	685b      	ldr	r3, [r3, #4]
 800e856:	085b      	lsrs	r3, r3, #1
 800e858:	441a      	add	r2, r3
 800e85a:	697b      	ldr	r3, [r7, #20]
 800e85c:	685b      	ldr	r3, [r3, #4]
 800e85e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e862:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e866:	2b0f      	cmp	r3, #15
 800e868:	d916      	bls.n	800e898 <UART_SetConfig+0x920>
 800e86a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e86c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e870:	d212      	bcs.n	800e898 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e874:	b29b      	uxth	r3, r3
 800e876:	f023 030f 	bic.w	r3, r3, #15
 800e87a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e87c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e87e:	085b      	lsrs	r3, r3, #1
 800e880:	b29b      	uxth	r3, r3
 800e882:	f003 0307 	and.w	r3, r3, #7
 800e886:	b29a      	uxth	r2, r3
 800e888:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e88a:	4313      	orrs	r3, r2
 800e88c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800e88e:	697b      	ldr	r3, [r7, #20]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e894:	60da      	str	r2, [r3, #12]
 800e896:	e0b9      	b.n	800ea0c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800e898:	2301      	movs	r3, #1
 800e89a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e89e:	e0b5      	b.n	800ea0c <UART_SetConfig+0xa94>
 800e8a0:	03d09000 	.word	0x03d09000
 800e8a4:	003d0900 	.word	0x003d0900
 800e8a8:	0801f448 	.word	0x0801f448
 800e8ac:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800e8b0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e8b4:	2b20      	cmp	r3, #32
 800e8b6:	dc49      	bgt.n	800e94c <UART_SetConfig+0x9d4>
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	db7c      	blt.n	800e9b6 <UART_SetConfig+0xa3e>
 800e8bc:	2b20      	cmp	r3, #32
 800e8be:	d87a      	bhi.n	800e9b6 <UART_SetConfig+0xa3e>
 800e8c0:	a201      	add	r2, pc, #4	; (adr r2, 800e8c8 <UART_SetConfig+0x950>)
 800e8c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8c6:	bf00      	nop
 800e8c8:	0800e953 	.word	0x0800e953
 800e8cc:	0800e95b 	.word	0x0800e95b
 800e8d0:	0800e9b7 	.word	0x0800e9b7
 800e8d4:	0800e9b7 	.word	0x0800e9b7
 800e8d8:	0800e963 	.word	0x0800e963
 800e8dc:	0800e9b7 	.word	0x0800e9b7
 800e8e0:	0800e9b7 	.word	0x0800e9b7
 800e8e4:	0800e9b7 	.word	0x0800e9b7
 800e8e8:	0800e973 	.word	0x0800e973
 800e8ec:	0800e9b7 	.word	0x0800e9b7
 800e8f0:	0800e9b7 	.word	0x0800e9b7
 800e8f4:	0800e9b7 	.word	0x0800e9b7
 800e8f8:	0800e9b7 	.word	0x0800e9b7
 800e8fc:	0800e9b7 	.word	0x0800e9b7
 800e900:	0800e9b7 	.word	0x0800e9b7
 800e904:	0800e9b7 	.word	0x0800e9b7
 800e908:	0800e983 	.word	0x0800e983
 800e90c:	0800e9b7 	.word	0x0800e9b7
 800e910:	0800e9b7 	.word	0x0800e9b7
 800e914:	0800e9b7 	.word	0x0800e9b7
 800e918:	0800e9b7 	.word	0x0800e9b7
 800e91c:	0800e9b7 	.word	0x0800e9b7
 800e920:	0800e9b7 	.word	0x0800e9b7
 800e924:	0800e9b7 	.word	0x0800e9b7
 800e928:	0800e9b7 	.word	0x0800e9b7
 800e92c:	0800e9b7 	.word	0x0800e9b7
 800e930:	0800e9b7 	.word	0x0800e9b7
 800e934:	0800e9b7 	.word	0x0800e9b7
 800e938:	0800e9b7 	.word	0x0800e9b7
 800e93c:	0800e9b7 	.word	0x0800e9b7
 800e940:	0800e9b7 	.word	0x0800e9b7
 800e944:	0800e9b7 	.word	0x0800e9b7
 800e948:	0800e9a9 	.word	0x0800e9a9
 800e94c:	2b40      	cmp	r3, #64	; 0x40
 800e94e:	d02e      	beq.n	800e9ae <UART_SetConfig+0xa36>
 800e950:	e031      	b.n	800e9b6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e952:	f7fc f981 	bl	800ac58 <HAL_RCC_GetPCLK1Freq>
 800e956:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e958:	e033      	b.n	800e9c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e95a:	f7fc f993 	bl	800ac84 <HAL_RCC_GetPCLK2Freq>
 800e95e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e960:	e02f      	b.n	800e9c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e962:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e966:	4618      	mov	r0, r3
 800e968:	f7fe f95e 	bl	800cc28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e96c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e96e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e970:	e027      	b.n	800e9c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e972:	f107 0318 	add.w	r3, r7, #24
 800e976:	4618      	mov	r0, r3
 800e978:	f7fe faaa 	bl	800ced0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e97c:	69fb      	ldr	r3, [r7, #28]
 800e97e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e980:	e01f      	b.n	800e9c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e982:	4b2d      	ldr	r3, [pc, #180]	; (800ea38 <UART_SetConfig+0xac0>)
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	f003 0320 	and.w	r3, r3, #32
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d009      	beq.n	800e9a2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e98e:	4b2a      	ldr	r3, [pc, #168]	; (800ea38 <UART_SetConfig+0xac0>)
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	08db      	lsrs	r3, r3, #3
 800e994:	f003 0303 	and.w	r3, r3, #3
 800e998:	4a28      	ldr	r2, [pc, #160]	; (800ea3c <UART_SetConfig+0xac4>)
 800e99a:	fa22 f303 	lsr.w	r3, r2, r3
 800e99e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e9a0:	e00f      	b.n	800e9c2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800e9a2:	4b26      	ldr	r3, [pc, #152]	; (800ea3c <UART_SetConfig+0xac4>)
 800e9a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e9a6:	e00c      	b.n	800e9c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e9a8:	4b25      	ldr	r3, [pc, #148]	; (800ea40 <UART_SetConfig+0xac8>)
 800e9aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e9ac:	e009      	b.n	800e9c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e9ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e9b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e9b4:	e005      	b.n	800e9c2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e9ba:	2301      	movs	r3, #1
 800e9bc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e9c0:	bf00      	nop
    }

    if (pclk != 0U)
 800e9c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d021      	beq.n	800ea0c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e9c8:	697b      	ldr	r3, [r7, #20]
 800e9ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9cc:	4a1d      	ldr	r2, [pc, #116]	; (800ea44 <UART_SetConfig+0xacc>)
 800e9ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9d2:	461a      	mov	r2, r3
 800e9d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9d6:	fbb3 f2f2 	udiv	r2, r3, r2
 800e9da:	697b      	ldr	r3, [r7, #20]
 800e9dc:	685b      	ldr	r3, [r3, #4]
 800e9de:	085b      	lsrs	r3, r3, #1
 800e9e0:	441a      	add	r2, r3
 800e9e2:	697b      	ldr	r3, [r7, #20]
 800e9e4:	685b      	ldr	r3, [r3, #4]
 800e9e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9ea:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e9ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9ee:	2b0f      	cmp	r3, #15
 800e9f0:	d909      	bls.n	800ea06 <UART_SetConfig+0xa8e>
 800e9f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e9f8:	d205      	bcs.n	800ea06 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e9fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9fc:	b29a      	uxth	r2, r3
 800e9fe:	697b      	ldr	r3, [r7, #20]
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	60da      	str	r2, [r3, #12]
 800ea04:	e002      	b.n	800ea0c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ea06:	2301      	movs	r3, #1
 800ea08:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ea0c:	697b      	ldr	r3, [r7, #20]
 800ea0e:	2201      	movs	r2, #1
 800ea10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ea14:	697b      	ldr	r3, [r7, #20]
 800ea16:	2201      	movs	r2, #1
 800ea18:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ea1c:	697b      	ldr	r3, [r7, #20]
 800ea1e:	2200      	movs	r2, #0
 800ea20:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800ea22:	697b      	ldr	r3, [r7, #20]
 800ea24:	2200      	movs	r2, #0
 800ea26:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800ea28:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800ea2c:	4618      	mov	r0, r3
 800ea2e:	3748      	adds	r7, #72	; 0x48
 800ea30:	46bd      	mov	sp, r7
 800ea32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ea36:	bf00      	nop
 800ea38:	58024400 	.word	0x58024400
 800ea3c:	03d09000 	.word	0x03d09000
 800ea40:	003d0900 	.word	0x003d0900
 800ea44:	0801f448 	.word	0x0801f448

0800ea48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ea48:	b480      	push	{r7}
 800ea4a:	b083      	sub	sp, #12
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea54:	f003 0301 	and.w	r3, r3, #1
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d00a      	beq.n	800ea72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	685b      	ldr	r3, [r3, #4]
 800ea62:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	430a      	orrs	r2, r1
 800ea70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea76:	f003 0302 	and.w	r3, r3, #2
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d00a      	beq.n	800ea94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	685b      	ldr	r3, [r3, #4]
 800ea84:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	430a      	orrs	r2, r1
 800ea92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea98:	f003 0304 	and.w	r3, r3, #4
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d00a      	beq.n	800eab6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	685b      	ldr	r3, [r3, #4]
 800eaa6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	430a      	orrs	r2, r1
 800eab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eaba:	f003 0308 	and.w	r3, r3, #8
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d00a      	beq.n	800ead8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	685b      	ldr	r3, [r3, #4]
 800eac8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	430a      	orrs	r2, r1
 800ead6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eadc:	f003 0310 	and.w	r3, r3, #16
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d00a      	beq.n	800eafa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	689b      	ldr	r3, [r3, #8]
 800eaea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	430a      	orrs	r2, r1
 800eaf8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eafe:	f003 0320 	and.w	r3, r3, #32
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d00a      	beq.n	800eb1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	689b      	ldr	r3, [r3, #8]
 800eb0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	430a      	orrs	r2, r1
 800eb1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d01a      	beq.n	800eb5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	685b      	ldr	r3, [r3, #4]
 800eb2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	430a      	orrs	r2, r1
 800eb3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800eb46:	d10a      	bne.n	800eb5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	685b      	ldr	r3, [r3, #4]
 800eb4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	430a      	orrs	r2, r1
 800eb5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d00a      	beq.n	800eb80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	685b      	ldr	r3, [r3, #4]
 800eb70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	430a      	orrs	r2, r1
 800eb7e:	605a      	str	r2, [r3, #4]
  }
}
 800eb80:	bf00      	nop
 800eb82:	370c      	adds	r7, #12
 800eb84:	46bd      	mov	sp, r7
 800eb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8a:	4770      	bx	lr

0800eb8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b098      	sub	sp, #96	; 0x60
 800eb90:	af02      	add	r7, sp, #8
 800eb92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	2200      	movs	r2, #0
 800eb98:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800eb9c:	f7f5 faf6 	bl	800418c <HAL_GetTick>
 800eba0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	f003 0308 	and.w	r3, r3, #8
 800ebac:	2b08      	cmp	r3, #8
 800ebae:	d12f      	bne.n	800ec10 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ebb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ebb4:	9300      	str	r3, [sp, #0]
 800ebb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ebb8:	2200      	movs	r2, #0
 800ebba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ebbe:	6878      	ldr	r0, [r7, #4]
 800ebc0:	f000 f88e 	bl	800ece0 <UART_WaitOnFlagUntilTimeout>
 800ebc4:	4603      	mov	r3, r0
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d022      	beq.n	800ec10 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	681b      	ldr	r3, [r3, #0]
 800ebce:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebd2:	e853 3f00 	ldrex	r3, [r3]
 800ebd6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ebd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ebde:	653b      	str	r3, [r7, #80]	; 0x50
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	461a      	mov	r2, r3
 800ebe6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ebe8:	647b      	str	r3, [r7, #68]	; 0x44
 800ebea:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ebee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ebf0:	e841 2300 	strex	r3, r2, [r1]
 800ebf4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ebf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d1e6      	bne.n	800ebca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	2220      	movs	r2, #32
 800ec00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	2200      	movs	r2, #0
 800ec08:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ec0c:	2303      	movs	r3, #3
 800ec0e:	e063      	b.n	800ecd8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	f003 0304 	and.w	r3, r3, #4
 800ec1a:	2b04      	cmp	r3, #4
 800ec1c:	d149      	bne.n	800ecb2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ec1e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ec22:	9300      	str	r3, [sp, #0]
 800ec24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ec26:	2200      	movs	r2, #0
 800ec28:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ec2c:	6878      	ldr	r0, [r7, #4]
 800ec2e:	f000 f857 	bl	800ece0 <UART_WaitOnFlagUntilTimeout>
 800ec32:	4603      	mov	r3, r0
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d03c      	beq.n	800ecb2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec40:	e853 3f00 	ldrex	r3, [r3]
 800ec44:	623b      	str	r3, [r7, #32]
   return(result);
 800ec46:	6a3b      	ldr	r3, [r7, #32]
 800ec48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ec4c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	461a      	mov	r2, r3
 800ec54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ec56:	633b      	str	r3, [r7, #48]	; 0x30
 800ec58:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ec5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec5e:	e841 2300 	strex	r3, r2, [r1]
 800ec62:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ec64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d1e6      	bne.n	800ec38 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	3308      	adds	r3, #8
 800ec70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec72:	693b      	ldr	r3, [r7, #16]
 800ec74:	e853 3f00 	ldrex	r3, [r3]
 800ec78:	60fb      	str	r3, [r7, #12]
   return(result);
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	f023 0301 	bic.w	r3, r3, #1
 800ec80:	64bb      	str	r3, [r7, #72]	; 0x48
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	3308      	adds	r3, #8
 800ec88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ec8a:	61fa      	str	r2, [r7, #28]
 800ec8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec8e:	69b9      	ldr	r1, [r7, #24]
 800ec90:	69fa      	ldr	r2, [r7, #28]
 800ec92:	e841 2300 	strex	r3, r2, [r1]
 800ec96:	617b      	str	r3, [r7, #20]
   return(result);
 800ec98:	697b      	ldr	r3, [r7, #20]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d1e5      	bne.n	800ec6a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2220      	movs	r2, #32
 800eca2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	2200      	movs	r2, #0
 800ecaa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ecae:	2303      	movs	r3, #3
 800ecb0:	e012      	b.n	800ecd8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	2220      	movs	r2, #32
 800ecb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	2220      	movs	r2, #32
 800ecbe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	2200      	movs	r2, #0
 800ecc6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	2200      	movs	r2, #0
 800eccc:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ecd6:	2300      	movs	r3, #0
}
 800ecd8:	4618      	mov	r0, r3
 800ecda:	3758      	adds	r7, #88	; 0x58
 800ecdc:	46bd      	mov	sp, r7
 800ecde:	bd80      	pop	{r7, pc}

0800ece0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b084      	sub	sp, #16
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	60f8      	str	r0, [r7, #12]
 800ece8:	60b9      	str	r1, [r7, #8]
 800ecea:	603b      	str	r3, [r7, #0]
 800ecec:	4613      	mov	r3, r2
 800ecee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ecf0:	e049      	b.n	800ed86 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ecf2:	69bb      	ldr	r3, [r7, #24]
 800ecf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecf8:	d045      	beq.n	800ed86 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ecfa:	f7f5 fa47 	bl	800418c <HAL_GetTick>
 800ecfe:	4602      	mov	r2, r0
 800ed00:	683b      	ldr	r3, [r7, #0]
 800ed02:	1ad3      	subs	r3, r2, r3
 800ed04:	69ba      	ldr	r2, [r7, #24]
 800ed06:	429a      	cmp	r2, r3
 800ed08:	d302      	bcc.n	800ed10 <UART_WaitOnFlagUntilTimeout+0x30>
 800ed0a:	69bb      	ldr	r3, [r7, #24]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d101      	bne.n	800ed14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ed10:	2303      	movs	r3, #3
 800ed12:	e048      	b.n	800eda6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	f003 0304 	and.w	r3, r3, #4
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d031      	beq.n	800ed86 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	69db      	ldr	r3, [r3, #28]
 800ed28:	f003 0308 	and.w	r3, r3, #8
 800ed2c:	2b08      	cmp	r3, #8
 800ed2e:	d110      	bne.n	800ed52 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	2208      	movs	r2, #8
 800ed36:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800ed38:	68f8      	ldr	r0, [r7, #12]
 800ed3a:	f000 f839 	bl	800edb0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	2208      	movs	r2, #8
 800ed42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	2200      	movs	r2, #0
 800ed4a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800ed4e:	2301      	movs	r3, #1
 800ed50:	e029      	b.n	800eda6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	69db      	ldr	r3, [r3, #28]
 800ed58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ed5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ed60:	d111      	bne.n	800ed86 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ed6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ed6c:	68f8      	ldr	r0, [r7, #12]
 800ed6e:	f000 f81f 	bl	800edb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	2220      	movs	r2, #32
 800ed76:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	2200      	movs	r2, #0
 800ed7e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800ed82:	2303      	movs	r3, #3
 800ed84:	e00f      	b.n	800eda6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	69da      	ldr	r2, [r3, #28]
 800ed8c:	68bb      	ldr	r3, [r7, #8]
 800ed8e:	4013      	ands	r3, r2
 800ed90:	68ba      	ldr	r2, [r7, #8]
 800ed92:	429a      	cmp	r2, r3
 800ed94:	bf0c      	ite	eq
 800ed96:	2301      	moveq	r3, #1
 800ed98:	2300      	movne	r3, #0
 800ed9a:	b2db      	uxtb	r3, r3
 800ed9c:	461a      	mov	r2, r3
 800ed9e:	79fb      	ldrb	r3, [r7, #7]
 800eda0:	429a      	cmp	r2, r3
 800eda2:	d0a6      	beq.n	800ecf2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800eda4:	2300      	movs	r3, #0
}
 800eda6:	4618      	mov	r0, r3
 800eda8:	3710      	adds	r7, #16
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}
	...

0800edb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800edb0:	b480      	push	{r7}
 800edb2:	b095      	sub	sp, #84	; 0x54
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edc0:	e853 3f00 	ldrex	r3, [r3]
 800edc4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800edc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800edcc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	461a      	mov	r2, r3
 800edd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800edd6:	643b      	str	r3, [r7, #64]	; 0x40
 800edd8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edda:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800eddc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800edde:	e841 2300 	strex	r3, r2, [r1]
 800ede2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ede4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d1e6      	bne.n	800edb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	3308      	adds	r3, #8
 800edf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edf2:	6a3b      	ldr	r3, [r7, #32]
 800edf4:	e853 3f00 	ldrex	r3, [r3]
 800edf8:	61fb      	str	r3, [r7, #28]
   return(result);
 800edfa:	69fa      	ldr	r2, [r7, #28]
 800edfc:	4b1e      	ldr	r3, [pc, #120]	; (800ee78 <UART_EndRxTransfer+0xc8>)
 800edfe:	4013      	ands	r3, r2
 800ee00:	64bb      	str	r3, [r7, #72]	; 0x48
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	3308      	adds	r3, #8
 800ee08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ee0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ee0c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ee10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ee12:	e841 2300 	strex	r3, r2, [r1]
 800ee16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ee18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d1e5      	bne.n	800edea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ee22:	2b01      	cmp	r3, #1
 800ee24:	d118      	bne.n	800ee58 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	e853 3f00 	ldrex	r3, [r3]
 800ee32:	60bb      	str	r3, [r7, #8]
   return(result);
 800ee34:	68bb      	ldr	r3, [r7, #8]
 800ee36:	f023 0310 	bic.w	r3, r3, #16
 800ee3a:	647b      	str	r3, [r7, #68]	; 0x44
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	461a      	mov	r2, r3
 800ee42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ee44:	61bb      	str	r3, [r7, #24]
 800ee46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee48:	6979      	ldr	r1, [r7, #20]
 800ee4a:	69ba      	ldr	r2, [r7, #24]
 800ee4c:	e841 2300 	strex	r3, r2, [r1]
 800ee50:	613b      	str	r3, [r7, #16]
   return(result);
 800ee52:	693b      	ldr	r3, [r7, #16]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d1e6      	bne.n	800ee26 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2220      	movs	r2, #32
 800ee5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2200      	movs	r2, #0
 800ee64:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	2200      	movs	r2, #0
 800ee6a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800ee6c:	bf00      	nop
 800ee6e:	3754      	adds	r7, #84	; 0x54
 800ee70:	46bd      	mov	sp, r7
 800ee72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee76:	4770      	bx	lr
 800ee78:	effffffe 	.word	0xeffffffe

0800ee7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ee7c:	b480      	push	{r7}
 800ee7e:	b085      	sub	sp, #20
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ee8a:	2b01      	cmp	r3, #1
 800ee8c:	d101      	bne.n	800ee92 <HAL_UARTEx_DisableFifoMode+0x16>
 800ee8e:	2302      	movs	r3, #2
 800ee90:	e027      	b.n	800eee2 <HAL_UARTEx_DisableFifoMode+0x66>
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	2201      	movs	r2, #1
 800ee96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	2224      	movs	r2, #36	; 0x24
 800ee9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	681a      	ldr	r2, [r3, #0]
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	f022 0201 	bic.w	r2, r2, #1
 800eeb8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800eec0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	2200      	movs	r2, #0
 800eec6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	68fa      	ldr	r2, [r7, #12]
 800eece:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2220      	movs	r2, #32
 800eed4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	2200      	movs	r2, #0
 800eedc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800eee0:	2300      	movs	r3, #0
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	3714      	adds	r7, #20
 800eee6:	46bd      	mov	sp, r7
 800eee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeec:	4770      	bx	lr

0800eeee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800eeee:	b580      	push	{r7, lr}
 800eef0:	b084      	sub	sp, #16
 800eef2:	af00      	add	r7, sp, #0
 800eef4:	6078      	str	r0, [r7, #4]
 800eef6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800eefe:	2b01      	cmp	r3, #1
 800ef00:	d101      	bne.n	800ef06 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ef02:	2302      	movs	r3, #2
 800ef04:	e02d      	b.n	800ef62 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	2201      	movs	r2, #1
 800ef0a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	2224      	movs	r2, #36	; 0x24
 800ef12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	681a      	ldr	r2, [r3, #0]
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	f022 0201 	bic.w	r2, r2, #1
 800ef2c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	689b      	ldr	r3, [r3, #8]
 800ef34:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	683a      	ldr	r2, [r7, #0]
 800ef3e:	430a      	orrs	r2, r1
 800ef40:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ef42:	6878      	ldr	r0, [r7, #4]
 800ef44:	f000 f850 	bl	800efe8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	68fa      	ldr	r2, [r7, #12]
 800ef4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	2220      	movs	r2, #32
 800ef54:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ef60:	2300      	movs	r3, #0
}
 800ef62:	4618      	mov	r0, r3
 800ef64:	3710      	adds	r7, #16
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}

0800ef6a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ef6a:	b580      	push	{r7, lr}
 800ef6c:	b084      	sub	sp, #16
 800ef6e:	af00      	add	r7, sp, #0
 800ef70:	6078      	str	r0, [r7, #4]
 800ef72:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ef7a:	2b01      	cmp	r3, #1
 800ef7c:	d101      	bne.n	800ef82 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ef7e:	2302      	movs	r3, #2
 800ef80:	e02d      	b.n	800efde <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	2201      	movs	r2, #1
 800ef86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	2224      	movs	r2, #36	; 0x24
 800ef8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	681a      	ldr	r2, [r3, #0]
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	f022 0201 	bic.w	r2, r2, #1
 800efa8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	689b      	ldr	r3, [r3, #8]
 800efb0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	683a      	ldr	r2, [r7, #0]
 800efba:	430a      	orrs	r2, r1
 800efbc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800efbe:	6878      	ldr	r0, [r7, #4]
 800efc0:	f000 f812 	bl	800efe8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	68fa      	ldr	r2, [r7, #12]
 800efca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2220      	movs	r2, #32
 800efd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	2200      	movs	r2, #0
 800efd8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800efdc:	2300      	movs	r3, #0
}
 800efde:	4618      	mov	r0, r3
 800efe0:	3710      	adds	r7, #16
 800efe2:	46bd      	mov	sp, r7
 800efe4:	bd80      	pop	{r7, pc}
	...

0800efe8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800efe8:	b480      	push	{r7}
 800efea:	b085      	sub	sp, #20
 800efec:	af00      	add	r7, sp, #0
 800efee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d108      	bne.n	800f00a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2201      	movs	r2, #1
 800effc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	2201      	movs	r2, #1
 800f004:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f008:	e031      	b.n	800f06e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f00a:	2310      	movs	r3, #16
 800f00c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f00e:	2310      	movs	r3, #16
 800f010:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	689b      	ldr	r3, [r3, #8]
 800f018:	0e5b      	lsrs	r3, r3, #25
 800f01a:	b2db      	uxtb	r3, r3
 800f01c:	f003 0307 	and.w	r3, r3, #7
 800f020:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	689b      	ldr	r3, [r3, #8]
 800f028:	0f5b      	lsrs	r3, r3, #29
 800f02a:	b2db      	uxtb	r3, r3
 800f02c:	f003 0307 	and.w	r3, r3, #7
 800f030:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f032:	7bbb      	ldrb	r3, [r7, #14]
 800f034:	7b3a      	ldrb	r2, [r7, #12]
 800f036:	4911      	ldr	r1, [pc, #68]	; (800f07c <UARTEx_SetNbDataToProcess+0x94>)
 800f038:	5c8a      	ldrb	r2, [r1, r2]
 800f03a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f03e:	7b3a      	ldrb	r2, [r7, #12]
 800f040:	490f      	ldr	r1, [pc, #60]	; (800f080 <UARTEx_SetNbDataToProcess+0x98>)
 800f042:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f044:	fb93 f3f2 	sdiv	r3, r3, r2
 800f048:	b29a      	uxth	r2, r3
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f050:	7bfb      	ldrb	r3, [r7, #15]
 800f052:	7b7a      	ldrb	r2, [r7, #13]
 800f054:	4909      	ldr	r1, [pc, #36]	; (800f07c <UARTEx_SetNbDataToProcess+0x94>)
 800f056:	5c8a      	ldrb	r2, [r1, r2]
 800f058:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f05c:	7b7a      	ldrb	r2, [r7, #13]
 800f05e:	4908      	ldr	r1, [pc, #32]	; (800f080 <UARTEx_SetNbDataToProcess+0x98>)
 800f060:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f062:	fb93 f3f2 	sdiv	r3, r3, r2
 800f066:	b29a      	uxth	r2, r3
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f06e:	bf00      	nop
 800f070:	3714      	adds	r7, #20
 800f072:	46bd      	mov	sp, r7
 800f074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f078:	4770      	bx	lr
 800f07a:	bf00      	nop
 800f07c:	0801f460 	.word	0x0801f460
 800f080:	0801f468 	.word	0x0801f468

0800f084 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b084      	sub	sp, #16
 800f088:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800f08a:	4b87      	ldr	r3, [pc, #540]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f08c:	22c0      	movs	r2, #192	; 0xc0
 800f08e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800f090:	4b85      	ldr	r3, [pc, #532]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f092:	22a8      	movs	r2, #168	; 0xa8
 800f094:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800f096:	4b84      	ldr	r3, [pc, #528]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f098:	2201      	movs	r2, #1
 800f09a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 800f09c:	4b82      	ldr	r3, [pc, #520]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f09e:	220a      	movs	r2, #10
 800f0a0:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800f0a2:	4b82      	ldr	r3, [pc, #520]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f0a4:	22ff      	movs	r2, #255	; 0xff
 800f0a6:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800f0a8:	4b80      	ldr	r3, [pc, #512]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f0aa:	22ff      	movs	r2, #255	; 0xff
 800f0ac:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 0;
 800f0ae:	4b7f      	ldr	r3, [pc, #508]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f0b0:	2200      	movs	r2, #0
 800f0b2:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800f0b4:	4b7d      	ldr	r3, [pc, #500]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f0b6:	2200      	movs	r2, #0
 800f0b8:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800f0ba:	4b7d      	ldr	r3, [pc, #500]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f0bc:	22c0      	movs	r2, #192	; 0xc0
 800f0be:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800f0c0:	4b7b      	ldr	r3, [pc, #492]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f0c2:	22a8      	movs	r2, #168	; 0xa8
 800f0c4:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800f0c6:	4b7a      	ldr	r3, [pc, #488]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f0c8:	2201      	movs	r2, #1
 800f0ca:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800f0cc:	4b78      	ldr	r3, [pc, #480]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f0ce:	2201      	movs	r2, #1
 800f0d0:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800f0d2:	f000 fd31 	bl	800fb38 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800f0d6:	4b74      	ldr	r3, [pc, #464]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f0d8:	781b      	ldrb	r3, [r3, #0]
 800f0da:	061a      	lsls	r2, r3, #24
 800f0dc:	4b72      	ldr	r3, [pc, #456]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f0de:	785b      	ldrb	r3, [r3, #1]
 800f0e0:	041b      	lsls	r3, r3, #16
 800f0e2:	431a      	orrs	r2, r3
 800f0e4:	4b70      	ldr	r3, [pc, #448]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f0e6:	789b      	ldrb	r3, [r3, #2]
 800f0e8:	021b      	lsls	r3, r3, #8
 800f0ea:	4313      	orrs	r3, r2
 800f0ec:	4a6e      	ldr	r2, [pc, #440]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f0ee:	78d2      	ldrb	r2, [r2, #3]
 800f0f0:	4313      	orrs	r3, r2
 800f0f2:	061a      	lsls	r2, r3, #24
 800f0f4:	4b6c      	ldr	r3, [pc, #432]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f0f6:	781b      	ldrb	r3, [r3, #0]
 800f0f8:	0619      	lsls	r1, r3, #24
 800f0fa:	4b6b      	ldr	r3, [pc, #428]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f0fc:	785b      	ldrb	r3, [r3, #1]
 800f0fe:	041b      	lsls	r3, r3, #16
 800f100:	4319      	orrs	r1, r3
 800f102:	4b69      	ldr	r3, [pc, #420]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f104:	789b      	ldrb	r3, [r3, #2]
 800f106:	021b      	lsls	r3, r3, #8
 800f108:	430b      	orrs	r3, r1
 800f10a:	4967      	ldr	r1, [pc, #412]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f10c:	78c9      	ldrb	r1, [r1, #3]
 800f10e:	430b      	orrs	r3, r1
 800f110:	021b      	lsls	r3, r3, #8
 800f112:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f116:	431a      	orrs	r2, r3
 800f118:	4b63      	ldr	r3, [pc, #396]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f11a:	781b      	ldrb	r3, [r3, #0]
 800f11c:	0619      	lsls	r1, r3, #24
 800f11e:	4b62      	ldr	r3, [pc, #392]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f120:	785b      	ldrb	r3, [r3, #1]
 800f122:	041b      	lsls	r3, r3, #16
 800f124:	4319      	orrs	r1, r3
 800f126:	4b60      	ldr	r3, [pc, #384]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f128:	789b      	ldrb	r3, [r3, #2]
 800f12a:	021b      	lsls	r3, r3, #8
 800f12c:	430b      	orrs	r3, r1
 800f12e:	495e      	ldr	r1, [pc, #376]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f130:	78c9      	ldrb	r1, [r1, #3]
 800f132:	430b      	orrs	r3, r1
 800f134:	0a1b      	lsrs	r3, r3, #8
 800f136:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f13a:	431a      	orrs	r2, r3
 800f13c:	4b5a      	ldr	r3, [pc, #360]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f13e:	781b      	ldrb	r3, [r3, #0]
 800f140:	0619      	lsls	r1, r3, #24
 800f142:	4b59      	ldr	r3, [pc, #356]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f144:	785b      	ldrb	r3, [r3, #1]
 800f146:	041b      	lsls	r3, r3, #16
 800f148:	4319      	orrs	r1, r3
 800f14a:	4b57      	ldr	r3, [pc, #348]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f14c:	789b      	ldrb	r3, [r3, #2]
 800f14e:	021b      	lsls	r3, r3, #8
 800f150:	430b      	orrs	r3, r1
 800f152:	4955      	ldr	r1, [pc, #340]	; (800f2a8 <MX_LWIP_Init+0x224>)
 800f154:	78c9      	ldrb	r1, [r1, #3]
 800f156:	430b      	orrs	r3, r1
 800f158:	0e1b      	lsrs	r3, r3, #24
 800f15a:	4313      	orrs	r3, r2
 800f15c:	4a55      	ldr	r2, [pc, #340]	; (800f2b4 <MX_LWIP_Init+0x230>)
 800f15e:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800f160:	4b52      	ldr	r3, [pc, #328]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f162:	781b      	ldrb	r3, [r3, #0]
 800f164:	061a      	lsls	r2, r3, #24
 800f166:	4b51      	ldr	r3, [pc, #324]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f168:	785b      	ldrb	r3, [r3, #1]
 800f16a:	041b      	lsls	r3, r3, #16
 800f16c:	431a      	orrs	r2, r3
 800f16e:	4b4f      	ldr	r3, [pc, #316]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f170:	789b      	ldrb	r3, [r3, #2]
 800f172:	021b      	lsls	r3, r3, #8
 800f174:	4313      	orrs	r3, r2
 800f176:	4a4d      	ldr	r2, [pc, #308]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f178:	78d2      	ldrb	r2, [r2, #3]
 800f17a:	4313      	orrs	r3, r2
 800f17c:	061a      	lsls	r2, r3, #24
 800f17e:	4b4b      	ldr	r3, [pc, #300]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f180:	781b      	ldrb	r3, [r3, #0]
 800f182:	0619      	lsls	r1, r3, #24
 800f184:	4b49      	ldr	r3, [pc, #292]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f186:	785b      	ldrb	r3, [r3, #1]
 800f188:	041b      	lsls	r3, r3, #16
 800f18a:	4319      	orrs	r1, r3
 800f18c:	4b47      	ldr	r3, [pc, #284]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f18e:	789b      	ldrb	r3, [r3, #2]
 800f190:	021b      	lsls	r3, r3, #8
 800f192:	430b      	orrs	r3, r1
 800f194:	4945      	ldr	r1, [pc, #276]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f196:	78c9      	ldrb	r1, [r1, #3]
 800f198:	430b      	orrs	r3, r1
 800f19a:	021b      	lsls	r3, r3, #8
 800f19c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f1a0:	431a      	orrs	r2, r3
 800f1a2:	4b42      	ldr	r3, [pc, #264]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f1a4:	781b      	ldrb	r3, [r3, #0]
 800f1a6:	0619      	lsls	r1, r3, #24
 800f1a8:	4b40      	ldr	r3, [pc, #256]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f1aa:	785b      	ldrb	r3, [r3, #1]
 800f1ac:	041b      	lsls	r3, r3, #16
 800f1ae:	4319      	orrs	r1, r3
 800f1b0:	4b3e      	ldr	r3, [pc, #248]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f1b2:	789b      	ldrb	r3, [r3, #2]
 800f1b4:	021b      	lsls	r3, r3, #8
 800f1b6:	430b      	orrs	r3, r1
 800f1b8:	493c      	ldr	r1, [pc, #240]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f1ba:	78c9      	ldrb	r1, [r1, #3]
 800f1bc:	430b      	orrs	r3, r1
 800f1be:	0a1b      	lsrs	r3, r3, #8
 800f1c0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f1c4:	431a      	orrs	r2, r3
 800f1c6:	4b39      	ldr	r3, [pc, #228]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f1c8:	781b      	ldrb	r3, [r3, #0]
 800f1ca:	0619      	lsls	r1, r3, #24
 800f1cc:	4b37      	ldr	r3, [pc, #220]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f1ce:	785b      	ldrb	r3, [r3, #1]
 800f1d0:	041b      	lsls	r3, r3, #16
 800f1d2:	4319      	orrs	r1, r3
 800f1d4:	4b35      	ldr	r3, [pc, #212]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f1d6:	789b      	ldrb	r3, [r3, #2]
 800f1d8:	021b      	lsls	r3, r3, #8
 800f1da:	430b      	orrs	r3, r1
 800f1dc:	4933      	ldr	r1, [pc, #204]	; (800f2ac <MX_LWIP_Init+0x228>)
 800f1de:	78c9      	ldrb	r1, [r1, #3]
 800f1e0:	430b      	orrs	r3, r1
 800f1e2:	0e1b      	lsrs	r3, r3, #24
 800f1e4:	4313      	orrs	r3, r2
 800f1e6:	4a34      	ldr	r2, [pc, #208]	; (800f2b8 <MX_LWIP_Init+0x234>)
 800f1e8:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800f1ea:	4b31      	ldr	r3, [pc, #196]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f1ec:	781b      	ldrb	r3, [r3, #0]
 800f1ee:	061a      	lsls	r2, r3, #24
 800f1f0:	4b2f      	ldr	r3, [pc, #188]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f1f2:	785b      	ldrb	r3, [r3, #1]
 800f1f4:	041b      	lsls	r3, r3, #16
 800f1f6:	431a      	orrs	r2, r3
 800f1f8:	4b2d      	ldr	r3, [pc, #180]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f1fa:	789b      	ldrb	r3, [r3, #2]
 800f1fc:	021b      	lsls	r3, r3, #8
 800f1fe:	4313      	orrs	r3, r2
 800f200:	4a2b      	ldr	r2, [pc, #172]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f202:	78d2      	ldrb	r2, [r2, #3]
 800f204:	4313      	orrs	r3, r2
 800f206:	061a      	lsls	r2, r3, #24
 800f208:	4b29      	ldr	r3, [pc, #164]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f20a:	781b      	ldrb	r3, [r3, #0]
 800f20c:	0619      	lsls	r1, r3, #24
 800f20e:	4b28      	ldr	r3, [pc, #160]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f210:	785b      	ldrb	r3, [r3, #1]
 800f212:	041b      	lsls	r3, r3, #16
 800f214:	4319      	orrs	r1, r3
 800f216:	4b26      	ldr	r3, [pc, #152]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f218:	789b      	ldrb	r3, [r3, #2]
 800f21a:	021b      	lsls	r3, r3, #8
 800f21c:	430b      	orrs	r3, r1
 800f21e:	4924      	ldr	r1, [pc, #144]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f220:	78c9      	ldrb	r1, [r1, #3]
 800f222:	430b      	orrs	r3, r1
 800f224:	021b      	lsls	r3, r3, #8
 800f226:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f22a:	431a      	orrs	r2, r3
 800f22c:	4b20      	ldr	r3, [pc, #128]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f22e:	781b      	ldrb	r3, [r3, #0]
 800f230:	0619      	lsls	r1, r3, #24
 800f232:	4b1f      	ldr	r3, [pc, #124]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f234:	785b      	ldrb	r3, [r3, #1]
 800f236:	041b      	lsls	r3, r3, #16
 800f238:	4319      	orrs	r1, r3
 800f23a:	4b1d      	ldr	r3, [pc, #116]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f23c:	789b      	ldrb	r3, [r3, #2]
 800f23e:	021b      	lsls	r3, r3, #8
 800f240:	430b      	orrs	r3, r1
 800f242:	491b      	ldr	r1, [pc, #108]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f244:	78c9      	ldrb	r1, [r1, #3]
 800f246:	430b      	orrs	r3, r1
 800f248:	0a1b      	lsrs	r3, r3, #8
 800f24a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f24e:	431a      	orrs	r2, r3
 800f250:	4b17      	ldr	r3, [pc, #92]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f252:	781b      	ldrb	r3, [r3, #0]
 800f254:	0619      	lsls	r1, r3, #24
 800f256:	4b16      	ldr	r3, [pc, #88]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f258:	785b      	ldrb	r3, [r3, #1]
 800f25a:	041b      	lsls	r3, r3, #16
 800f25c:	4319      	orrs	r1, r3
 800f25e:	4b14      	ldr	r3, [pc, #80]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f260:	789b      	ldrb	r3, [r3, #2]
 800f262:	021b      	lsls	r3, r3, #8
 800f264:	430b      	orrs	r3, r1
 800f266:	4912      	ldr	r1, [pc, #72]	; (800f2b0 <MX_LWIP_Init+0x22c>)
 800f268:	78c9      	ldrb	r1, [r1, #3]
 800f26a:	430b      	orrs	r3, r1
 800f26c:	0e1b      	lsrs	r3, r3, #24
 800f26e:	4313      	orrs	r3, r2
 800f270:	4a12      	ldr	r2, [pc, #72]	; (800f2bc <MX_LWIP_Init+0x238>)
 800f272:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800f274:	4b12      	ldr	r3, [pc, #72]	; (800f2c0 <MX_LWIP_Init+0x23c>)
 800f276:	9302      	str	r3, [sp, #8]
 800f278:	4b12      	ldr	r3, [pc, #72]	; (800f2c4 <MX_LWIP_Init+0x240>)
 800f27a:	9301      	str	r3, [sp, #4]
 800f27c:	2300      	movs	r3, #0
 800f27e:	9300      	str	r3, [sp, #0]
 800f280:	4b0e      	ldr	r3, [pc, #56]	; (800f2bc <MX_LWIP_Init+0x238>)
 800f282:	4a0d      	ldr	r2, [pc, #52]	; (800f2b8 <MX_LWIP_Init+0x234>)
 800f284:	490b      	ldr	r1, [pc, #44]	; (800f2b4 <MX_LWIP_Init+0x230>)
 800f286:	4810      	ldr	r0, [pc, #64]	; (800f2c8 <MX_LWIP_Init+0x244>)
 800f288:	f001 f92c 	bl	80104e4 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800f28c:	480e      	ldr	r0, [pc, #56]	; (800f2c8 <MX_LWIP_Init+0x244>)
 800f28e:	f001 fadb 	bl	8010848 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800f292:	480d      	ldr	r0, [pc, #52]	; (800f2c8 <MX_LWIP_Init+0x244>)
 800f294:	f001 fae8 	bl	8010868 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800f298:	490c      	ldr	r1, [pc, #48]	; (800f2cc <MX_LWIP_Init+0x248>)
 800f29a:	480b      	ldr	r0, [pc, #44]	; (800f2c8 <MX_LWIP_Init+0x244>)
 800f29c:	f001 fbe6 	bl	8010a6c <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800f2a0:	bf00      	nop
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd80      	pop	{r7, pc}
 800f2a6:	bf00      	nop
 800f2a8:	200006c4 	.word	0x200006c4
 800f2ac:	200006c8 	.word	0x200006c8
 800f2b0:	200006cc 	.word	0x200006cc
 800f2b4:	200006b8 	.word	0x200006b8
 800f2b8:	200006bc 	.word	0x200006bc
 800f2bc:	200006c0 	.word	0x200006c0
 800f2c0:	080192b9 	.word	0x080192b9
 800f2c4:	0800f515 	.word	0x0800f515
 800f2c8:	20000684 	.word	0x20000684
 800f2cc:	0800f2d1 	.word	0x0800f2d1

0800f2d0 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800f2d0:	b480      	push	{r7}
 800f2d2:	b083      	sub	sp, #12
 800f2d4:	af00      	add	r7, sp, #0
 800f2d6:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800f2d8:	bf00      	nop
 800f2da:	370c      	adds	r7, #12
 800f2dc:	46bd      	mov	sp, r7
 800f2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2e2:	4770      	bx	lr

0800f2e4 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800f2e4:	b580      	push	{r7, lr}
 800f2e6:	b084      	sub	sp, #16
 800f2e8:	af00      	add	r7, sp, #0
 800f2ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800f2ec:	2300      	movs	r3, #0
 800f2ee:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800f2f0:	4b3f      	ldr	r3, [pc, #252]	; (800f3f0 <low_level_init+0x10c>)
 800f2f2:	4a40      	ldr	r2, [pc, #256]	; (800f3f4 <low_level_init+0x110>)
 800f2f4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800f2fa:	2380      	movs	r3, #128	; 0x80
 800f2fc:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800f2fe:	23e1      	movs	r3, #225	; 0xe1
 800f300:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800f302:	2300      	movs	r3, #0
 800f304:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800f306:	2300      	movs	r3, #0
 800f308:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800f30a:	2300      	movs	r3, #0
 800f30c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800f30e:	4a38      	ldr	r2, [pc, #224]	; (800f3f0 <low_level_init+0x10c>)
 800f310:	f107 0308 	add.w	r3, r7, #8
 800f314:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800f316:	4b36      	ldr	r3, [pc, #216]	; (800f3f0 <low_level_init+0x10c>)
 800f318:	2201      	movs	r2, #1
 800f31a:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800f31c:	4b34      	ldr	r3, [pc, #208]	; (800f3f0 <low_level_init+0x10c>)
 800f31e:	4a36      	ldr	r2, [pc, #216]	; (800f3f8 <low_level_init+0x114>)
 800f320:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800f322:	4b33      	ldr	r3, [pc, #204]	; (800f3f0 <low_level_init+0x10c>)
 800f324:	4a35      	ldr	r2, [pc, #212]	; (800f3fc <low_level_init+0x118>)
 800f326:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800f328:	4b31      	ldr	r3, [pc, #196]	; (800f3f0 <low_level_init+0x10c>)
 800f32a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f32e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800f330:	482f      	ldr	r0, [pc, #188]	; (800f3f0 <low_level_init+0x10c>)
 800f332:	f7f7 f85b 	bl	80063ec <HAL_ETH_Init>
 800f336:	4603      	mov	r3, r0
 800f338:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800f33a:	2238      	movs	r2, #56	; 0x38
 800f33c:	2100      	movs	r1, #0
 800f33e:	4830      	ldr	r0, [pc, #192]	; (800f400 <low_level_init+0x11c>)
 800f340:	f00a ff20 	bl	801a184 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800f344:	4b2e      	ldr	r3, [pc, #184]	; (800f400 <low_level_init+0x11c>)
 800f346:	2221      	movs	r2, #33	; 0x21
 800f348:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800f34a:	4b2d      	ldr	r3, [pc, #180]	; (800f400 <low_level_init+0x11c>)
 800f34c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800f350:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800f352:	4b2b      	ldr	r3, [pc, #172]	; (800f400 <low_level_init+0x11c>)
 800f354:	2200      	movs	r2, #0
 800f356:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800f358:	482a      	ldr	r0, [pc, #168]	; (800f404 <low_level_init+0x120>)
 800f35a:	f000 ff8b 	bl	8010274 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	2206      	movs	r2, #6
 800f362:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800f366:	4b22      	ldr	r3, [pc, #136]	; (800f3f0 <low_level_init+0x10c>)
 800f368:	685b      	ldr	r3, [r3, #4]
 800f36a:	781a      	ldrb	r2, [r3, #0]
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800f372:	4b1f      	ldr	r3, [pc, #124]	; (800f3f0 <low_level_init+0x10c>)
 800f374:	685b      	ldr	r3, [r3, #4]
 800f376:	785a      	ldrb	r2, [r3, #1]
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800f37e:	4b1c      	ldr	r3, [pc, #112]	; (800f3f0 <low_level_init+0x10c>)
 800f380:	685b      	ldr	r3, [r3, #4]
 800f382:	789a      	ldrb	r2, [r3, #2]
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800f38a:	4b19      	ldr	r3, [pc, #100]	; (800f3f0 <low_level_init+0x10c>)
 800f38c:	685b      	ldr	r3, [r3, #4]
 800f38e:	78da      	ldrb	r2, [r3, #3]
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800f396:	4b16      	ldr	r3, [pc, #88]	; (800f3f0 <low_level_init+0x10c>)
 800f398:	685b      	ldr	r3, [r3, #4]
 800f39a:	791a      	ldrb	r2, [r3, #4]
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800f3a2:	4b13      	ldr	r3, [pc, #76]	; (800f3f0 <low_level_init+0x10c>)
 800f3a4:	685b      	ldr	r3, [r3, #4]
 800f3a6:	795a      	ldrb	r2, [r3, #5]
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800f3b4:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f3bc:	f043 030a 	orr.w	r3, r3, #10
 800f3c0:	b2da      	uxtb	r2, r3
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800f3c8:	490f      	ldr	r1, [pc, #60]	; (800f408 <low_level_init+0x124>)
 800f3ca:	4810      	ldr	r0, [pc, #64]	; (800f40c <low_level_init+0x128>)
 800f3cc:	f7f4 fcf7 	bl	8003dbe <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800f3d0:	480e      	ldr	r0, [pc, #56]	; (800f40c <low_level_init+0x128>)
 800f3d2:	f7f4 fd26 	bl	8003e22 <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800f3d6:	7bfb      	ldrb	r3, [r7, #15]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d103      	bne.n	800f3e4 <low_level_init+0x100>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800f3dc:	6878      	ldr	r0, [r7, #4]
 800f3de:	f000 fa05 	bl	800f7ec <ethernet_link_check_state>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800f3e2:	e001      	b.n	800f3e8 <low_level_init+0x104>
    Error_Handler();
 800f3e4:	f7f3 ff94 	bl	8003310 <Error_Handler>
}
 800f3e8:	bf00      	nop
 800f3ea:	3710      	adds	r7, #16
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	bd80      	pop	{r7, pc}
 800f3f0:	200006d8 	.word	0x200006d8
 800f3f4:	40028000 	.word	0x40028000
 800f3f8:	30040060 	.word	0x30040060
 800f3fc:	30040000 	.word	0x30040000
 800f400:	20000788 	.word	0x20000788
 800f404:	0801f470 	.word	0x0801f470
 800f408:	20000044 	.word	0x20000044
 800f40c:	200007c0 	.word	0x200007c0

0800f410 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800f410:	b580      	push	{r7, lr}
 800f412:	b092      	sub	sp, #72	; 0x48
 800f414:	af00      	add	r7, sp, #0
 800f416:	6078      	str	r0, [r7, #4]
 800f418:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800f41a:	2300      	movs	r3, #0
 800f41c:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q = NULL;
 800f41e:	2300      	movs	r3, #0
 800f420:	643b      	str	r3, [r7, #64]	; 0x40
  err_t errval = ERR_OK;
 800f422:	2300      	movs	r3, #0
 800f424:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800f428:	f107 030c 	add.w	r3, r7, #12
 800f42c:	2230      	movs	r2, #48	; 0x30
 800f42e:	2100      	movs	r1, #0
 800f430:	4618      	mov	r0, r3
 800f432:	f00a fea7 	bl	801a184 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800f436:	f107 030c 	add.w	r3, r7, #12
 800f43a:	2230      	movs	r2, #48	; 0x30
 800f43c:	2100      	movs	r1, #0
 800f43e:	4618      	mov	r0, r3
 800f440:	f00a fea0 	bl	801a184 <memset>

  for(q = p; q != NULL; q = q->next)
 800f444:	683b      	ldr	r3, [r7, #0]
 800f446:	643b      	str	r3, [r7, #64]	; 0x40
 800f448:	e045      	b.n	800f4d6 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800f44a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f44c:	2b03      	cmp	r3, #3
 800f44e:	d902      	bls.n	800f456 <low_level_output+0x46>
      return ERR_IF;
 800f450:	f06f 030b 	mvn.w	r3, #11
 800f454:	e055      	b.n	800f502 <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 800f456:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f458:	6859      	ldr	r1, [r3, #4]
 800f45a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f45c:	4613      	mov	r3, r2
 800f45e:	005b      	lsls	r3, r3, #1
 800f460:	4413      	add	r3, r2
 800f462:	009b      	lsls	r3, r3, #2
 800f464:	3348      	adds	r3, #72	; 0x48
 800f466:	443b      	add	r3, r7
 800f468:	3b3c      	subs	r3, #60	; 0x3c
 800f46a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800f46c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f46e:	895b      	ldrh	r3, [r3, #10]
 800f470:	4619      	mov	r1, r3
 800f472:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f474:	4613      	mov	r3, r2
 800f476:	005b      	lsls	r3, r3, #1
 800f478:	4413      	add	r3, r2
 800f47a:	009b      	lsls	r3, r3, #2
 800f47c:	3348      	adds	r3, #72	; 0x48
 800f47e:	443b      	add	r3, r7
 800f480:	3b38      	subs	r3, #56	; 0x38
 800f482:	6019      	str	r1, [r3, #0]

    if(i>0)
 800f484:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f486:	2b00      	cmp	r3, #0
 800f488:	d011      	beq.n	800f4ae <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800f48a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f48c:	1e5a      	subs	r2, r3, #1
 800f48e:	f107 000c 	add.w	r0, r7, #12
 800f492:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f494:	460b      	mov	r3, r1
 800f496:	005b      	lsls	r3, r3, #1
 800f498:	440b      	add	r3, r1
 800f49a:	009b      	lsls	r3, r3, #2
 800f49c:	18c1      	adds	r1, r0, r3
 800f49e:	4613      	mov	r3, r2
 800f4a0:	005b      	lsls	r3, r3, #1
 800f4a2:	4413      	add	r3, r2
 800f4a4:	009b      	lsls	r3, r3, #2
 800f4a6:	3348      	adds	r3, #72	; 0x48
 800f4a8:	443b      	add	r3, r7
 800f4aa:	3b34      	subs	r3, #52	; 0x34
 800f4ac:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800f4ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d109      	bne.n	800f4ca <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800f4b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f4b8:	4613      	mov	r3, r2
 800f4ba:	005b      	lsls	r3, r3, #1
 800f4bc:	4413      	add	r3, r2
 800f4be:	009b      	lsls	r3, r3, #2
 800f4c0:	3348      	adds	r3, #72	; 0x48
 800f4c2:	443b      	add	r3, r7
 800f4c4:	3b34      	subs	r3, #52	; 0x34
 800f4c6:	2200      	movs	r2, #0
 800f4c8:	601a      	str	r2, [r3, #0]
    }

    i++;
 800f4ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f4cc:	3301      	adds	r3, #1
 800f4ce:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800f4d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	643b      	str	r3, [r7, #64]	; 0x40
 800f4d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d1b6      	bne.n	800f44a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800f4dc:	683b      	ldr	r3, [r7, #0]
 800f4de:	891b      	ldrh	r3, [r3, #8]
 800f4e0:	461a      	mov	r2, r3
 800f4e2:	4b0a      	ldr	r3, [pc, #40]	; (800f50c <low_level_output+0xfc>)
 800f4e4:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800f4e6:	4a09      	ldr	r2, [pc, #36]	; (800f50c <low_level_output+0xfc>)
 800f4e8:	f107 030c 	add.w	r3, r7, #12
 800f4ec:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800f4ee:	4a07      	ldr	r2, [pc, #28]	; (800f50c <low_level_output+0xfc>)
 800f4f0:	683b      	ldr	r3, [r7, #0]
 800f4f2:	6353      	str	r3, [r2, #52]	; 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800f4f4:	2214      	movs	r2, #20
 800f4f6:	4905      	ldr	r1, [pc, #20]	; (800f50c <low_level_output+0xfc>)
 800f4f8:	4805      	ldr	r0, [pc, #20]	; (800f510 <low_level_output+0x100>)
 800f4fa:	f7f7 f90f 	bl	800671c <HAL_ETH_Transmit>

  return errval;
 800f4fe:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800f502:	4618      	mov	r0, r3
 800f504:	3748      	adds	r7, #72	; 0x48
 800f506:	46bd      	mov	sp, r7
 800f508:	bd80      	pop	{r7, pc}
 800f50a:	bf00      	nop
 800f50c:	20000788 	.word	0x20000788
 800f510:	200006d8 	.word	0x200006d8

0800f514 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800f514:	b580      	push	{r7, lr}
 800f516:	b082      	sub	sp, #8
 800f518:	af00      	add	r7, sp, #0
 800f51a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d106      	bne.n	800f530 <ethernetif_init+0x1c>
 800f522:	4b0e      	ldr	r3, [pc, #56]	; (800f55c <ethernetif_init+0x48>)
 800f524:	f240 1285 	movw	r2, #389	; 0x185
 800f528:	490d      	ldr	r1, [pc, #52]	; (800f560 <ethernetif_init+0x4c>)
 800f52a:	480e      	ldr	r0, [pc, #56]	; (800f564 <ethernetif_init+0x50>)
 800f52c:	f00a fcd4 	bl	8019ed8 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	2273      	movs	r2, #115	; 0x73
 800f534:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2274      	movs	r2, #116	; 0x74
 800f53c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	4a09      	ldr	r2, [pc, #36]	; (800f568 <ethernetif_init+0x54>)
 800f544:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	4a08      	ldr	r2, [pc, #32]	; (800f56c <ethernetif_init+0x58>)
 800f54a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800f54c:	6878      	ldr	r0, [r7, #4]
 800f54e:	f7ff fec9 	bl	800f2e4 <low_level_init>

  return ERR_OK;
 800f552:	2300      	movs	r3, #0
}
 800f554:	4618      	mov	r0, r3
 800f556:	3708      	adds	r7, #8
 800f558:	46bd      	mov	sp, r7
 800f55a:	bd80      	pop	{r7, pc}
 800f55c:	0801ca38 	.word	0x0801ca38
 800f560:	0801ca54 	.word	0x0801ca54
 800f564:	0801ca64 	.word	0x0801ca64
 800f568:	08017725 	.word	0x08017725
 800f56c:	0800f411 	.word	0x0800f411

0800f570 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800f570:	b580      	push	{r7, lr}
 800f572:	b084      	sub	sp, #16
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800f57c:	68f9      	ldr	r1, [r7, #12]
 800f57e:	4807      	ldr	r0, [pc, #28]	; (800f59c <pbuf_free_custom+0x2c>)
 800f580:	f000 ff5a 	bl	8010438 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800f584:	4b06      	ldr	r3, [pc, #24]	; (800f5a0 <pbuf_free_custom+0x30>)
 800f586:	781b      	ldrb	r3, [r3, #0]
 800f588:	2b01      	cmp	r3, #1
 800f58a:	d102      	bne.n	800f592 <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800f58c:	4b04      	ldr	r3, [pc, #16]	; (800f5a0 <pbuf_free_custom+0x30>)
 800f58e:	2200      	movs	r2, #0
 800f590:	701a      	strb	r2, [r3, #0]
  }
}
 800f592:	bf00      	nop
 800f594:	3710      	adds	r7, #16
 800f596:	46bd      	mov	sp, r7
 800f598:	bd80      	pop	{r7, pc}
 800f59a:	bf00      	nop
 800f59c:	0801f470 	.word	0x0801f470
 800f5a0:	200006d4 	.word	0x200006d4

0800f5a4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800f5a4:	b580      	push	{r7, lr}
 800f5a6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800f5a8:	f7f4 fdf0 	bl	800418c <HAL_GetTick>
 800f5ac:	4603      	mov	r3, r0
}
 800f5ae:	4618      	mov	r0, r3
 800f5b0:	bd80      	pop	{r7, pc}
	...

0800f5b4 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800f5b4:	b580      	push	{r7, lr}
 800f5b6:	b08e      	sub	sp, #56	; 0x38
 800f5b8:	af00      	add	r7, sp, #0
 800f5ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f5bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	601a      	str	r2, [r3, #0]
 800f5c4:	605a      	str	r2, [r3, #4]
 800f5c6:	609a      	str	r2, [r3, #8]
 800f5c8:	60da      	str	r2, [r3, #12]
 800f5ca:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	4a59      	ldr	r2, [pc, #356]	; (800f738 <HAL_ETH_MspInit+0x184>)
 800f5d2:	4293      	cmp	r3, r2
 800f5d4:	f040 80ab 	bne.w	800f72e <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800f5d8:	4b58      	ldr	r3, [pc, #352]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f5da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f5de:	4a57      	ldr	r2, [pc, #348]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f5e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f5e4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f5e8:	4b54      	ldr	r3, [pc, #336]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f5ea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f5ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f5f2:	623b      	str	r3, [r7, #32]
 800f5f4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800f5f6:	4b51      	ldr	r3, [pc, #324]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f5f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f5fc:	4a4f      	ldr	r2, [pc, #316]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f5fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f602:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f606:	4b4d      	ldr	r3, [pc, #308]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f608:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f60c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f610:	61fb      	str	r3, [r7, #28]
 800f612:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800f614:	4b49      	ldr	r3, [pc, #292]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f616:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f61a:	4a48      	ldr	r2, [pc, #288]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f61c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f620:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f624:	4b45      	ldr	r3, [pc, #276]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f626:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f62a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f62e:	61bb      	str	r3, [r7, #24]
 800f630:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f632:	4b42      	ldr	r3, [pc, #264]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f634:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f638:	4a40      	ldr	r2, [pc, #256]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f63a:	f043 0304 	orr.w	r3, r3, #4
 800f63e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f642:	4b3e      	ldr	r3, [pc, #248]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f644:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f648:	f003 0304 	and.w	r3, r3, #4
 800f64c:	617b      	str	r3, [r7, #20]
 800f64e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f650:	4b3a      	ldr	r3, [pc, #232]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f652:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f656:	4a39      	ldr	r2, [pc, #228]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f658:	f043 0301 	orr.w	r3, r3, #1
 800f65c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f660:	4b36      	ldr	r3, [pc, #216]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f662:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f666:	f003 0301 	and.w	r3, r3, #1
 800f66a:	613b      	str	r3, [r7, #16]
 800f66c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f66e:	4b33      	ldr	r3, [pc, #204]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f674:	4a31      	ldr	r2, [pc, #196]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f676:	f043 0302 	orr.w	r3, r3, #2
 800f67a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f67e:	4b2f      	ldr	r3, [pc, #188]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f684:	f003 0302 	and.w	r3, r3, #2
 800f688:	60fb      	str	r3, [r7, #12]
 800f68a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f68c:	4b2b      	ldr	r3, [pc, #172]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f68e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f692:	4a2a      	ldr	r2, [pc, #168]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f698:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f69c:	4b27      	ldr	r3, [pc, #156]	; (800f73c <HAL_ETH_MspInit+0x188>)
 800f69e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f6a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f6a6:	60bb      	str	r3, [r7, #8]
 800f6a8:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800f6aa:	2332      	movs	r3, #50	; 0x32
 800f6ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f6ae:	2302      	movs	r3, #2
 800f6b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f6ba:	230b      	movs	r3, #11
 800f6bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f6be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f6c2:	4619      	mov	r1, r3
 800f6c4:	481e      	ldr	r0, [pc, #120]	; (800f740 <HAL_ETH_MspInit+0x18c>)
 800f6c6:	f7f8 f991 	bl	80079ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800f6ca:	2386      	movs	r3, #134	; 0x86
 800f6cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f6ce:	2302      	movs	r3, #2
 800f6d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f6da:	230b      	movs	r3, #11
 800f6dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f6de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f6e2:	4619      	mov	r1, r3
 800f6e4:	4817      	ldr	r0, [pc, #92]	; (800f744 <HAL_ETH_MspInit+0x190>)
 800f6e6:	f7f8 f981 	bl	80079ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800f6ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f6ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f6f0:	2302      	movs	r3, #2
 800f6f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f6fc:	230b      	movs	r3, #11
 800f6fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f700:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f704:	4619      	mov	r1, r3
 800f706:	4810      	ldr	r0, [pc, #64]	; (800f748 <HAL_ETH_MspInit+0x194>)
 800f708:	f7f8 f970 	bl	80079ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800f70c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800f710:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f712:	2302      	movs	r3, #2
 800f714:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f716:	2300      	movs	r3, #0
 800f718:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f71a:	2300      	movs	r3, #0
 800f71c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f71e:	230b      	movs	r3, #11
 800f720:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f722:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f726:	4619      	mov	r1, r3
 800f728:	4808      	ldr	r0, [pc, #32]	; (800f74c <HAL_ETH_MspInit+0x198>)
 800f72a:	f7f8 f95f 	bl	80079ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800f72e:	bf00      	nop
 800f730:	3738      	adds	r7, #56	; 0x38
 800f732:	46bd      	mov	sp, r7
 800f734:	bd80      	pop	{r7, pc}
 800f736:	bf00      	nop
 800f738:	40028000 	.word	0x40028000
 800f73c:	58024400 	.word	0x58024400
 800f740:	58020800 	.word	0x58020800
 800f744:	58020000 	.word	0x58020000
 800f748:	58020400 	.word	0x58020400
 800f74c:	58021800 	.word	0x58021800

0800f750 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800f750:	b580      	push	{r7, lr}
 800f752:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800f754:	4802      	ldr	r0, [pc, #8]	; (800f760 <ETH_PHY_IO_Init+0x10>)
 800f756:	f7f7 fb7d 	bl	8006e54 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800f75a:	2300      	movs	r3, #0
}
 800f75c:	4618      	mov	r0, r3
 800f75e:	bd80      	pop	{r7, pc}
 800f760:	200006d8 	.word	0x200006d8

0800f764 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800f764:	b480      	push	{r7}
 800f766:	af00      	add	r7, sp, #0
  return 0;
 800f768:	2300      	movs	r3, #0
}
 800f76a:	4618      	mov	r0, r3
 800f76c:	46bd      	mov	sp, r7
 800f76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f772:	4770      	bx	lr

0800f774 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800f774:	b580      	push	{r7, lr}
 800f776:	b084      	sub	sp, #16
 800f778:	af00      	add	r7, sp, #0
 800f77a:	60f8      	str	r0, [r7, #12]
 800f77c:	60b9      	str	r1, [r7, #8]
 800f77e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	68ba      	ldr	r2, [r7, #8]
 800f784:	68f9      	ldr	r1, [r7, #12]
 800f786:	4807      	ldr	r0, [pc, #28]	; (800f7a4 <ETH_PHY_IO_ReadReg+0x30>)
 800f788:	f7f7 f8cd 	bl	8006926 <HAL_ETH_ReadPHYRegister>
 800f78c:	4603      	mov	r3, r0
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d002      	beq.n	800f798 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800f792:	f04f 33ff 	mov.w	r3, #4294967295
 800f796:	e000      	b.n	800f79a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800f798:	2300      	movs	r3, #0
}
 800f79a:	4618      	mov	r0, r3
 800f79c:	3710      	adds	r7, #16
 800f79e:	46bd      	mov	sp, r7
 800f7a0:	bd80      	pop	{r7, pc}
 800f7a2:	bf00      	nop
 800f7a4:	200006d8 	.word	0x200006d8

0800f7a8 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b084      	sub	sp, #16
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	60f8      	str	r0, [r7, #12]
 800f7b0:	60b9      	str	r1, [r7, #8]
 800f7b2:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	68ba      	ldr	r2, [r7, #8]
 800f7b8:	68f9      	ldr	r1, [r7, #12]
 800f7ba:	4807      	ldr	r0, [pc, #28]	; (800f7d8 <ETH_PHY_IO_WriteReg+0x30>)
 800f7bc:	f7f7 f908 	bl	80069d0 <HAL_ETH_WritePHYRegister>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	d002      	beq.n	800f7cc <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800f7c6:	f04f 33ff 	mov.w	r3, #4294967295
 800f7ca:	e000      	b.n	800f7ce <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800f7cc:	2300      	movs	r3, #0
}
 800f7ce:	4618      	mov	r0, r3
 800f7d0:	3710      	adds	r7, #16
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	bd80      	pop	{r7, pc}
 800f7d6:	bf00      	nop
 800f7d8:	200006d8 	.word	0x200006d8

0800f7dc <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800f7dc:	b580      	push	{r7, lr}
 800f7de:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800f7e0:	f7f4 fcd4 	bl	800418c <HAL_GetTick>
 800f7e4:	4603      	mov	r3, r0
}
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	bd80      	pop	{r7, pc}
	...

0800f7ec <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800f7ec:	b580      	push	{r7, lr}
 800f7ee:	b0a0      	sub	sp, #128	; 0x80
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800f7f4:	f107 030c 	add.w	r3, r7, #12
 800f7f8:	2264      	movs	r2, #100	; 0x64
 800f7fa:	2100      	movs	r1, #0
 800f7fc:	4618      	mov	r0, r3
 800f7fe:	f00a fcc1 	bl	801a184 <memset>
  int32_t PHYLinkState = 0;
 800f802:	2300      	movs	r3, #0
 800f804:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800f806:	2300      	movs	r3, #0
 800f808:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f80a:	2300      	movs	r3, #0
 800f80c:	67bb      	str	r3, [r7, #120]	; 0x78
 800f80e:	2300      	movs	r3, #0
 800f810:	677b      	str	r3, [r7, #116]	; 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800f812:	483a      	ldr	r0, [pc, #232]	; (800f8fc <ethernet_link_check_state+0x110>)
 800f814:	f7f4 fbad 	bl	8003f72 <LAN8742_GetLinkState>
 800f818:	6738      	str	r0, [r7, #112]	; 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f820:	089b      	lsrs	r3, r3, #2
 800f822:	f003 0301 	and.w	r3, r3, #1
 800f826:	b2db      	uxtb	r3, r3
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d00c      	beq.n	800f846 <ethernet_link_check_state+0x5a>
 800f82c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f82e:	2b01      	cmp	r3, #1
 800f830:	dc09      	bgt.n	800f846 <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800f832:	4833      	ldr	r0, [pc, #204]	; (800f900 <ethernet_link_check_state+0x114>)
 800f834:	f7f6 ff22 	bl	800667c <HAL_ETH_Stop>
    netif_set_down(netif);
 800f838:	6878      	ldr	r0, [r7, #4]
 800f83a:	f001 f881 	bl	8010940 <netif_set_down>
    netif_set_link_down(netif);
 800f83e:	6878      	ldr	r0, [r7, #4]
 800f840:	f001 f8e4 	bl	8010a0c <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800f844:	e055      	b.n	800f8f2 <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f84c:	f003 0304 	and.w	r3, r3, #4
 800f850:	2b00      	cmp	r3, #0
 800f852:	d14e      	bne.n	800f8f2 <ethernet_link_check_state+0x106>
 800f854:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f856:	2b01      	cmp	r3, #1
 800f858:	dd4b      	ble.n	800f8f2 <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 800f85a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f85c:	3b02      	subs	r3, #2
 800f85e:	2b03      	cmp	r3, #3
 800f860:	d82a      	bhi.n	800f8b8 <ethernet_link_check_state+0xcc>
 800f862:	a201      	add	r2, pc, #4	; (adr r2, 800f868 <ethernet_link_check_state+0x7c>)
 800f864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f868:	0800f879 	.word	0x0800f879
 800f86c:	0800f88b 	.word	0x0800f88b
 800f870:	0800f89b 	.word	0x0800f89b
 800f874:	0800f8ab 	.word	0x0800f8ab
      duplex = ETH_FULLDUPLEX_MODE;
 800f878:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f87c:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800f87e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f882:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f884:	2301      	movs	r3, #1
 800f886:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f888:	e017      	b.n	800f8ba <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800f88a:	2300      	movs	r3, #0
 800f88c:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800f88e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f892:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f894:	2301      	movs	r3, #1
 800f896:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f898:	e00f      	b.n	800f8ba <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800f89a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f89e:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800f8a0:	2300      	movs	r3, #0
 800f8a2:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f8a4:	2301      	movs	r3, #1
 800f8a6:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f8a8:	e007      	b.n	800f8ba <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800f8ae:	2300      	movs	r3, #0
 800f8b0:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f8b2:	2301      	movs	r3, #1
 800f8b4:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f8b6:	e000      	b.n	800f8ba <ethernet_link_check_state+0xce>
      break;
 800f8b8:	bf00      	nop
    if(linkchanged)
 800f8ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d018      	beq.n	800f8f2 <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800f8c0:	f107 030c 	add.w	r3, r7, #12
 800f8c4:	4619      	mov	r1, r3
 800f8c6:	480e      	ldr	r0, [pc, #56]	; (800f900 <ethernet_link_check_state+0x114>)
 800f8c8:	f7f7 f8d6 	bl	8006a78 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800f8cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f8ce:	627b      	str	r3, [r7, #36]	; 0x24
      MACConf.Speed = speed;
 800f8d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f8d2:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800f8d4:	f107 030c 	add.w	r3, r7, #12
 800f8d8:	4619      	mov	r1, r3
 800f8da:	4809      	ldr	r0, [pc, #36]	; (800f900 <ethernet_link_check_state+0x114>)
 800f8dc:	f7f7 faa0 	bl	8006e20 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800f8e0:	4807      	ldr	r0, [pc, #28]	; (800f900 <ethernet_link_check_state+0x114>)
 800f8e2:	f7f6 fe69 	bl	80065b8 <HAL_ETH_Start>
      netif_set_up(netif);
 800f8e6:	6878      	ldr	r0, [r7, #4]
 800f8e8:	f000 ffbe 	bl	8010868 <netif_set_up>
      netif_set_link_up(netif);
 800f8ec:	6878      	ldr	r0, [r7, #4]
 800f8ee:	f001 f859 	bl	80109a4 <netif_set_link_up>
}
 800f8f2:	bf00      	nop
 800f8f4:	3780      	adds	r7, #128	; 0x80
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	bd80      	pop	{r7, pc}
 800f8fa:	bf00      	nop
 800f8fc:	200007c0 	.word	0x200007c0
 800f900:	200006d8 	.word	0x200006d8

0800f904 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b086      	sub	sp, #24
 800f908:	af02      	add	r7, sp, #8
 800f90a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800f90c:	4812      	ldr	r0, [pc, #72]	; (800f958 <HAL_ETH_RxAllocateCallback+0x54>)
 800f90e:	f000 fd25 	bl	801035c <memp_malloc_pool>
 800f912:	60f8      	str	r0, [r7, #12]
  if (p)
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	2b00      	cmp	r3, #0
 800f918:	d014      	beq.n	800f944 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	f103 0220 	add.w	r2, r3, #32
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	4a0d      	ldr	r2, [pc, #52]	; (800f95c <HAL_ETH_RxAllocateCallback+0x58>)
 800f928:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f932:	9201      	str	r2, [sp, #4]
 800f934:	9300      	str	r3, [sp, #0]
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	2241      	movs	r2, #65	; 0x41
 800f93a:	2100      	movs	r1, #0
 800f93c:	2000      	movs	r0, #0
 800f93e:	f001 fa3d 	bl	8010dbc <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800f942:	e005      	b.n	800f950 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800f944:	4b06      	ldr	r3, [pc, #24]	; (800f960 <HAL_ETH_RxAllocateCallback+0x5c>)
 800f946:	2201      	movs	r2, #1
 800f948:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	2200      	movs	r2, #0
 800f94e:	601a      	str	r2, [r3, #0]
}
 800f950:	bf00      	nop
 800f952:	3710      	adds	r7, #16
 800f954:	46bd      	mov	sp, r7
 800f956:	bd80      	pop	{r7, pc}
 800f958:	0801f470 	.word	0x0801f470
 800f95c:	0800f571 	.word	0x0800f571
 800f960:	200006d4 	.word	0x200006d4

0800f964 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f964:	b480      	push	{r7}
 800f966:	b083      	sub	sp, #12
 800f968:	af00      	add	r7, sp, #0
 800f96a:	4603      	mov	r3, r0
 800f96c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800f96e:	88fb      	ldrh	r3, [r7, #6]
 800f970:	021b      	lsls	r3, r3, #8
 800f972:	b21a      	sxth	r2, r3
 800f974:	88fb      	ldrh	r3, [r7, #6]
 800f976:	0a1b      	lsrs	r3, r3, #8
 800f978:	b29b      	uxth	r3, r3
 800f97a:	b21b      	sxth	r3, r3
 800f97c:	4313      	orrs	r3, r2
 800f97e:	b21b      	sxth	r3, r3
 800f980:	b29b      	uxth	r3, r3
}
 800f982:	4618      	mov	r0, r3
 800f984:	370c      	adds	r7, #12
 800f986:	46bd      	mov	sp, r7
 800f988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f98c:	4770      	bx	lr

0800f98e <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f98e:	b480      	push	{r7}
 800f990:	b083      	sub	sp, #12
 800f992:	af00      	add	r7, sp, #0
 800f994:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	061a      	lsls	r2, r3, #24
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	021b      	lsls	r3, r3, #8
 800f99e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f9a2:	431a      	orrs	r2, r3
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	0a1b      	lsrs	r3, r3, #8
 800f9a8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f9ac:	431a      	orrs	r2, r3
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	0e1b      	lsrs	r3, r3, #24
 800f9b2:	4313      	orrs	r3, r2
}
 800f9b4:	4618      	mov	r0, r3
 800f9b6:	370c      	adds	r7, #12
 800f9b8:	46bd      	mov	sp, r7
 800f9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9be:	4770      	bx	lr

0800f9c0 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800f9c0:	b480      	push	{r7}
 800f9c2:	b089      	sub	sp, #36	; 0x24
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	6078      	str	r0, [r7, #4]
 800f9c8:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800f9d6:	69fb      	ldr	r3, [r7, #28]
 800f9d8:	f003 0301 	and.w	r3, r3, #1
 800f9dc:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800f9de:	693b      	ldr	r3, [r7, #16]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d00d      	beq.n	800fa00 <lwip_standard_chksum+0x40>
 800f9e4:	683b      	ldr	r3, [r7, #0]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	dd0a      	ble.n	800fa00 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800f9ea:	69fa      	ldr	r2, [r7, #28]
 800f9ec:	1c53      	adds	r3, r2, #1
 800f9ee:	61fb      	str	r3, [r7, #28]
 800f9f0:	f107 030e 	add.w	r3, r7, #14
 800f9f4:	3301      	adds	r3, #1
 800f9f6:	7812      	ldrb	r2, [r2, #0]
 800f9f8:	701a      	strb	r2, [r3, #0]
    len--;
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	3b01      	subs	r3, #1
 800f9fe:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800fa00:	69fb      	ldr	r3, [r7, #28]
 800fa02:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800fa04:	e00a      	b.n	800fa1c <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800fa06:	69bb      	ldr	r3, [r7, #24]
 800fa08:	1c9a      	adds	r2, r3, #2
 800fa0a:	61ba      	str	r2, [r7, #24]
 800fa0c:	881b      	ldrh	r3, [r3, #0]
 800fa0e:	461a      	mov	r2, r3
 800fa10:	697b      	ldr	r3, [r7, #20]
 800fa12:	4413      	add	r3, r2
 800fa14:	617b      	str	r3, [r7, #20]
    len -= 2;
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	3b02      	subs	r3, #2
 800fa1a:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800fa1c:	683b      	ldr	r3, [r7, #0]
 800fa1e:	2b01      	cmp	r3, #1
 800fa20:	dcf1      	bgt.n	800fa06 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	dd04      	ble.n	800fa32 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800fa28:	f107 030e 	add.w	r3, r7, #14
 800fa2c:	69ba      	ldr	r2, [r7, #24]
 800fa2e:	7812      	ldrb	r2, [r2, #0]
 800fa30:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800fa32:	89fb      	ldrh	r3, [r7, #14]
 800fa34:	461a      	mov	r2, r3
 800fa36:	697b      	ldr	r3, [r7, #20]
 800fa38:	4413      	add	r3, r2
 800fa3a:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800fa3c:	697b      	ldr	r3, [r7, #20]
 800fa3e:	0c1a      	lsrs	r2, r3, #16
 800fa40:	697b      	ldr	r3, [r7, #20]
 800fa42:	b29b      	uxth	r3, r3
 800fa44:	4413      	add	r3, r2
 800fa46:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800fa48:	697b      	ldr	r3, [r7, #20]
 800fa4a:	0c1a      	lsrs	r2, r3, #16
 800fa4c:	697b      	ldr	r3, [r7, #20]
 800fa4e:	b29b      	uxth	r3, r3
 800fa50:	4413      	add	r3, r2
 800fa52:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800fa54:	693b      	ldr	r3, [r7, #16]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d007      	beq.n	800fa6a <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800fa5a:	697b      	ldr	r3, [r7, #20]
 800fa5c:	021b      	lsls	r3, r3, #8
 800fa5e:	b29a      	uxth	r2, r3
 800fa60:	697b      	ldr	r3, [r7, #20]
 800fa62:	0a1b      	lsrs	r3, r3, #8
 800fa64:	b2db      	uxtb	r3, r3
 800fa66:	4313      	orrs	r3, r2
 800fa68:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800fa6a:	697b      	ldr	r3, [r7, #20]
 800fa6c:	b29b      	uxth	r3, r3
}
 800fa6e:	4618      	mov	r0, r3
 800fa70:	3724      	adds	r7, #36	; 0x24
 800fa72:	46bd      	mov	sp, r7
 800fa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa78:	4770      	bx	lr

0800fa7a <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800fa7a:	b580      	push	{r7, lr}
 800fa7c:	b082      	sub	sp, #8
 800fa7e:	af00      	add	r7, sp, #0
 800fa80:	6078      	str	r0, [r7, #4]
 800fa82:	460b      	mov	r3, r1
 800fa84:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800fa86:	887b      	ldrh	r3, [r7, #2]
 800fa88:	4619      	mov	r1, r3
 800fa8a:	6878      	ldr	r0, [r7, #4]
 800fa8c:	f7ff ff98 	bl	800f9c0 <lwip_standard_chksum>
 800fa90:	4603      	mov	r3, r0
 800fa92:	43db      	mvns	r3, r3
 800fa94:	b29b      	uxth	r3, r3
}
 800fa96:	4618      	mov	r0, r3
 800fa98:	3708      	adds	r7, #8
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	bd80      	pop	{r7, pc}

0800fa9e <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800fa9e:	b580      	push	{r7, lr}
 800faa0:	b086      	sub	sp, #24
 800faa2:	af00      	add	r7, sp, #0
 800faa4:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800faa6:	2300      	movs	r3, #0
 800faa8:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800faaa:	2300      	movs	r3, #0
 800faac:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	613b      	str	r3, [r7, #16]
 800fab2:	e02b      	b.n	800fb0c <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800fab4:	693b      	ldr	r3, [r7, #16]
 800fab6:	685a      	ldr	r2, [r3, #4]
 800fab8:	693b      	ldr	r3, [r7, #16]
 800faba:	895b      	ldrh	r3, [r3, #10]
 800fabc:	4619      	mov	r1, r3
 800fabe:	4610      	mov	r0, r2
 800fac0:	f7ff ff7e 	bl	800f9c0 <lwip_standard_chksum>
 800fac4:	4603      	mov	r3, r0
 800fac6:	461a      	mov	r2, r3
 800fac8:	697b      	ldr	r3, [r7, #20]
 800faca:	4413      	add	r3, r2
 800facc:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800face:	697b      	ldr	r3, [r7, #20]
 800fad0:	0c1a      	lsrs	r2, r3, #16
 800fad2:	697b      	ldr	r3, [r7, #20]
 800fad4:	b29b      	uxth	r3, r3
 800fad6:	4413      	add	r3, r2
 800fad8:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800fada:	693b      	ldr	r3, [r7, #16]
 800fadc:	895b      	ldrh	r3, [r3, #10]
 800fade:	f003 0301 	and.w	r3, r3, #1
 800fae2:	b29b      	uxth	r3, r3
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d00e      	beq.n	800fb06 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	2b00      	cmp	r3, #0
 800faec:	bf0c      	ite	eq
 800faee:	2301      	moveq	r3, #1
 800faf0:	2300      	movne	r3, #0
 800faf2:	b2db      	uxtb	r3, r3
 800faf4:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800faf6:	697b      	ldr	r3, [r7, #20]
 800faf8:	021b      	lsls	r3, r3, #8
 800fafa:	b29a      	uxth	r2, r3
 800fafc:	697b      	ldr	r3, [r7, #20]
 800fafe:	0a1b      	lsrs	r3, r3, #8
 800fb00:	b2db      	uxtb	r3, r3
 800fb02:	4313      	orrs	r3, r2
 800fb04:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800fb06:	693b      	ldr	r3, [r7, #16]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	613b      	str	r3, [r7, #16]
 800fb0c:	693b      	ldr	r3, [r7, #16]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d1d0      	bne.n	800fab4 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d007      	beq.n	800fb28 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800fb18:	697b      	ldr	r3, [r7, #20]
 800fb1a:	021b      	lsls	r3, r3, #8
 800fb1c:	b29a      	uxth	r2, r3
 800fb1e:	697b      	ldr	r3, [r7, #20]
 800fb20:	0a1b      	lsrs	r3, r3, #8
 800fb22:	b2db      	uxtb	r3, r3
 800fb24:	4313      	orrs	r3, r2
 800fb26:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800fb28:	697b      	ldr	r3, [r7, #20]
 800fb2a:	b29b      	uxth	r3, r3
 800fb2c:	43db      	mvns	r3, r3
 800fb2e:	b29b      	uxth	r3, r3
}
 800fb30:	4618      	mov	r0, r3
 800fb32:	3718      	adds	r7, #24
 800fb34:	46bd      	mov	sp, r7
 800fb36:	bd80      	pop	{r7, pc}

0800fb38 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800fb38:	b580      	push	{r7, lr}
 800fb3a:	b082      	sub	sp, #8
 800fb3c:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800fb3e:	2300      	movs	r3, #0
 800fb40:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800fb42:	f000 f8d3 	bl	800fcec <mem_init>
  memp_init();
 800fb46:	f000 fbc5 	bl	80102d4 <memp_init>
  pbuf_init();
  netif_init();
 800fb4a:	f000 fcc3 	bl	80104d4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800fb4e:	f006 ffe3 	bl	8016b18 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800fb52:	f001 fd79 	bl	8011648 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800fb56:	f006 ff97 	bl	8016a88 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800fb5a:	bf00      	nop
 800fb5c:	3708      	adds	r7, #8
 800fb5e:	46bd      	mov	sp, r7
 800fb60:	bd80      	pop	{r7, pc}
	...

0800fb64 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800fb64:	b480      	push	{r7}
 800fb66:	b083      	sub	sp, #12
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]
  return (struct mem *)(void *)&ram[ptr];
 800fb6c:	4b04      	ldr	r3, [pc, #16]	; (800fb80 <ptr_to_mem+0x1c>)
 800fb6e:	681a      	ldr	r2, [r3, #0]
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	4413      	add	r3, r2
}
 800fb74:	4618      	mov	r0, r3
 800fb76:	370c      	adds	r7, #12
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7e:	4770      	bx	lr
 800fb80:	200007f8 	.word	0x200007f8

0800fb84 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800fb84:	b480      	push	{r7}
 800fb86:	b083      	sub	sp, #12
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800fb8c:	4b04      	ldr	r3, [pc, #16]	; (800fba0 <mem_to_ptr+0x1c>)
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	687a      	ldr	r2, [r7, #4]
 800fb92:	1ad3      	subs	r3, r2, r3
}
 800fb94:	4618      	mov	r0, r3
 800fb96:	370c      	adds	r7, #12
 800fb98:	46bd      	mov	sp, r7
 800fb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9e:	4770      	bx	lr
 800fba0:	200007f8 	.word	0x200007f8

0800fba4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800fba4:	b590      	push	{r4, r7, lr}
 800fba6:	b085      	sub	sp, #20
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800fbac:	4b45      	ldr	r3, [pc, #276]	; (800fcc4 <plug_holes+0x120>)
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	687a      	ldr	r2, [r7, #4]
 800fbb2:	429a      	cmp	r2, r3
 800fbb4:	d206      	bcs.n	800fbc4 <plug_holes+0x20>
 800fbb6:	4b44      	ldr	r3, [pc, #272]	; (800fcc8 <plug_holes+0x124>)
 800fbb8:	f240 12df 	movw	r2, #479	; 0x1df
 800fbbc:	4943      	ldr	r1, [pc, #268]	; (800fccc <plug_holes+0x128>)
 800fbbe:	4844      	ldr	r0, [pc, #272]	; (800fcd0 <plug_holes+0x12c>)
 800fbc0:	f00a f98a 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800fbc4:	4b43      	ldr	r3, [pc, #268]	; (800fcd4 <plug_holes+0x130>)
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	687a      	ldr	r2, [r7, #4]
 800fbca:	429a      	cmp	r2, r3
 800fbcc:	d306      	bcc.n	800fbdc <plug_holes+0x38>
 800fbce:	4b3e      	ldr	r3, [pc, #248]	; (800fcc8 <plug_holes+0x124>)
 800fbd0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800fbd4:	4940      	ldr	r1, [pc, #256]	; (800fcd8 <plug_holes+0x134>)
 800fbd6:	483e      	ldr	r0, [pc, #248]	; (800fcd0 <plug_holes+0x12c>)
 800fbd8:	f00a f97e 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	7a1b      	ldrb	r3, [r3, #8]
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d006      	beq.n	800fbf2 <plug_holes+0x4e>
 800fbe4:	4b38      	ldr	r3, [pc, #224]	; (800fcc8 <plug_holes+0x124>)
 800fbe6:	f240 12e1 	movw	r2, #481	; 0x1e1
 800fbea:	493c      	ldr	r1, [pc, #240]	; (800fcdc <plug_holes+0x138>)
 800fbec:	4838      	ldr	r0, [pc, #224]	; (800fcd0 <plug_holes+0x12c>)
 800fbee:	f00a f973 	bl	8019ed8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	4a3a      	ldr	r2, [pc, #232]	; (800fce0 <plug_holes+0x13c>)
 800fbf8:	4293      	cmp	r3, r2
 800fbfa:	d906      	bls.n	800fc0a <plug_holes+0x66>
 800fbfc:	4b32      	ldr	r3, [pc, #200]	; (800fcc8 <plug_holes+0x124>)
 800fbfe:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800fc02:	4938      	ldr	r1, [pc, #224]	; (800fce4 <plug_holes+0x140>)
 800fc04:	4832      	ldr	r0, [pc, #200]	; (800fcd0 <plug_holes+0x12c>)
 800fc06:	f00a f967 	bl	8019ed8 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	4618      	mov	r0, r3
 800fc10:	f7ff ffa8 	bl	800fb64 <ptr_to_mem>
 800fc14:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800fc16:	687a      	ldr	r2, [r7, #4]
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	429a      	cmp	r2, r3
 800fc1c:	d024      	beq.n	800fc68 <plug_holes+0xc4>
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	7a1b      	ldrb	r3, [r3, #8]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d120      	bne.n	800fc68 <plug_holes+0xc4>
 800fc26:	4b2b      	ldr	r3, [pc, #172]	; (800fcd4 <plug_holes+0x130>)
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	68fa      	ldr	r2, [r7, #12]
 800fc2c:	429a      	cmp	r2, r3
 800fc2e:	d01b      	beq.n	800fc68 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800fc30:	4b2d      	ldr	r3, [pc, #180]	; (800fce8 <plug_holes+0x144>)
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	68fa      	ldr	r2, [r7, #12]
 800fc36:	429a      	cmp	r2, r3
 800fc38:	d102      	bne.n	800fc40 <plug_holes+0x9c>
      lfree = mem;
 800fc3a:	4a2b      	ldr	r2, [pc, #172]	; (800fce8 <plug_holes+0x144>)
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	681a      	ldr	r2, [r3, #0]
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	601a      	str	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	4a24      	ldr	r2, [pc, #144]	; (800fce0 <plug_holes+0x13c>)
 800fc4e:	4293      	cmp	r3, r2
 800fc50:	d00a      	beq.n	800fc68 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	4618      	mov	r0, r3
 800fc58:	f7ff ff84 	bl	800fb64 <ptr_to_mem>
 800fc5c:	4604      	mov	r4, r0
 800fc5e:	6878      	ldr	r0, [r7, #4]
 800fc60:	f7ff ff90 	bl	800fb84 <mem_to_ptr>
 800fc64:	4603      	mov	r3, r0
 800fc66:	6063      	str	r3, [r4, #4]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	685b      	ldr	r3, [r3, #4]
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	f7ff ff79 	bl	800fb64 <ptr_to_mem>
 800fc72:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800fc74:	68ba      	ldr	r2, [r7, #8]
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	429a      	cmp	r2, r3
 800fc7a:	d01f      	beq.n	800fcbc <plug_holes+0x118>
 800fc7c:	68bb      	ldr	r3, [r7, #8]
 800fc7e:	7a1b      	ldrb	r3, [r3, #8]
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d11b      	bne.n	800fcbc <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800fc84:	4b18      	ldr	r3, [pc, #96]	; (800fce8 <plug_holes+0x144>)
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	687a      	ldr	r2, [r7, #4]
 800fc8a:	429a      	cmp	r2, r3
 800fc8c:	d102      	bne.n	800fc94 <plug_holes+0xf0>
      lfree = pmem;
 800fc8e:	4a16      	ldr	r2, [pc, #88]	; (800fce8 <plug_holes+0x144>)
 800fc90:	68bb      	ldr	r3, [r7, #8]
 800fc92:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	681a      	ldr	r2, [r3, #0]
 800fc98:	68bb      	ldr	r3, [r7, #8]
 800fc9a:	601a      	str	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	4a0f      	ldr	r2, [pc, #60]	; (800fce0 <plug_holes+0x13c>)
 800fca2:	4293      	cmp	r3, r2
 800fca4:	d00a      	beq.n	800fcbc <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	4618      	mov	r0, r3
 800fcac:	f7ff ff5a 	bl	800fb64 <ptr_to_mem>
 800fcb0:	4604      	mov	r4, r0
 800fcb2:	68b8      	ldr	r0, [r7, #8]
 800fcb4:	f7ff ff66 	bl	800fb84 <mem_to_ptr>
 800fcb8:	4603      	mov	r3, r0
 800fcba:	6063      	str	r3, [r4, #4]
    }
  }
}
 800fcbc:	bf00      	nop
 800fcbe:	3714      	adds	r7, #20
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	bd90      	pop	{r4, r7, pc}
 800fcc4:	200007f8 	.word	0x200007f8
 800fcc8:	0801ca8c 	.word	0x0801ca8c
 800fccc:	0801cabc 	.word	0x0801cabc
 800fcd0:	0801cad4 	.word	0x0801cad4
 800fcd4:	200007fc 	.word	0x200007fc
 800fcd8:	0801cafc 	.word	0x0801cafc
 800fcdc:	0801cb18 	.word	0x0801cb18
 800fce0:	0001ffe8 	.word	0x0001ffe8
 800fce4:	0801cb34 	.word	0x0801cb34
 800fce8:	20000800 	.word	0x20000800

0800fcec <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b082      	sub	sp, #8
 800fcf0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800fcf2:	4b14      	ldr	r3, [pc, #80]	; (800fd44 <mem_init+0x58>)
 800fcf4:	4a14      	ldr	r2, [pc, #80]	; (800fd48 <mem_init+0x5c>)
 800fcf6:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800fcf8:	4b12      	ldr	r3, [pc, #72]	; (800fd44 <mem_init+0x58>)
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	4a12      	ldr	r2, [pc, #72]	; (800fd4c <mem_init+0x60>)
 800fd02:	601a      	str	r2, [r3, #0]
  mem->prev = 0;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2200      	movs	r2, #0
 800fd08:	605a      	str	r2, [r3, #4]
  mem->used = 0;
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	721a      	strb	r2, [r3, #8]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800fd10:	480e      	ldr	r0, [pc, #56]	; (800fd4c <mem_init+0x60>)
 800fd12:	f7ff ff27 	bl	800fb64 <ptr_to_mem>
 800fd16:	4603      	mov	r3, r0
 800fd18:	4a0d      	ldr	r2, [pc, #52]	; (800fd50 <mem_init+0x64>)
 800fd1a:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800fd1c:	4b0c      	ldr	r3, [pc, #48]	; (800fd50 <mem_init+0x64>)
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	2201      	movs	r2, #1
 800fd22:	721a      	strb	r2, [r3, #8]
  ram_end->next = MEM_SIZE_ALIGNED;
 800fd24:	4b0a      	ldr	r3, [pc, #40]	; (800fd50 <mem_init+0x64>)
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	4a08      	ldr	r2, [pc, #32]	; (800fd4c <mem_init+0x60>)
 800fd2a:	601a      	str	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800fd2c:	4b08      	ldr	r3, [pc, #32]	; (800fd50 <mem_init+0x64>)
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	4a06      	ldr	r2, [pc, #24]	; (800fd4c <mem_init+0x60>)
 800fd32:	605a      	str	r2, [r3, #4]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800fd34:	4b03      	ldr	r3, [pc, #12]	; (800fd44 <mem_init+0x58>)
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	4a06      	ldr	r2, [pc, #24]	; (800fd54 <mem_init+0x68>)
 800fd3a:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800fd3c:	bf00      	nop
 800fd3e:	3708      	adds	r7, #8
 800fd40:	46bd      	mov	sp, r7
 800fd42:	bd80      	pop	{r7, pc}
 800fd44:	200007f8 	.word	0x200007f8
 800fd48:	30020000 	.word	0x30020000
 800fd4c:	0001ffe8 	.word	0x0001ffe8
 800fd50:	200007fc 	.word	0x200007fc
 800fd54:	20000800 	.word	0x20000800

0800fd58 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b086      	sub	sp, #24
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800fd60:	6878      	ldr	r0, [r7, #4]
 800fd62:	f7ff ff0f 	bl	800fb84 <mem_to_ptr>
 800fd66:	6178      	str	r0, [r7, #20]
  nmem = ptr_to_mem(mem->next);
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	f7ff fef9 	bl	800fb64 <ptr_to_mem>
 800fd72:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	685b      	ldr	r3, [r3, #4]
 800fd78:	4618      	mov	r0, r3
 800fd7a:	f7ff fef3 	bl	800fb64 <ptr_to_mem>
 800fd7e:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	681b      	ldr	r3, [r3, #0]
 800fd84:	4a11      	ldr	r2, [pc, #68]	; (800fdcc <mem_link_valid+0x74>)
 800fd86:	4293      	cmp	r3, r2
 800fd88:	d818      	bhi.n	800fdbc <mem_link_valid+0x64>
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	685b      	ldr	r3, [r3, #4]
 800fd8e:	4a0f      	ldr	r2, [pc, #60]	; (800fdcc <mem_link_valid+0x74>)
 800fd90:	4293      	cmp	r3, r2
 800fd92:	d813      	bhi.n	800fdbc <mem_link_valid+0x64>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	685b      	ldr	r3, [r3, #4]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800fd98:	697a      	ldr	r2, [r7, #20]
 800fd9a:	429a      	cmp	r2, r3
 800fd9c:	d004      	beq.n	800fda8 <mem_link_valid+0x50>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	697a      	ldr	r2, [r7, #20]
 800fda4:	429a      	cmp	r2, r3
 800fda6:	d109      	bne.n	800fdbc <mem_link_valid+0x64>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800fda8:	4b09      	ldr	r3, [pc, #36]	; (800fdd0 <mem_link_valid+0x78>)
 800fdaa:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fdac:	693a      	ldr	r2, [r7, #16]
 800fdae:	429a      	cmp	r2, r3
 800fdb0:	d006      	beq.n	800fdc0 <mem_link_valid+0x68>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800fdb2:	693b      	ldr	r3, [r7, #16]
 800fdb4:	685b      	ldr	r3, [r3, #4]
 800fdb6:	697a      	ldr	r2, [r7, #20]
 800fdb8:	429a      	cmp	r2, r3
 800fdba:	d001      	beq.n	800fdc0 <mem_link_valid+0x68>
    return 0;
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	e000      	b.n	800fdc2 <mem_link_valid+0x6a>
  }
  return 1;
 800fdc0:	2301      	movs	r3, #1
}
 800fdc2:	4618      	mov	r0, r3
 800fdc4:	3718      	adds	r7, #24
 800fdc6:	46bd      	mov	sp, r7
 800fdc8:	bd80      	pop	{r7, pc}
 800fdca:	bf00      	nop
 800fdcc:	0001ffe8 	.word	0x0001ffe8
 800fdd0:	200007fc 	.word	0x200007fc

0800fdd4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b084      	sub	sp, #16
 800fdd8:	af00      	add	r7, sp, #0
 800fdda:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d04c      	beq.n	800fe7c <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	f003 0303 	and.w	r3, r3, #3
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d007      	beq.n	800fdfc <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800fdec:	4b25      	ldr	r3, [pc, #148]	; (800fe84 <mem_free+0xb0>)
 800fdee:	f240 2273 	movw	r2, #627	; 0x273
 800fdf2:	4925      	ldr	r1, [pc, #148]	; (800fe88 <mem_free+0xb4>)
 800fdf4:	4825      	ldr	r0, [pc, #148]	; (800fe8c <mem_free+0xb8>)
 800fdf6:	f00a f86f 	bl	8019ed8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800fdfa:	e040      	b.n	800fe7e <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	3b0c      	subs	r3, #12
 800fe00:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800fe02:	4b23      	ldr	r3, [pc, #140]	; (800fe90 <mem_free+0xbc>)
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	68fa      	ldr	r2, [r7, #12]
 800fe08:	429a      	cmp	r2, r3
 800fe0a:	d306      	bcc.n	800fe1a <mem_free+0x46>
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	f103 020c 	add.w	r2, r3, #12
 800fe12:	4b20      	ldr	r3, [pc, #128]	; (800fe94 <mem_free+0xc0>)
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	429a      	cmp	r2, r3
 800fe18:	d907      	bls.n	800fe2a <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800fe1a:	4b1a      	ldr	r3, [pc, #104]	; (800fe84 <mem_free+0xb0>)
 800fe1c:	f240 227f 	movw	r2, #639	; 0x27f
 800fe20:	491d      	ldr	r1, [pc, #116]	; (800fe98 <mem_free+0xc4>)
 800fe22:	481a      	ldr	r0, [pc, #104]	; (800fe8c <mem_free+0xb8>)
 800fe24:	f00a f858 	bl	8019ed8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800fe28:	e029      	b.n	800fe7e <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	7a1b      	ldrb	r3, [r3, #8]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d107      	bne.n	800fe42 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800fe32:	4b14      	ldr	r3, [pc, #80]	; (800fe84 <mem_free+0xb0>)
 800fe34:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800fe38:	4918      	ldr	r1, [pc, #96]	; (800fe9c <mem_free+0xc8>)
 800fe3a:	4814      	ldr	r0, [pc, #80]	; (800fe8c <mem_free+0xb8>)
 800fe3c:	f00a f84c 	bl	8019ed8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800fe40:	e01d      	b.n	800fe7e <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800fe42:	68f8      	ldr	r0, [r7, #12]
 800fe44:	f7ff ff88 	bl	800fd58 <mem_link_valid>
 800fe48:	4603      	mov	r3, r0
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d107      	bne.n	800fe5e <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800fe4e:	4b0d      	ldr	r3, [pc, #52]	; (800fe84 <mem_free+0xb0>)
 800fe50:	f240 2295 	movw	r2, #661	; 0x295
 800fe54:	4912      	ldr	r1, [pc, #72]	; (800fea0 <mem_free+0xcc>)
 800fe56:	480d      	ldr	r0, [pc, #52]	; (800fe8c <mem_free+0xb8>)
 800fe58:	f00a f83e 	bl	8019ed8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800fe5c:	e00f      	b.n	800fe7e <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	2200      	movs	r2, #0
 800fe62:	721a      	strb	r2, [r3, #8]

  if (mem < lfree) {
 800fe64:	4b0f      	ldr	r3, [pc, #60]	; (800fea4 <mem_free+0xd0>)
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	68fa      	ldr	r2, [r7, #12]
 800fe6a:	429a      	cmp	r2, r3
 800fe6c:	d202      	bcs.n	800fe74 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800fe6e:	4a0d      	ldr	r2, [pc, #52]	; (800fea4 <mem_free+0xd0>)
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800fe74:	68f8      	ldr	r0, [r7, #12]
 800fe76:	f7ff fe95 	bl	800fba4 <plug_holes>
 800fe7a:	e000      	b.n	800fe7e <mem_free+0xaa>
    return;
 800fe7c:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800fe7e:	3710      	adds	r7, #16
 800fe80:	46bd      	mov	sp, r7
 800fe82:	bd80      	pop	{r7, pc}
 800fe84:	0801ca8c 	.word	0x0801ca8c
 800fe88:	0801cb60 	.word	0x0801cb60
 800fe8c:	0801cad4 	.word	0x0801cad4
 800fe90:	200007f8 	.word	0x200007f8
 800fe94:	200007fc 	.word	0x200007fc
 800fe98:	0801cb84 	.word	0x0801cb84
 800fe9c:	0801cba0 	.word	0x0801cba0
 800fea0:	0801cbc8 	.word	0x0801cbc8
 800fea4:	20000800 	.word	0x20000800

0800fea8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b08a      	sub	sp, #40	; 0x28
 800feac:	af00      	add	r7, sp, #0
 800feae:	6078      	str	r0, [r7, #4]
 800feb0:	6039      	str	r1, [r7, #0]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800feb2:	683b      	ldr	r3, [r7, #0]
 800feb4:	3303      	adds	r3, #3
 800feb6:	f023 0303 	bic.w	r3, r3, #3
 800feba:	627b      	str	r3, [r7, #36]	; 0x24
  if (newsize < MIN_SIZE_ALIGNED) {
 800febc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800febe:	2b0b      	cmp	r3, #11
 800fec0:	d801      	bhi.n	800fec6 <mem_trim+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800fec2:	230c      	movs	r3, #12
 800fec4:	627b      	str	r3, [r7, #36]	; 0x24
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800fec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fec8:	4a68      	ldr	r2, [pc, #416]	; (801006c <mem_trim+0x1c4>)
 800feca:	4293      	cmp	r3, r2
 800fecc:	d803      	bhi.n	800fed6 <mem_trim+0x2e>
 800fece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fed0:	683b      	ldr	r3, [r7, #0]
 800fed2:	429a      	cmp	r2, r3
 800fed4:	d201      	bcs.n	800feda <mem_trim+0x32>
    return NULL;
 800fed6:	2300      	movs	r3, #0
 800fed8:	e0c4      	b.n	8010064 <mem_trim+0x1bc>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800feda:	4b65      	ldr	r3, [pc, #404]	; (8010070 <mem_trim+0x1c8>)
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	687a      	ldr	r2, [r7, #4]
 800fee0:	429a      	cmp	r2, r3
 800fee2:	d304      	bcc.n	800feee <mem_trim+0x46>
 800fee4:	4b63      	ldr	r3, [pc, #396]	; (8010074 <mem_trim+0x1cc>)
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	687a      	ldr	r2, [r7, #4]
 800feea:	429a      	cmp	r2, r3
 800feec:	d306      	bcc.n	800fefc <mem_trim+0x54>
 800feee:	4b62      	ldr	r3, [pc, #392]	; (8010078 <mem_trim+0x1d0>)
 800fef0:	f240 22d1 	movw	r2, #721	; 0x2d1
 800fef4:	4961      	ldr	r1, [pc, #388]	; (801007c <mem_trim+0x1d4>)
 800fef6:	4862      	ldr	r0, [pc, #392]	; (8010080 <mem_trim+0x1d8>)
 800fef8:	f009 ffee 	bl	8019ed8 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800fefc:	4b5c      	ldr	r3, [pc, #368]	; (8010070 <mem_trim+0x1c8>)
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	687a      	ldr	r2, [r7, #4]
 800ff02:	429a      	cmp	r2, r3
 800ff04:	d304      	bcc.n	800ff10 <mem_trim+0x68>
 800ff06:	4b5b      	ldr	r3, [pc, #364]	; (8010074 <mem_trim+0x1cc>)
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	687a      	ldr	r2, [r7, #4]
 800ff0c:	429a      	cmp	r2, r3
 800ff0e:	d301      	bcc.n	800ff14 <mem_trim+0x6c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	e0a7      	b.n	8010064 <mem_trim+0x1bc>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	3b0c      	subs	r3, #12
 800ff18:	623b      	str	r3, [r7, #32]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800ff1a:	6a38      	ldr	r0, [r7, #32]
 800ff1c:	f7ff fe32 	bl	800fb84 <mem_to_ptr>
 800ff20:	61f8      	str	r0, [r7, #28]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800ff22:	6a3b      	ldr	r3, [r7, #32]
 800ff24:	681a      	ldr	r2, [r3, #0]
 800ff26:	69fb      	ldr	r3, [r7, #28]
 800ff28:	1ad3      	subs	r3, r2, r3
 800ff2a:	3b0c      	subs	r3, #12
 800ff2c:	61bb      	str	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800ff2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff30:	69bb      	ldr	r3, [r7, #24]
 800ff32:	429a      	cmp	r2, r3
 800ff34:	d906      	bls.n	800ff44 <mem_trim+0x9c>
 800ff36:	4b50      	ldr	r3, [pc, #320]	; (8010078 <mem_trim+0x1d0>)
 800ff38:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800ff3c:	4951      	ldr	r1, [pc, #324]	; (8010084 <mem_trim+0x1dc>)
 800ff3e:	4850      	ldr	r0, [pc, #320]	; (8010080 <mem_trim+0x1d8>)
 800ff40:	f009 ffca 	bl	8019ed8 <iprintf>
  if (newsize > size) {
 800ff44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff46:	69bb      	ldr	r3, [r7, #24]
 800ff48:	429a      	cmp	r2, r3
 800ff4a:	d901      	bls.n	800ff50 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	e089      	b.n	8010064 <mem_trim+0x1bc>
  }
  if (newsize == size) {
 800ff50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff52:	69bb      	ldr	r3, [r7, #24]
 800ff54:	429a      	cmp	r2, r3
 800ff56:	d101      	bne.n	800ff5c <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	e083      	b.n	8010064 <mem_trim+0x1bc>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800ff5c:	6a3b      	ldr	r3, [r7, #32]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	4618      	mov	r0, r3
 800ff62:	f7ff fdff 	bl	800fb64 <ptr_to_mem>
 800ff66:	6178      	str	r0, [r7, #20]
  if (mem2->used == 0) {
 800ff68:	697b      	ldr	r3, [r7, #20]
 800ff6a:	7a1b      	ldrb	r3, [r3, #8]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d13c      	bne.n	800ffea <mem_trim+0x142>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ff70:	6a3b      	ldr	r3, [r7, #32]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	4a3d      	ldr	r2, [pc, #244]	; (801006c <mem_trim+0x1c4>)
 800ff76:	4293      	cmp	r3, r2
 800ff78:	d106      	bne.n	800ff88 <mem_trim+0xe0>
 800ff7a:	4b3f      	ldr	r3, [pc, #252]	; (8010078 <mem_trim+0x1d0>)
 800ff7c:	f240 22f5 	movw	r2, #757	; 0x2f5
 800ff80:	4941      	ldr	r1, [pc, #260]	; (8010088 <mem_trim+0x1e0>)
 800ff82:	483f      	ldr	r0, [pc, #252]	; (8010080 <mem_trim+0x1d8>)
 800ff84:	f009 ffa8 	bl	8019ed8 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800ff88:	697b      	ldr	r3, [r7, #20]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	60fb      	str	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ff8e:	69fa      	ldr	r2, [r7, #28]
 800ff90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff92:	4413      	add	r3, r2
 800ff94:	330c      	adds	r3, #12
 800ff96:	613b      	str	r3, [r7, #16]
    if (lfree == mem2) {
 800ff98:	4b3c      	ldr	r3, [pc, #240]	; (801008c <mem_trim+0x1e4>)
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	697a      	ldr	r2, [r7, #20]
 800ff9e:	429a      	cmp	r2, r3
 800ffa0:	d105      	bne.n	800ffae <mem_trim+0x106>
      lfree = ptr_to_mem(ptr2);
 800ffa2:	6938      	ldr	r0, [r7, #16]
 800ffa4:	f7ff fdde 	bl	800fb64 <ptr_to_mem>
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	4a38      	ldr	r2, [pc, #224]	; (801008c <mem_trim+0x1e4>)
 800ffac:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800ffae:	6938      	ldr	r0, [r7, #16]
 800ffb0:	f7ff fdd8 	bl	800fb64 <ptr_to_mem>
 800ffb4:	6178      	str	r0, [r7, #20]
    mem2->used = 0;
 800ffb6:	697b      	ldr	r3, [r7, #20]
 800ffb8:	2200      	movs	r2, #0
 800ffba:	721a      	strb	r2, [r3, #8]
    /* restore the next pointer */
    mem2->next = next;
 800ffbc:	697b      	ldr	r3, [r7, #20]
 800ffbe:	68fa      	ldr	r2, [r7, #12]
 800ffc0:	601a      	str	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800ffc2:	697b      	ldr	r3, [r7, #20]
 800ffc4:	69fa      	ldr	r2, [r7, #28]
 800ffc6:	605a      	str	r2, [r3, #4]
    /* link mem to it */
    mem->next = ptr2;
 800ffc8:	6a3b      	ldr	r3, [r7, #32]
 800ffca:	693a      	ldr	r2, [r7, #16]
 800ffcc:	601a      	str	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ffce:	697b      	ldr	r3, [r7, #20]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	4a26      	ldr	r2, [pc, #152]	; (801006c <mem_trim+0x1c4>)
 800ffd4:	4293      	cmp	r3, r2
 800ffd6:	d044      	beq.n	8010062 <mem_trim+0x1ba>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ffd8:	697b      	ldr	r3, [r7, #20]
 800ffda:	681b      	ldr	r3, [r3, #0]
 800ffdc:	4618      	mov	r0, r3
 800ffde:	f7ff fdc1 	bl	800fb64 <ptr_to_mem>
 800ffe2:	4602      	mov	r2, r0
 800ffe4:	693b      	ldr	r3, [r7, #16]
 800ffe6:	6053      	str	r3, [r2, #4]
 800ffe8:	e03b      	b.n	8010062 <mem_trim+0x1ba>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800ffea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffec:	3318      	adds	r3, #24
 800ffee:	69ba      	ldr	r2, [r7, #24]
 800fff0:	429a      	cmp	r2, r3
 800fff2:	d336      	bcc.n	8010062 <mem_trim+0x1ba>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800fff4:	69fa      	ldr	r2, [r7, #28]
 800fff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fff8:	4413      	add	r3, r2
 800fffa:	330c      	adds	r3, #12
 800fffc:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800fffe:	6a3b      	ldr	r3, [r7, #32]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	4a1a      	ldr	r2, [pc, #104]	; (801006c <mem_trim+0x1c4>)
 8010004:	4293      	cmp	r3, r2
 8010006:	d106      	bne.n	8010016 <mem_trim+0x16e>
 8010008:	4b1b      	ldr	r3, [pc, #108]	; (8010078 <mem_trim+0x1d0>)
 801000a:	f240 3216 	movw	r2, #790	; 0x316
 801000e:	491e      	ldr	r1, [pc, #120]	; (8010088 <mem_trim+0x1e0>)
 8010010:	481b      	ldr	r0, [pc, #108]	; (8010080 <mem_trim+0x1d8>)
 8010012:	f009 ff61 	bl	8019ed8 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8010016:	6938      	ldr	r0, [r7, #16]
 8010018:	f7ff fda4 	bl	800fb64 <ptr_to_mem>
 801001c:	6178      	str	r0, [r7, #20]
    if (mem2 < lfree) {
 801001e:	4b1b      	ldr	r3, [pc, #108]	; (801008c <mem_trim+0x1e4>)
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	697a      	ldr	r2, [r7, #20]
 8010024:	429a      	cmp	r2, r3
 8010026:	d202      	bcs.n	801002e <mem_trim+0x186>
      lfree = mem2;
 8010028:	4a18      	ldr	r2, [pc, #96]	; (801008c <mem_trim+0x1e4>)
 801002a:	697b      	ldr	r3, [r7, #20]
 801002c:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 801002e:	697b      	ldr	r3, [r7, #20]
 8010030:	2200      	movs	r2, #0
 8010032:	721a      	strb	r2, [r3, #8]
    mem2->next = mem->next;
 8010034:	6a3b      	ldr	r3, [r7, #32]
 8010036:	681a      	ldr	r2, [r3, #0]
 8010038:	697b      	ldr	r3, [r7, #20]
 801003a:	601a      	str	r2, [r3, #0]
    mem2->prev = ptr;
 801003c:	697b      	ldr	r3, [r7, #20]
 801003e:	69fa      	ldr	r2, [r7, #28]
 8010040:	605a      	str	r2, [r3, #4]
    mem->next = ptr2;
 8010042:	6a3b      	ldr	r3, [r7, #32]
 8010044:	693a      	ldr	r2, [r7, #16]
 8010046:	601a      	str	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010048:	697b      	ldr	r3, [r7, #20]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	4a07      	ldr	r2, [pc, #28]	; (801006c <mem_trim+0x1c4>)
 801004e:	4293      	cmp	r3, r2
 8010050:	d007      	beq.n	8010062 <mem_trim+0x1ba>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010052:	697b      	ldr	r3, [r7, #20]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	4618      	mov	r0, r3
 8010058:	f7ff fd84 	bl	800fb64 <ptr_to_mem>
 801005c:	4602      	mov	r2, r0
 801005e:	693b      	ldr	r3, [r7, #16]
 8010060:	6053      	str	r3, [r2, #4]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8010062:	687b      	ldr	r3, [r7, #4]
}
 8010064:	4618      	mov	r0, r3
 8010066:	3728      	adds	r7, #40	; 0x28
 8010068:	46bd      	mov	sp, r7
 801006a:	bd80      	pop	{r7, pc}
 801006c:	0001ffe8 	.word	0x0001ffe8
 8010070:	200007f8 	.word	0x200007f8
 8010074:	200007fc 	.word	0x200007fc
 8010078:	0801ca8c 	.word	0x0801ca8c
 801007c:	0801cbfc 	.word	0x0801cbfc
 8010080:	0801cad4 	.word	0x0801cad4
 8010084:	0801cc14 	.word	0x0801cc14
 8010088:	0801cc34 	.word	0x0801cc34
 801008c:	20000800 	.word	0x20000800

08010090 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8010090:	b580      	push	{r7, lr}
 8010092:	b088      	sub	sp, #32
 8010094:	af00      	add	r7, sp, #0
 8010096:	6078      	str	r0, [r7, #4]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d101      	bne.n	80100a2 <mem_malloc+0x12>
    return NULL;
 801009e:	2300      	movs	r3, #0
 80100a0:	e0d0      	b.n	8010244 <mem_malloc+0x1b4>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	3303      	adds	r3, #3
 80100a6:	f023 0303 	bic.w	r3, r3, #3
 80100aa:	61bb      	str	r3, [r7, #24]
  if (size < MIN_SIZE_ALIGNED) {
 80100ac:	69bb      	ldr	r3, [r7, #24]
 80100ae:	2b0b      	cmp	r3, #11
 80100b0:	d801      	bhi.n	80100b6 <mem_malloc+0x26>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 80100b2:	230c      	movs	r3, #12
 80100b4:	61bb      	str	r3, [r7, #24]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80100b6:	69bb      	ldr	r3, [r7, #24]
 80100b8:	4a64      	ldr	r2, [pc, #400]	; (801024c <mem_malloc+0x1bc>)
 80100ba:	4293      	cmp	r3, r2
 80100bc:	d803      	bhi.n	80100c6 <mem_malloc+0x36>
 80100be:	69ba      	ldr	r2, [r7, #24]
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	429a      	cmp	r2, r3
 80100c4:	d201      	bcs.n	80100ca <mem_malloc+0x3a>
    return NULL;
 80100c6:	2300      	movs	r3, #0
 80100c8:	e0bc      	b.n	8010244 <mem_malloc+0x1b4>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80100ca:	4b61      	ldr	r3, [pc, #388]	; (8010250 <mem_malloc+0x1c0>)
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	4618      	mov	r0, r3
 80100d0:	f7ff fd58 	bl	800fb84 <mem_to_ptr>
 80100d4:	61f8      	str	r0, [r7, #28]
 80100d6:	e0ad      	b.n	8010234 <mem_malloc+0x1a4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80100d8:	69f8      	ldr	r0, [r7, #28]
 80100da:	f7ff fd43 	bl	800fb64 <ptr_to_mem>
 80100de:	6138      	str	r0, [r7, #16]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80100e0:	693b      	ldr	r3, [r7, #16]
 80100e2:	7a1b      	ldrb	r3, [r3, #8]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	f040 809f 	bne.w	8010228 <mem_malloc+0x198>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80100ea:	693b      	ldr	r3, [r7, #16]
 80100ec:	681a      	ldr	r2, [r3, #0]
 80100ee:	69fb      	ldr	r3, [r7, #28]
 80100f0:	1ad3      	subs	r3, r2, r3
 80100f2:	3b0c      	subs	r3, #12
      if ((!mem->used) &&
 80100f4:	69ba      	ldr	r2, [r7, #24]
 80100f6:	429a      	cmp	r2, r3
 80100f8:	f200 8096 	bhi.w	8010228 <mem_malloc+0x198>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80100fc:	693b      	ldr	r3, [r7, #16]
 80100fe:	681a      	ldr	r2, [r3, #0]
 8010100:	69fb      	ldr	r3, [r7, #28]
 8010102:	1ad3      	subs	r3, r2, r3
 8010104:	f1a3 020c 	sub.w	r2, r3, #12
 8010108:	69bb      	ldr	r3, [r7, #24]
 801010a:	3318      	adds	r3, #24
 801010c:	429a      	cmp	r2, r3
 801010e:	d331      	bcc.n	8010174 <mem_malloc+0xe4>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8010110:	69fa      	ldr	r2, [r7, #28]
 8010112:	69bb      	ldr	r3, [r7, #24]
 8010114:	4413      	add	r3, r2
 8010116:	330c      	adds	r3, #12
 8010118:	60fb      	str	r3, [r7, #12]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	4a4b      	ldr	r2, [pc, #300]	; (801024c <mem_malloc+0x1bc>)
 801011e:	4293      	cmp	r3, r2
 8010120:	d106      	bne.n	8010130 <mem_malloc+0xa0>
 8010122:	4b4c      	ldr	r3, [pc, #304]	; (8010254 <mem_malloc+0x1c4>)
 8010124:	f240 3287 	movw	r2, #903	; 0x387
 8010128:	494b      	ldr	r1, [pc, #300]	; (8010258 <mem_malloc+0x1c8>)
 801012a:	484c      	ldr	r0, [pc, #304]	; (801025c <mem_malloc+0x1cc>)
 801012c:	f009 fed4 	bl	8019ed8 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8010130:	68f8      	ldr	r0, [r7, #12]
 8010132:	f7ff fd17 	bl	800fb64 <ptr_to_mem>
 8010136:	60b8      	str	r0, [r7, #8]
          mem2->used = 0;
 8010138:	68bb      	ldr	r3, [r7, #8]
 801013a:	2200      	movs	r2, #0
 801013c:	721a      	strb	r2, [r3, #8]
          mem2->next = mem->next;
 801013e:	693b      	ldr	r3, [r7, #16]
 8010140:	681a      	ldr	r2, [r3, #0]
 8010142:	68bb      	ldr	r3, [r7, #8]
 8010144:	601a      	str	r2, [r3, #0]
          mem2->prev = ptr;
 8010146:	68bb      	ldr	r3, [r7, #8]
 8010148:	69fa      	ldr	r2, [r7, #28]
 801014a:	605a      	str	r2, [r3, #4]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801014c:	693b      	ldr	r3, [r7, #16]
 801014e:	68fa      	ldr	r2, [r7, #12]
 8010150:	601a      	str	r2, [r3, #0]
          mem->used = 1;
 8010152:	693b      	ldr	r3, [r7, #16]
 8010154:	2201      	movs	r2, #1
 8010156:	721a      	strb	r2, [r3, #8]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8010158:	68bb      	ldr	r3, [r7, #8]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	4a3b      	ldr	r2, [pc, #236]	; (801024c <mem_malloc+0x1bc>)
 801015e:	4293      	cmp	r3, r2
 8010160:	d00b      	beq.n	801017a <mem_malloc+0xea>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8010162:	68bb      	ldr	r3, [r7, #8]
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	4618      	mov	r0, r3
 8010168:	f7ff fcfc 	bl	800fb64 <ptr_to_mem>
 801016c:	4602      	mov	r2, r0
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	6053      	str	r3, [r2, #4]
 8010172:	e002      	b.n	801017a <mem_malloc+0xea>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8010174:	693b      	ldr	r3, [r7, #16]
 8010176:	2201      	movs	r2, #1
 8010178:	721a      	strb	r2, [r3, #8]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801017a:	4b35      	ldr	r3, [pc, #212]	; (8010250 <mem_malloc+0x1c0>)
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	693a      	ldr	r2, [r7, #16]
 8010180:	429a      	cmp	r2, r3
 8010182:	d127      	bne.n	80101d4 <mem_malloc+0x144>
          struct mem *cur = lfree;
 8010184:	4b32      	ldr	r3, [pc, #200]	; (8010250 <mem_malloc+0x1c0>)
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	617b      	str	r3, [r7, #20]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801018a:	e005      	b.n	8010198 <mem_malloc+0x108>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801018c:	697b      	ldr	r3, [r7, #20]
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	4618      	mov	r0, r3
 8010192:	f7ff fce7 	bl	800fb64 <ptr_to_mem>
 8010196:	6178      	str	r0, [r7, #20]
          while (cur->used && cur != ram_end) {
 8010198:	697b      	ldr	r3, [r7, #20]
 801019a:	7a1b      	ldrb	r3, [r3, #8]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d004      	beq.n	80101aa <mem_malloc+0x11a>
 80101a0:	4b2f      	ldr	r3, [pc, #188]	; (8010260 <mem_malloc+0x1d0>)
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	697a      	ldr	r2, [r7, #20]
 80101a6:	429a      	cmp	r2, r3
 80101a8:	d1f0      	bne.n	801018c <mem_malloc+0xfc>
          }
          lfree = cur;
 80101aa:	4a29      	ldr	r2, [pc, #164]	; (8010250 <mem_malloc+0x1c0>)
 80101ac:	697b      	ldr	r3, [r7, #20]
 80101ae:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80101b0:	4b27      	ldr	r3, [pc, #156]	; (8010250 <mem_malloc+0x1c0>)
 80101b2:	681a      	ldr	r2, [r3, #0]
 80101b4:	4b2a      	ldr	r3, [pc, #168]	; (8010260 <mem_malloc+0x1d0>)
 80101b6:	681b      	ldr	r3, [r3, #0]
 80101b8:	429a      	cmp	r2, r3
 80101ba:	d00b      	beq.n	80101d4 <mem_malloc+0x144>
 80101bc:	4b24      	ldr	r3, [pc, #144]	; (8010250 <mem_malloc+0x1c0>)
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	7a1b      	ldrb	r3, [r3, #8]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d006      	beq.n	80101d4 <mem_malloc+0x144>
 80101c6:	4b23      	ldr	r3, [pc, #140]	; (8010254 <mem_malloc+0x1c4>)
 80101c8:	f240 32b5 	movw	r2, #949	; 0x3b5
 80101cc:	4925      	ldr	r1, [pc, #148]	; (8010264 <mem_malloc+0x1d4>)
 80101ce:	4823      	ldr	r0, [pc, #140]	; (801025c <mem_malloc+0x1cc>)
 80101d0:	f009 fe82 	bl	8019ed8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80101d4:	693a      	ldr	r2, [r7, #16]
 80101d6:	69bb      	ldr	r3, [r7, #24]
 80101d8:	4413      	add	r3, r2
 80101da:	330c      	adds	r3, #12
 80101dc:	4a20      	ldr	r2, [pc, #128]	; (8010260 <mem_malloc+0x1d0>)
 80101de:	6812      	ldr	r2, [r2, #0]
 80101e0:	4293      	cmp	r3, r2
 80101e2:	d906      	bls.n	80101f2 <mem_malloc+0x162>
 80101e4:	4b1b      	ldr	r3, [pc, #108]	; (8010254 <mem_malloc+0x1c4>)
 80101e6:	f240 32b9 	movw	r2, #953	; 0x3b9
 80101ea:	491f      	ldr	r1, [pc, #124]	; (8010268 <mem_malloc+0x1d8>)
 80101ec:	481b      	ldr	r0, [pc, #108]	; (801025c <mem_malloc+0x1cc>)
 80101ee:	f009 fe73 	bl	8019ed8 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80101f2:	693b      	ldr	r3, [r7, #16]
 80101f4:	f003 0303 	and.w	r3, r3, #3
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d006      	beq.n	801020a <mem_malloc+0x17a>
 80101fc:	4b15      	ldr	r3, [pc, #84]	; (8010254 <mem_malloc+0x1c4>)
 80101fe:	f240 32bb 	movw	r2, #955	; 0x3bb
 8010202:	491a      	ldr	r1, [pc, #104]	; (801026c <mem_malloc+0x1dc>)
 8010204:	4815      	ldr	r0, [pc, #84]	; (801025c <mem_malloc+0x1cc>)
 8010206:	f009 fe67 	bl	8019ed8 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 801020a:	693b      	ldr	r3, [r7, #16]
 801020c:	f003 0303 	and.w	r3, r3, #3
 8010210:	2b00      	cmp	r3, #0
 8010212:	d006      	beq.n	8010222 <mem_malloc+0x192>
 8010214:	4b0f      	ldr	r3, [pc, #60]	; (8010254 <mem_malloc+0x1c4>)
 8010216:	f240 32bd 	movw	r2, #957	; 0x3bd
 801021a:	4915      	ldr	r1, [pc, #84]	; (8010270 <mem_malloc+0x1e0>)
 801021c:	480f      	ldr	r0, [pc, #60]	; (801025c <mem_malloc+0x1cc>)
 801021e:	f009 fe5b 	bl	8019ed8 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8010222:	693b      	ldr	r3, [r7, #16]
 8010224:	330c      	adds	r3, #12
 8010226:	e00d      	b.n	8010244 <mem_malloc+0x1b4>
         ptr = ptr_to_mem(ptr)->next) {
 8010228:	69f8      	ldr	r0, [r7, #28]
 801022a:	f7ff fc9b 	bl	800fb64 <ptr_to_mem>
 801022e:	4603      	mov	r3, r0
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	61fb      	str	r3, [r7, #28]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010234:	69ba      	ldr	r2, [r7, #24]
 8010236:	4b05      	ldr	r3, [pc, #20]	; (801024c <mem_malloc+0x1bc>)
 8010238:	1a9b      	subs	r3, r3, r2
 801023a:	69fa      	ldr	r2, [r7, #28]
 801023c:	429a      	cmp	r2, r3
 801023e:	f4ff af4b 	bcc.w	80100d8 <mem_malloc+0x48>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8010242:	2300      	movs	r3, #0
}
 8010244:	4618      	mov	r0, r3
 8010246:	3720      	adds	r7, #32
 8010248:	46bd      	mov	sp, r7
 801024a:	bd80      	pop	{r7, pc}
 801024c:	0001ffe8 	.word	0x0001ffe8
 8010250:	20000800 	.word	0x20000800
 8010254:	0801ca8c 	.word	0x0801ca8c
 8010258:	0801cc34 	.word	0x0801cc34
 801025c:	0801cad4 	.word	0x0801cad4
 8010260:	200007fc 	.word	0x200007fc
 8010264:	0801cc48 	.word	0x0801cc48
 8010268:	0801cc64 	.word	0x0801cc64
 801026c:	0801cc94 	.word	0x0801cc94
 8010270:	0801ccc4 	.word	0x0801ccc4

08010274 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8010274:	b480      	push	{r7}
 8010276:	b085      	sub	sp, #20
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	689b      	ldr	r3, [r3, #8]
 8010280:	2200      	movs	r2, #0
 8010282:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	685b      	ldr	r3, [r3, #4]
 8010288:	3303      	adds	r3, #3
 801028a:	f023 0303 	bic.w	r3, r3, #3
 801028e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8010290:	2300      	movs	r3, #0
 8010292:	60fb      	str	r3, [r7, #12]
 8010294:	e011      	b.n	80102ba <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	689b      	ldr	r3, [r3, #8]
 801029a:	681a      	ldr	r2, [r3, #0]
 801029c:	68bb      	ldr	r3, [r7, #8]
 801029e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	689b      	ldr	r3, [r3, #8]
 80102a4:	68ba      	ldr	r2, [r7, #8]
 80102a6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	881b      	ldrh	r3, [r3, #0]
 80102ac:	461a      	mov	r2, r3
 80102ae:	68bb      	ldr	r3, [r7, #8]
 80102b0:	4413      	add	r3, r2
 80102b2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	3301      	adds	r3, #1
 80102b8:	60fb      	str	r3, [r7, #12]
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	885b      	ldrh	r3, [r3, #2]
 80102be:	461a      	mov	r2, r3
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	4293      	cmp	r3, r2
 80102c4:	dbe7      	blt.n	8010296 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80102c6:	bf00      	nop
 80102c8:	bf00      	nop
 80102ca:	3714      	adds	r7, #20
 80102cc:	46bd      	mov	sp, r7
 80102ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d2:	4770      	bx	lr

080102d4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b082      	sub	sp, #8
 80102d8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80102da:	2300      	movs	r3, #0
 80102dc:	80fb      	strh	r3, [r7, #6]
 80102de:	e009      	b.n	80102f4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80102e0:	88fb      	ldrh	r3, [r7, #6]
 80102e2:	4a08      	ldr	r2, [pc, #32]	; (8010304 <memp_init+0x30>)
 80102e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80102e8:	4618      	mov	r0, r3
 80102ea:	f7ff ffc3 	bl	8010274 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80102ee:	88fb      	ldrh	r3, [r7, #6]
 80102f0:	3301      	adds	r3, #1
 80102f2:	80fb      	strh	r3, [r7, #6]
 80102f4:	88fb      	ldrh	r3, [r7, #6]
 80102f6:	2b08      	cmp	r3, #8
 80102f8:	d9f2      	bls.n	80102e0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80102fa:	bf00      	nop
 80102fc:	bf00      	nop
 80102fe:	3708      	adds	r7, #8
 8010300:	46bd      	mov	sp, r7
 8010302:	bd80      	pop	{r7, pc}
 8010304:	0801f4e8 	.word	0x0801f4e8

08010308 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8010308:	b580      	push	{r7, lr}
 801030a:	b084      	sub	sp, #16
 801030c:	af00      	add	r7, sp, #0
 801030e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	689b      	ldr	r3, [r3, #8]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	2b00      	cmp	r3, #0
 801031c:	d012      	beq.n	8010344 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	689b      	ldr	r3, [r3, #8]
 8010322:	68fa      	ldr	r2, [r7, #12]
 8010324:	6812      	ldr	r2, [r2, #0]
 8010326:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	f003 0303 	and.w	r3, r3, #3
 801032e:	2b00      	cmp	r3, #0
 8010330:	d006      	beq.n	8010340 <do_memp_malloc_pool+0x38>
 8010332:	4b07      	ldr	r3, [pc, #28]	; (8010350 <do_memp_malloc_pool+0x48>)
 8010334:	f44f 728c 	mov.w	r2, #280	; 0x118
 8010338:	4906      	ldr	r1, [pc, #24]	; (8010354 <do_memp_malloc_pool+0x4c>)
 801033a:	4807      	ldr	r0, [pc, #28]	; (8010358 <do_memp_malloc_pool+0x50>)
 801033c:	f009 fdcc 	bl	8019ed8 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8010340:	68fb      	ldr	r3, [r7, #12]
 8010342:	e000      	b.n	8010346 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8010344:	2300      	movs	r3, #0
}
 8010346:	4618      	mov	r0, r3
 8010348:	3710      	adds	r7, #16
 801034a:	46bd      	mov	sp, r7
 801034c:	bd80      	pop	{r7, pc}
 801034e:	bf00      	nop
 8010350:	0801cce8 	.word	0x0801cce8
 8010354:	0801cd18 	.word	0x0801cd18
 8010358:	0801cd3c 	.word	0x0801cd3c

0801035c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801035c:	b580      	push	{r7, lr}
 801035e:	b082      	sub	sp, #8
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	2b00      	cmp	r3, #0
 8010368:	d106      	bne.n	8010378 <memp_malloc_pool+0x1c>
 801036a:	4b0a      	ldr	r3, [pc, #40]	; (8010394 <memp_malloc_pool+0x38>)
 801036c:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8010370:	4909      	ldr	r1, [pc, #36]	; (8010398 <memp_malloc_pool+0x3c>)
 8010372:	480a      	ldr	r0, [pc, #40]	; (801039c <memp_malloc_pool+0x40>)
 8010374:	f009 fdb0 	bl	8019ed8 <iprintf>
  if (desc == NULL) {
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	2b00      	cmp	r3, #0
 801037c:	d101      	bne.n	8010382 <memp_malloc_pool+0x26>
    return NULL;
 801037e:	2300      	movs	r3, #0
 8010380:	e003      	b.n	801038a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8010382:	6878      	ldr	r0, [r7, #4]
 8010384:	f7ff ffc0 	bl	8010308 <do_memp_malloc_pool>
 8010388:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801038a:	4618      	mov	r0, r3
 801038c:	3708      	adds	r7, #8
 801038e:	46bd      	mov	sp, r7
 8010390:	bd80      	pop	{r7, pc}
 8010392:	bf00      	nop
 8010394:	0801cce8 	.word	0x0801cce8
 8010398:	0801cd64 	.word	0x0801cd64
 801039c:	0801cd3c 	.word	0x0801cd3c

080103a0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b084      	sub	sp, #16
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	4603      	mov	r3, r0
 80103a8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80103aa:	79fb      	ldrb	r3, [r7, #7]
 80103ac:	2b08      	cmp	r3, #8
 80103ae:	d908      	bls.n	80103c2 <memp_malloc+0x22>
 80103b0:	4b0a      	ldr	r3, [pc, #40]	; (80103dc <memp_malloc+0x3c>)
 80103b2:	f240 1257 	movw	r2, #343	; 0x157
 80103b6:	490a      	ldr	r1, [pc, #40]	; (80103e0 <memp_malloc+0x40>)
 80103b8:	480a      	ldr	r0, [pc, #40]	; (80103e4 <memp_malloc+0x44>)
 80103ba:	f009 fd8d 	bl	8019ed8 <iprintf>
 80103be:	2300      	movs	r3, #0
 80103c0:	e008      	b.n	80103d4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80103c2:	79fb      	ldrb	r3, [r7, #7]
 80103c4:	4a08      	ldr	r2, [pc, #32]	; (80103e8 <memp_malloc+0x48>)
 80103c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103ca:	4618      	mov	r0, r3
 80103cc:	f7ff ff9c 	bl	8010308 <do_memp_malloc_pool>
 80103d0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80103d2:	68fb      	ldr	r3, [r7, #12]
}
 80103d4:	4618      	mov	r0, r3
 80103d6:	3710      	adds	r7, #16
 80103d8:	46bd      	mov	sp, r7
 80103da:	bd80      	pop	{r7, pc}
 80103dc:	0801cce8 	.word	0x0801cce8
 80103e0:	0801cd78 	.word	0x0801cd78
 80103e4:	0801cd3c 	.word	0x0801cd3c
 80103e8:	0801f4e8 	.word	0x0801f4e8

080103ec <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80103ec:	b580      	push	{r7, lr}
 80103ee:	b084      	sub	sp, #16
 80103f0:	af00      	add	r7, sp, #0
 80103f2:	6078      	str	r0, [r7, #4]
 80103f4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80103f6:	683b      	ldr	r3, [r7, #0]
 80103f8:	f003 0303 	and.w	r3, r3, #3
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d006      	beq.n	801040e <do_memp_free_pool+0x22>
 8010400:	4b0a      	ldr	r3, [pc, #40]	; (801042c <do_memp_free_pool+0x40>)
 8010402:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8010406:	490a      	ldr	r1, [pc, #40]	; (8010430 <do_memp_free_pool+0x44>)
 8010408:	480a      	ldr	r0, [pc, #40]	; (8010434 <do_memp_free_pool+0x48>)
 801040a:	f009 fd65 	bl	8019ed8 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801040e:	683b      	ldr	r3, [r7, #0]
 8010410:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	689b      	ldr	r3, [r3, #8]
 8010416:	681a      	ldr	r2, [r3, #0]
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	689b      	ldr	r3, [r3, #8]
 8010420:	68fa      	ldr	r2, [r7, #12]
 8010422:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8010424:	bf00      	nop
 8010426:	3710      	adds	r7, #16
 8010428:	46bd      	mov	sp, r7
 801042a:	bd80      	pop	{r7, pc}
 801042c:	0801cce8 	.word	0x0801cce8
 8010430:	0801cd98 	.word	0x0801cd98
 8010434:	0801cd3c 	.word	0x0801cd3c

08010438 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8010438:	b580      	push	{r7, lr}
 801043a:	b082      	sub	sp, #8
 801043c:	af00      	add	r7, sp, #0
 801043e:	6078      	str	r0, [r7, #4]
 8010440:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	2b00      	cmp	r3, #0
 8010446:	d106      	bne.n	8010456 <memp_free_pool+0x1e>
 8010448:	4b0a      	ldr	r3, [pc, #40]	; (8010474 <memp_free_pool+0x3c>)
 801044a:	f240 1295 	movw	r2, #405	; 0x195
 801044e:	490a      	ldr	r1, [pc, #40]	; (8010478 <memp_free_pool+0x40>)
 8010450:	480a      	ldr	r0, [pc, #40]	; (801047c <memp_free_pool+0x44>)
 8010452:	f009 fd41 	bl	8019ed8 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	2b00      	cmp	r3, #0
 801045a:	d007      	beq.n	801046c <memp_free_pool+0x34>
 801045c:	683b      	ldr	r3, [r7, #0]
 801045e:	2b00      	cmp	r3, #0
 8010460:	d004      	beq.n	801046c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8010462:	6839      	ldr	r1, [r7, #0]
 8010464:	6878      	ldr	r0, [r7, #4]
 8010466:	f7ff ffc1 	bl	80103ec <do_memp_free_pool>
 801046a:	e000      	b.n	801046e <memp_free_pool+0x36>
    return;
 801046c:	bf00      	nop
}
 801046e:	3708      	adds	r7, #8
 8010470:	46bd      	mov	sp, r7
 8010472:	bd80      	pop	{r7, pc}
 8010474:	0801cce8 	.word	0x0801cce8
 8010478:	0801cd64 	.word	0x0801cd64
 801047c:	0801cd3c 	.word	0x0801cd3c

08010480 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8010480:	b580      	push	{r7, lr}
 8010482:	b082      	sub	sp, #8
 8010484:	af00      	add	r7, sp, #0
 8010486:	4603      	mov	r3, r0
 8010488:	6039      	str	r1, [r7, #0]
 801048a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801048c:	79fb      	ldrb	r3, [r7, #7]
 801048e:	2b08      	cmp	r3, #8
 8010490:	d907      	bls.n	80104a2 <memp_free+0x22>
 8010492:	4b0c      	ldr	r3, [pc, #48]	; (80104c4 <memp_free+0x44>)
 8010494:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8010498:	490b      	ldr	r1, [pc, #44]	; (80104c8 <memp_free+0x48>)
 801049a:	480c      	ldr	r0, [pc, #48]	; (80104cc <memp_free+0x4c>)
 801049c:	f009 fd1c 	bl	8019ed8 <iprintf>
 80104a0:	e00c      	b.n	80104bc <memp_free+0x3c>

  if (mem == NULL) {
 80104a2:	683b      	ldr	r3, [r7, #0]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d008      	beq.n	80104ba <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80104a8:	79fb      	ldrb	r3, [r7, #7]
 80104aa:	4a09      	ldr	r2, [pc, #36]	; (80104d0 <memp_free+0x50>)
 80104ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80104b0:	6839      	ldr	r1, [r7, #0]
 80104b2:	4618      	mov	r0, r3
 80104b4:	f7ff ff9a 	bl	80103ec <do_memp_free_pool>
 80104b8:	e000      	b.n	80104bc <memp_free+0x3c>
    return;
 80104ba:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80104bc:	3708      	adds	r7, #8
 80104be:	46bd      	mov	sp, r7
 80104c0:	bd80      	pop	{r7, pc}
 80104c2:	bf00      	nop
 80104c4:	0801cce8 	.word	0x0801cce8
 80104c8:	0801cdb8 	.word	0x0801cdb8
 80104cc:	0801cd3c 	.word	0x0801cd3c
 80104d0:	0801f4e8 	.word	0x0801f4e8

080104d4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80104d4:	b480      	push	{r7}
 80104d6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80104d8:	bf00      	nop
 80104da:	46bd      	mov	sp, r7
 80104dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e0:	4770      	bx	lr
	...

080104e4 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80104e4:	b580      	push	{r7, lr}
 80104e6:	b086      	sub	sp, #24
 80104e8:	af00      	add	r7, sp, #0
 80104ea:	60f8      	str	r0, [r7, #12]
 80104ec:	60b9      	str	r1, [r7, #8]
 80104ee:	607a      	str	r2, [r7, #4]
 80104f0:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d108      	bne.n	801050a <netif_add+0x26>
 80104f8:	4b57      	ldr	r3, [pc, #348]	; (8010658 <netif_add+0x174>)
 80104fa:	f240 1227 	movw	r2, #295	; 0x127
 80104fe:	4957      	ldr	r1, [pc, #348]	; (801065c <netif_add+0x178>)
 8010500:	4857      	ldr	r0, [pc, #348]	; (8010660 <netif_add+0x17c>)
 8010502:	f009 fce9 	bl	8019ed8 <iprintf>
 8010506:	2300      	movs	r3, #0
 8010508:	e0a2      	b.n	8010650 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801050a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801050c:	2b00      	cmp	r3, #0
 801050e:	d108      	bne.n	8010522 <netif_add+0x3e>
 8010510:	4b51      	ldr	r3, [pc, #324]	; (8010658 <netif_add+0x174>)
 8010512:	f44f 7294 	mov.w	r2, #296	; 0x128
 8010516:	4953      	ldr	r1, [pc, #332]	; (8010664 <netif_add+0x180>)
 8010518:	4851      	ldr	r0, [pc, #324]	; (8010660 <netif_add+0x17c>)
 801051a:	f009 fcdd 	bl	8019ed8 <iprintf>
 801051e:	2300      	movs	r3, #0
 8010520:	e096      	b.n	8010650 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8010522:	68bb      	ldr	r3, [r7, #8]
 8010524:	2b00      	cmp	r3, #0
 8010526:	d101      	bne.n	801052c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8010528:	4b4f      	ldr	r3, [pc, #316]	; (8010668 <netif_add+0x184>)
 801052a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2b00      	cmp	r3, #0
 8010530:	d101      	bne.n	8010536 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8010532:	4b4d      	ldr	r3, [pc, #308]	; (8010668 <netif_add+0x184>)
 8010534:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8010536:	683b      	ldr	r3, [r7, #0]
 8010538:	2b00      	cmp	r3, #0
 801053a:	d101      	bne.n	8010540 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 801053c:	4b4a      	ldr	r3, [pc, #296]	; (8010668 <netif_add+0x184>)
 801053e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8010540:	68fb      	ldr	r3, [r7, #12]
 8010542:	2200      	movs	r2, #0
 8010544:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	2200      	movs	r2, #0
 801054a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	2200      	movs	r2, #0
 8010550:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	4a45      	ldr	r2, [pc, #276]	; (801066c <netif_add+0x188>)
 8010556:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	2200      	movs	r2, #0
 801055c:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	2200      	movs	r2, #0
 8010562:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	2200      	movs	r2, #0
 801056a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	6a3a      	ldr	r2, [r7, #32]
 8010570:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8010572:	4b3f      	ldr	r3, [pc, #252]	; (8010670 <netif_add+0x18c>)
 8010574:	781a      	ldrb	r2, [r3, #0]
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010580:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8010582:	683b      	ldr	r3, [r7, #0]
 8010584:	687a      	ldr	r2, [r7, #4]
 8010586:	68b9      	ldr	r1, [r7, #8]
 8010588:	68f8      	ldr	r0, [r7, #12]
 801058a:	f000 f913 	bl	80107b4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801058e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010590:	68f8      	ldr	r0, [r7, #12]
 8010592:	4798      	blx	r3
 8010594:	4603      	mov	r3, r0
 8010596:	2b00      	cmp	r3, #0
 8010598:	d001      	beq.n	801059e <netif_add+0xba>
    return NULL;
 801059a:	2300      	movs	r3, #0
 801059c:	e058      	b.n	8010650 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80105a4:	2bff      	cmp	r3, #255	; 0xff
 80105a6:	d103      	bne.n	80105b0 <netif_add+0xcc>
        netif->num = 0;
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	2200      	movs	r2, #0
 80105ac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 80105b0:	2300      	movs	r3, #0
 80105b2:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80105b4:	4b2f      	ldr	r3, [pc, #188]	; (8010674 <netif_add+0x190>)
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	617b      	str	r3, [r7, #20]
 80105ba:	e02b      	b.n	8010614 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80105bc:	697a      	ldr	r2, [r7, #20]
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	429a      	cmp	r2, r3
 80105c2:	d106      	bne.n	80105d2 <netif_add+0xee>
 80105c4:	4b24      	ldr	r3, [pc, #144]	; (8010658 <netif_add+0x174>)
 80105c6:	f240 128b 	movw	r2, #395	; 0x18b
 80105ca:	492b      	ldr	r1, [pc, #172]	; (8010678 <netif_add+0x194>)
 80105cc:	4824      	ldr	r0, [pc, #144]	; (8010660 <netif_add+0x17c>)
 80105ce:	f009 fc83 	bl	8019ed8 <iprintf>
        num_netifs++;
 80105d2:	693b      	ldr	r3, [r7, #16]
 80105d4:	3301      	adds	r3, #1
 80105d6:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80105d8:	693b      	ldr	r3, [r7, #16]
 80105da:	2bff      	cmp	r3, #255	; 0xff
 80105dc:	dd06      	ble.n	80105ec <netif_add+0x108>
 80105de:	4b1e      	ldr	r3, [pc, #120]	; (8010658 <netif_add+0x174>)
 80105e0:	f240 128d 	movw	r2, #397	; 0x18d
 80105e4:	4925      	ldr	r1, [pc, #148]	; (801067c <netif_add+0x198>)
 80105e6:	481e      	ldr	r0, [pc, #120]	; (8010660 <netif_add+0x17c>)
 80105e8:	f009 fc76 	bl	8019ed8 <iprintf>
        if (netif2->num == netif->num) {
 80105ec:	697b      	ldr	r3, [r7, #20]
 80105ee:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80105f8:	429a      	cmp	r2, r3
 80105fa:	d108      	bne.n	801060e <netif_add+0x12a>
          netif->num++;
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010602:	3301      	adds	r3, #1
 8010604:	b2da      	uxtb	r2, r3
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 801060c:	e005      	b.n	801061a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801060e:	697b      	ldr	r3, [r7, #20]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	617b      	str	r3, [r7, #20]
 8010614:	697b      	ldr	r3, [r7, #20]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d1d0      	bne.n	80105bc <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 801061a:	697b      	ldr	r3, [r7, #20]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d1be      	bne.n	801059e <netif_add+0xba>
  }
  if (netif->num == 254) {
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010626:	2bfe      	cmp	r3, #254	; 0xfe
 8010628:	d103      	bne.n	8010632 <netif_add+0x14e>
    netif_num = 0;
 801062a:	4b11      	ldr	r3, [pc, #68]	; (8010670 <netif_add+0x18c>)
 801062c:	2200      	movs	r2, #0
 801062e:	701a      	strb	r2, [r3, #0]
 8010630:	e006      	b.n	8010640 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010638:	3301      	adds	r3, #1
 801063a:	b2da      	uxtb	r2, r3
 801063c:	4b0c      	ldr	r3, [pc, #48]	; (8010670 <netif_add+0x18c>)
 801063e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8010640:	4b0c      	ldr	r3, [pc, #48]	; (8010674 <netif_add+0x190>)
 8010642:	681a      	ldr	r2, [r3, #0]
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8010648:	4a0a      	ldr	r2, [pc, #40]	; (8010674 <netif_add+0x190>)
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801064e:	68fb      	ldr	r3, [r7, #12]
}
 8010650:	4618      	mov	r0, r3
 8010652:	3718      	adds	r7, #24
 8010654:	46bd      	mov	sp, r7
 8010656:	bd80      	pop	{r7, pc}
 8010658:	0801cdd4 	.word	0x0801cdd4
 801065c:	0801ce68 	.word	0x0801ce68
 8010660:	0801ce24 	.word	0x0801ce24
 8010664:	0801ce84 	.word	0x0801ce84
 8010668:	0801f54c 	.word	0x0801f54c
 801066c:	08010a8f 	.word	0x08010a8f
 8010670:	200070b8 	.word	0x200070b8
 8010674:	200070b0 	.word	0x200070b0
 8010678:	0801cea8 	.word	0x0801cea8
 801067c:	0801cebc 	.word	0x0801cebc

08010680 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b082      	sub	sp, #8
 8010684:	af00      	add	r7, sp, #0
 8010686:	6078      	str	r0, [r7, #4]
 8010688:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801068a:	6839      	ldr	r1, [r7, #0]
 801068c:	6878      	ldr	r0, [r7, #4]
 801068e:	f002 fb27 	bl	8012ce0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8010692:	6839      	ldr	r1, [r7, #0]
 8010694:	6878      	ldr	r0, [r7, #4]
 8010696:	f006 fbc9 	bl	8016e2c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 801069a:	bf00      	nop
 801069c:	3708      	adds	r7, #8
 801069e:	46bd      	mov	sp, r7
 80106a0:	bd80      	pop	{r7, pc}
	...

080106a4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80106a4:	b580      	push	{r7, lr}
 80106a6:	b086      	sub	sp, #24
 80106a8:	af00      	add	r7, sp, #0
 80106aa:	60f8      	str	r0, [r7, #12]
 80106ac:	60b9      	str	r1, [r7, #8]
 80106ae:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80106b0:	68bb      	ldr	r3, [r7, #8]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d106      	bne.n	80106c4 <netif_do_set_ipaddr+0x20>
 80106b6:	4b1d      	ldr	r3, [pc, #116]	; (801072c <netif_do_set_ipaddr+0x88>)
 80106b8:	f240 12cb 	movw	r2, #459	; 0x1cb
 80106bc:	491c      	ldr	r1, [pc, #112]	; (8010730 <netif_do_set_ipaddr+0x8c>)
 80106be:	481d      	ldr	r0, [pc, #116]	; (8010734 <netif_do_set_ipaddr+0x90>)
 80106c0:	f009 fc0a 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d106      	bne.n	80106d8 <netif_do_set_ipaddr+0x34>
 80106ca:	4b18      	ldr	r3, [pc, #96]	; (801072c <netif_do_set_ipaddr+0x88>)
 80106cc:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80106d0:	4917      	ldr	r1, [pc, #92]	; (8010730 <netif_do_set_ipaddr+0x8c>)
 80106d2:	4818      	ldr	r0, [pc, #96]	; (8010734 <netif_do_set_ipaddr+0x90>)
 80106d4:	f009 fc00 	bl	8019ed8 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80106d8:	68bb      	ldr	r3, [r7, #8]
 80106da:	681a      	ldr	r2, [r3, #0]
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	3304      	adds	r3, #4
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	429a      	cmp	r2, r3
 80106e4:	d01c      	beq.n	8010720 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80106e6:	68bb      	ldr	r3, [r7, #8]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	3304      	adds	r3, #4
 80106f0:	681a      	ldr	r2, [r3, #0]
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80106f6:	f107 0314 	add.w	r3, r7, #20
 80106fa:	4619      	mov	r1, r3
 80106fc:	6878      	ldr	r0, [r7, #4]
 80106fe:	f7ff ffbf 	bl	8010680 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8010702:	68bb      	ldr	r3, [r7, #8]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d002      	beq.n	801070e <netif_do_set_ipaddr+0x6a>
 8010708:	68bb      	ldr	r3, [r7, #8]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	e000      	b.n	8010710 <netif_do_set_ipaddr+0x6c>
 801070e:	2300      	movs	r3, #0
 8010710:	68fa      	ldr	r2, [r7, #12]
 8010712:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8010714:	2101      	movs	r1, #1
 8010716:	68f8      	ldr	r0, [r7, #12]
 8010718:	f000 f8d2 	bl	80108c0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 801071c:	2301      	movs	r3, #1
 801071e:	e000      	b.n	8010722 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8010720:	2300      	movs	r3, #0
}
 8010722:	4618      	mov	r0, r3
 8010724:	3718      	adds	r7, #24
 8010726:	46bd      	mov	sp, r7
 8010728:	bd80      	pop	{r7, pc}
 801072a:	bf00      	nop
 801072c:	0801cdd4 	.word	0x0801cdd4
 8010730:	0801ceec 	.word	0x0801ceec
 8010734:	0801ce24 	.word	0x0801ce24

08010738 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8010738:	b480      	push	{r7}
 801073a:	b085      	sub	sp, #20
 801073c:	af00      	add	r7, sp, #0
 801073e:	60f8      	str	r0, [r7, #12]
 8010740:	60b9      	str	r1, [r7, #8]
 8010742:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8010744:	68bb      	ldr	r3, [r7, #8]
 8010746:	681a      	ldr	r2, [r3, #0]
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	3308      	adds	r3, #8
 801074c:	681b      	ldr	r3, [r3, #0]
 801074e:	429a      	cmp	r2, r3
 8010750:	d00a      	beq.n	8010768 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8010752:	68bb      	ldr	r3, [r7, #8]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d002      	beq.n	801075e <netif_do_set_netmask+0x26>
 8010758:	68bb      	ldr	r3, [r7, #8]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	e000      	b.n	8010760 <netif_do_set_netmask+0x28>
 801075e:	2300      	movs	r3, #0
 8010760:	68fa      	ldr	r2, [r7, #12]
 8010762:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8010764:	2301      	movs	r3, #1
 8010766:	e000      	b.n	801076a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8010768:	2300      	movs	r3, #0
}
 801076a:	4618      	mov	r0, r3
 801076c:	3714      	adds	r7, #20
 801076e:	46bd      	mov	sp, r7
 8010770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010774:	4770      	bx	lr

08010776 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8010776:	b480      	push	{r7}
 8010778:	b085      	sub	sp, #20
 801077a:	af00      	add	r7, sp, #0
 801077c:	60f8      	str	r0, [r7, #12]
 801077e:	60b9      	str	r1, [r7, #8]
 8010780:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8010782:	68bb      	ldr	r3, [r7, #8]
 8010784:	681a      	ldr	r2, [r3, #0]
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	330c      	adds	r3, #12
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	429a      	cmp	r2, r3
 801078e:	d00a      	beq.n	80107a6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8010790:	68bb      	ldr	r3, [r7, #8]
 8010792:	2b00      	cmp	r3, #0
 8010794:	d002      	beq.n	801079c <netif_do_set_gw+0x26>
 8010796:	68bb      	ldr	r3, [r7, #8]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	e000      	b.n	801079e <netif_do_set_gw+0x28>
 801079c:	2300      	movs	r3, #0
 801079e:	68fa      	ldr	r2, [r7, #12]
 80107a0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80107a2:	2301      	movs	r3, #1
 80107a4:	e000      	b.n	80107a8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80107a6:	2300      	movs	r3, #0
}
 80107a8:	4618      	mov	r0, r3
 80107aa:	3714      	adds	r7, #20
 80107ac:	46bd      	mov	sp, r7
 80107ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b2:	4770      	bx	lr

080107b4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b088      	sub	sp, #32
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	60f8      	str	r0, [r7, #12]
 80107bc:	60b9      	str	r1, [r7, #8]
 80107be:	607a      	str	r2, [r7, #4]
 80107c0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80107c2:	2300      	movs	r3, #0
 80107c4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80107c6:	2300      	movs	r3, #0
 80107c8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80107ca:	68bb      	ldr	r3, [r7, #8]
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d101      	bne.n	80107d4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80107d0:	4b1c      	ldr	r3, [pc, #112]	; (8010844 <netif_set_addr+0x90>)
 80107d2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d101      	bne.n	80107de <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80107da:	4b1a      	ldr	r3, [pc, #104]	; (8010844 <netif_set_addr+0x90>)
 80107dc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80107de:	683b      	ldr	r3, [r7, #0]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d101      	bne.n	80107e8 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80107e4:	4b17      	ldr	r3, [pc, #92]	; (8010844 <netif_set_addr+0x90>)
 80107e6:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80107e8:	68bb      	ldr	r3, [r7, #8]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d003      	beq.n	80107f6 <netif_set_addr+0x42>
 80107ee:	68bb      	ldr	r3, [r7, #8]
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d101      	bne.n	80107fa <netif_set_addr+0x46>
 80107f6:	2301      	movs	r3, #1
 80107f8:	e000      	b.n	80107fc <netif_set_addr+0x48>
 80107fa:	2300      	movs	r3, #0
 80107fc:	617b      	str	r3, [r7, #20]
  if (remove) {
 80107fe:	697b      	ldr	r3, [r7, #20]
 8010800:	2b00      	cmp	r3, #0
 8010802:	d006      	beq.n	8010812 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010804:	f107 0310 	add.w	r3, r7, #16
 8010808:	461a      	mov	r2, r3
 801080a:	68b9      	ldr	r1, [r7, #8]
 801080c:	68f8      	ldr	r0, [r7, #12]
 801080e:	f7ff ff49 	bl	80106a4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8010812:	69fa      	ldr	r2, [r7, #28]
 8010814:	6879      	ldr	r1, [r7, #4]
 8010816:	68f8      	ldr	r0, [r7, #12]
 8010818:	f7ff ff8e 	bl	8010738 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 801081c:	69ba      	ldr	r2, [r7, #24]
 801081e:	6839      	ldr	r1, [r7, #0]
 8010820:	68f8      	ldr	r0, [r7, #12]
 8010822:	f7ff ffa8 	bl	8010776 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8010826:	697b      	ldr	r3, [r7, #20]
 8010828:	2b00      	cmp	r3, #0
 801082a:	d106      	bne.n	801083a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801082c:	f107 0310 	add.w	r3, r7, #16
 8010830:	461a      	mov	r2, r3
 8010832:	68b9      	ldr	r1, [r7, #8]
 8010834:	68f8      	ldr	r0, [r7, #12]
 8010836:	f7ff ff35 	bl	80106a4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801083a:	bf00      	nop
 801083c:	3720      	adds	r7, #32
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}
 8010842:	bf00      	nop
 8010844:	0801f54c 	.word	0x0801f54c

08010848 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010848:	b480      	push	{r7}
 801084a:	b083      	sub	sp, #12
 801084c:	af00      	add	r7, sp, #0
 801084e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8010850:	4a04      	ldr	r2, [pc, #16]	; (8010864 <netif_set_default+0x1c>)
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010856:	bf00      	nop
 8010858:	370c      	adds	r7, #12
 801085a:	46bd      	mov	sp, r7
 801085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010860:	4770      	bx	lr
 8010862:	bf00      	nop
 8010864:	200070b4 	.word	0x200070b4

08010868 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8010868:	b580      	push	{r7, lr}
 801086a:	b082      	sub	sp, #8
 801086c:	af00      	add	r7, sp, #0
 801086e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	2b00      	cmp	r3, #0
 8010874:	d107      	bne.n	8010886 <netif_set_up+0x1e>
 8010876:	4b0f      	ldr	r3, [pc, #60]	; (80108b4 <netif_set_up+0x4c>)
 8010878:	f44f 7254 	mov.w	r2, #848	; 0x350
 801087c:	490e      	ldr	r1, [pc, #56]	; (80108b8 <netif_set_up+0x50>)
 801087e:	480f      	ldr	r0, [pc, #60]	; (80108bc <netif_set_up+0x54>)
 8010880:	f009 fb2a 	bl	8019ed8 <iprintf>
 8010884:	e013      	b.n	80108ae <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801088c:	f003 0301 	and.w	r3, r3, #1
 8010890:	2b00      	cmp	r3, #0
 8010892:	d10c      	bne.n	80108ae <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801089a:	f043 0301 	orr.w	r3, r3, #1
 801089e:	b2da      	uxtb	r2, r3
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80108a6:	2103      	movs	r1, #3
 80108a8:	6878      	ldr	r0, [r7, #4]
 80108aa:	f000 f809 	bl	80108c0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80108ae:	3708      	adds	r7, #8
 80108b0:	46bd      	mov	sp, r7
 80108b2:	bd80      	pop	{r7, pc}
 80108b4:	0801cdd4 	.word	0x0801cdd4
 80108b8:	0801cf5c 	.word	0x0801cf5c
 80108bc:	0801ce24 	.word	0x0801ce24

080108c0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80108c0:	b580      	push	{r7, lr}
 80108c2:	b082      	sub	sp, #8
 80108c4:	af00      	add	r7, sp, #0
 80108c6:	6078      	str	r0, [r7, #4]
 80108c8:	460b      	mov	r3, r1
 80108ca:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d106      	bne.n	80108e0 <netif_issue_reports+0x20>
 80108d2:	4b18      	ldr	r3, [pc, #96]	; (8010934 <netif_issue_reports+0x74>)
 80108d4:	f240 326d 	movw	r2, #877	; 0x36d
 80108d8:	4917      	ldr	r1, [pc, #92]	; (8010938 <netif_issue_reports+0x78>)
 80108da:	4818      	ldr	r0, [pc, #96]	; (801093c <netif_issue_reports+0x7c>)
 80108dc:	f009 fafc 	bl	8019ed8 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80108e6:	f003 0304 	and.w	r3, r3, #4
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d01e      	beq.n	801092c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80108f4:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d017      	beq.n	801092c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80108fc:	78fb      	ldrb	r3, [r7, #3]
 80108fe:	f003 0301 	and.w	r3, r3, #1
 8010902:	2b00      	cmp	r3, #0
 8010904:	d013      	beq.n	801092e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	3304      	adds	r3, #4
 801090a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801090c:	2b00      	cmp	r3, #0
 801090e:	d00e      	beq.n	801092e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010916:	f003 0308 	and.w	r3, r3, #8
 801091a:	2b00      	cmp	r3, #0
 801091c:	d007      	beq.n	801092e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	3304      	adds	r3, #4
 8010922:	4619      	mov	r1, r3
 8010924:	6878      	ldr	r0, [r7, #4]
 8010926:	f007 f9eb 	bl	8017d00 <etharp_request>
 801092a:	e000      	b.n	801092e <netif_issue_reports+0x6e>
    return;
 801092c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801092e:	3708      	adds	r7, #8
 8010930:	46bd      	mov	sp, r7
 8010932:	bd80      	pop	{r7, pc}
 8010934:	0801cdd4 	.word	0x0801cdd4
 8010938:	0801cf78 	.word	0x0801cf78
 801093c:	0801ce24 	.word	0x0801ce24

08010940 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b082      	sub	sp, #8
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	2b00      	cmp	r3, #0
 801094c:	d107      	bne.n	801095e <netif_set_down+0x1e>
 801094e:	4b12      	ldr	r3, [pc, #72]	; (8010998 <netif_set_down+0x58>)
 8010950:	f240 329b 	movw	r2, #923	; 0x39b
 8010954:	4911      	ldr	r1, [pc, #68]	; (801099c <netif_set_down+0x5c>)
 8010956:	4812      	ldr	r0, [pc, #72]	; (80109a0 <netif_set_down+0x60>)
 8010958:	f009 fabe 	bl	8019ed8 <iprintf>
 801095c:	e019      	b.n	8010992 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010964:	f003 0301 	and.w	r3, r3, #1
 8010968:	2b00      	cmp	r3, #0
 801096a:	d012      	beq.n	8010992 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010972:	f023 0301 	bic.w	r3, r3, #1
 8010976:	b2da      	uxtb	r2, r3
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010984:	f003 0308 	and.w	r3, r3, #8
 8010988:	2b00      	cmp	r3, #0
 801098a:	d002      	beq.n	8010992 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 801098c:	6878      	ldr	r0, [r7, #4]
 801098e:	f006 fd75 	bl	801747c <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010992:	3708      	adds	r7, #8
 8010994:	46bd      	mov	sp, r7
 8010996:	bd80      	pop	{r7, pc}
 8010998:	0801cdd4 	.word	0x0801cdd4
 801099c:	0801cf9c 	.word	0x0801cf9c
 80109a0:	0801ce24 	.word	0x0801ce24

080109a4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80109a4:	b580      	push	{r7, lr}
 80109a6:	b082      	sub	sp, #8
 80109a8:	af00      	add	r7, sp, #0
 80109aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d107      	bne.n	80109c2 <netif_set_link_up+0x1e>
 80109b2:	4b13      	ldr	r3, [pc, #76]	; (8010a00 <netif_set_link_up+0x5c>)
 80109b4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80109b8:	4912      	ldr	r1, [pc, #72]	; (8010a04 <netif_set_link_up+0x60>)
 80109ba:	4813      	ldr	r0, [pc, #76]	; (8010a08 <netif_set_link_up+0x64>)
 80109bc:	f009 fa8c 	bl	8019ed8 <iprintf>
 80109c0:	e01b      	b.n	80109fa <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80109c8:	f003 0304 	and.w	r3, r3, #4
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d114      	bne.n	80109fa <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80109d6:	f043 0304 	orr.w	r3, r3, #4
 80109da:	b2da      	uxtb	r2, r3
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80109e2:	2103      	movs	r1, #3
 80109e4:	6878      	ldr	r0, [r7, #4]
 80109e6:	f7ff ff6b 	bl	80108c0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	69db      	ldr	r3, [r3, #28]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d003      	beq.n	80109fa <netif_set_link_up+0x56>
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	69db      	ldr	r3, [r3, #28]
 80109f6:	6878      	ldr	r0, [r7, #4]
 80109f8:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80109fa:	3708      	adds	r7, #8
 80109fc:	46bd      	mov	sp, r7
 80109fe:	bd80      	pop	{r7, pc}
 8010a00:	0801cdd4 	.word	0x0801cdd4
 8010a04:	0801cfbc 	.word	0x0801cfbc
 8010a08:	0801ce24 	.word	0x0801ce24

08010a0c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8010a0c:	b580      	push	{r7, lr}
 8010a0e:	b082      	sub	sp, #8
 8010a10:	af00      	add	r7, sp, #0
 8010a12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d107      	bne.n	8010a2a <netif_set_link_down+0x1e>
 8010a1a:	4b11      	ldr	r3, [pc, #68]	; (8010a60 <netif_set_link_down+0x54>)
 8010a1c:	f240 4206 	movw	r2, #1030	; 0x406
 8010a20:	4910      	ldr	r1, [pc, #64]	; (8010a64 <netif_set_link_down+0x58>)
 8010a22:	4811      	ldr	r0, [pc, #68]	; (8010a68 <netif_set_link_down+0x5c>)
 8010a24:	f009 fa58 	bl	8019ed8 <iprintf>
 8010a28:	e017      	b.n	8010a5a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010a30:	f003 0304 	and.w	r3, r3, #4
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d010      	beq.n	8010a5a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010a3e:	f023 0304 	bic.w	r3, r3, #4
 8010a42:	b2da      	uxtb	r2, r3
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	69db      	ldr	r3, [r3, #28]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d003      	beq.n	8010a5a <netif_set_link_down+0x4e>
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	69db      	ldr	r3, [r3, #28]
 8010a56:	6878      	ldr	r0, [r7, #4]
 8010a58:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010a5a:	3708      	adds	r7, #8
 8010a5c:	46bd      	mov	sp, r7
 8010a5e:	bd80      	pop	{r7, pc}
 8010a60:	0801cdd4 	.word	0x0801cdd4
 8010a64:	0801cfe0 	.word	0x0801cfe0
 8010a68:	0801ce24 	.word	0x0801ce24

08010a6c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010a6c:	b480      	push	{r7}
 8010a6e:	b083      	sub	sp, #12
 8010a70:	af00      	add	r7, sp, #0
 8010a72:	6078      	str	r0, [r7, #4]
 8010a74:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d002      	beq.n	8010a82 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	683a      	ldr	r2, [r7, #0]
 8010a80:	61da      	str	r2, [r3, #28]
  }
}
 8010a82:	bf00      	nop
 8010a84:	370c      	adds	r7, #12
 8010a86:	46bd      	mov	sp, r7
 8010a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a8c:	4770      	bx	lr

08010a8e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8010a8e:	b480      	push	{r7}
 8010a90:	b085      	sub	sp, #20
 8010a92:	af00      	add	r7, sp, #0
 8010a94:	60f8      	str	r0, [r7, #12]
 8010a96:	60b9      	str	r1, [r7, #8]
 8010a98:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8010a9a:	f06f 030b 	mvn.w	r3, #11
}
 8010a9e:	4618      	mov	r0, r3
 8010aa0:	3714      	adds	r7, #20
 8010aa2:	46bd      	mov	sp, r7
 8010aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa8:	4770      	bx	lr
	...

08010aac <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8010aac:	b480      	push	{r7}
 8010aae:	b085      	sub	sp, #20
 8010ab0:	af00      	add	r7, sp, #0
 8010ab2:	4603      	mov	r3, r0
 8010ab4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8010ab6:	79fb      	ldrb	r3, [r7, #7]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d013      	beq.n	8010ae4 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8010abc:	4b0d      	ldr	r3, [pc, #52]	; (8010af4 <netif_get_by_index+0x48>)
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	60fb      	str	r3, [r7, #12]
 8010ac2:	e00c      	b.n	8010ade <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8010ac4:	68fb      	ldr	r3, [r7, #12]
 8010ac6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010aca:	3301      	adds	r3, #1
 8010acc:	b2db      	uxtb	r3, r3
 8010ace:	79fa      	ldrb	r2, [r7, #7]
 8010ad0:	429a      	cmp	r2, r3
 8010ad2:	d101      	bne.n	8010ad8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	e006      	b.n	8010ae6 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	60fb      	str	r3, [r7, #12]
 8010ade:	68fb      	ldr	r3, [r7, #12]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d1ef      	bne.n	8010ac4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8010ae4:	2300      	movs	r3, #0
}
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	3714      	adds	r7, #20
 8010aea:	46bd      	mov	sp, r7
 8010aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af0:	4770      	bx	lr
 8010af2:	bf00      	nop
 8010af4:	200070b0 	.word	0x200070b0

08010af8 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8010af8:	b480      	push	{r7}
 8010afa:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8010afc:	4b03      	ldr	r3, [pc, #12]	; (8010b0c <pbuf_pool_is_empty+0x14>)
 8010afe:	2201      	movs	r2, #1
 8010b00:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8010b02:	bf00      	nop
 8010b04:	46bd      	mov	sp, r7
 8010b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b0a:	4770      	bx	lr
 8010b0c:	200070b9 	.word	0x200070b9

08010b10 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8010b10:	b480      	push	{r7}
 8010b12:	b085      	sub	sp, #20
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	60f8      	str	r0, [r7, #12]
 8010b18:	60b9      	str	r1, [r7, #8]
 8010b1a:	4611      	mov	r1, r2
 8010b1c:	461a      	mov	r2, r3
 8010b1e:	460b      	mov	r3, r1
 8010b20:	80fb      	strh	r3, [r7, #6]
 8010b22:	4613      	mov	r3, r2
 8010b24:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	2200      	movs	r2, #0
 8010b2a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	68ba      	ldr	r2, [r7, #8]
 8010b30:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	88fa      	ldrh	r2, [r7, #6]
 8010b36:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	88ba      	ldrh	r2, [r7, #4]
 8010b3c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8010b3e:	8b3b      	ldrh	r3, [r7, #24]
 8010b40:	b2da      	uxtb	r2, r3
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	7f3a      	ldrb	r2, [r7, #28]
 8010b4a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	2201      	movs	r2, #1
 8010b50:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	2200      	movs	r2, #0
 8010b56:	73da      	strb	r2, [r3, #15]
}
 8010b58:	bf00      	nop
 8010b5a:	3714      	adds	r7, #20
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b62:	4770      	bx	lr

08010b64 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b08c      	sub	sp, #48	; 0x30
 8010b68:	af02      	add	r7, sp, #8
 8010b6a:	4603      	mov	r3, r0
 8010b6c:	71fb      	strb	r3, [r7, #7]
 8010b6e:	460b      	mov	r3, r1
 8010b70:	80bb      	strh	r3, [r7, #4]
 8010b72:	4613      	mov	r3, r2
 8010b74:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8010b76:	79fb      	ldrb	r3, [r7, #7]
 8010b78:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8010b7a:	887b      	ldrh	r3, [r7, #2]
 8010b7c:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010b80:	f000 8082 	beq.w	8010c88 <pbuf_alloc+0x124>
 8010b84:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010b88:	f300 80c9 	bgt.w	8010d1e <pbuf_alloc+0x1ba>
 8010b8c:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8010b90:	d010      	beq.n	8010bb4 <pbuf_alloc+0x50>
 8010b92:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8010b96:	f300 80c2 	bgt.w	8010d1e <pbuf_alloc+0x1ba>
 8010b9a:	2b01      	cmp	r3, #1
 8010b9c:	d002      	beq.n	8010ba4 <pbuf_alloc+0x40>
 8010b9e:	2b41      	cmp	r3, #65	; 0x41
 8010ba0:	f040 80bd 	bne.w	8010d1e <pbuf_alloc+0x1ba>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8010ba4:	887a      	ldrh	r2, [r7, #2]
 8010ba6:	88bb      	ldrh	r3, [r7, #4]
 8010ba8:	4619      	mov	r1, r3
 8010baa:	2000      	movs	r0, #0
 8010bac:	f000 f8d2 	bl	8010d54 <pbuf_alloc_reference>
 8010bb0:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8010bb2:	e0be      	b.n	8010d32 <pbuf_alloc+0x1ce>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8010bb8:	2300      	movs	r3, #0
 8010bba:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8010bbc:	88bb      	ldrh	r3, [r7, #4]
 8010bbe:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010bc0:	2008      	movs	r0, #8
 8010bc2:	f7ff fbed 	bl	80103a0 <memp_malloc>
 8010bc6:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8010bc8:	693b      	ldr	r3, [r7, #16]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d109      	bne.n	8010be2 <pbuf_alloc+0x7e>
          PBUF_POOL_IS_EMPTY();
 8010bce:	f7ff ff93 	bl	8010af8 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8010bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d002      	beq.n	8010bde <pbuf_alloc+0x7a>
            pbuf_free(p);
 8010bd8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010bda:	f000 faa7 	bl	801112c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8010bde:	2300      	movs	r3, #0
 8010be0:	e0a8      	b.n	8010d34 <pbuf_alloc+0x1d0>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8010be2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010be4:	3303      	adds	r3, #3
 8010be6:	b29b      	uxth	r3, r3
 8010be8:	f023 0303 	bic.w	r3, r3, #3
 8010bec:	b29a      	uxth	r2, r3
 8010bee:	f240 53ec 	movw	r3, #1516	; 0x5ec
 8010bf2:	1a9b      	subs	r3, r3, r2
 8010bf4:	b29b      	uxth	r3, r3
 8010bf6:	8b7a      	ldrh	r2, [r7, #26]
 8010bf8:	4293      	cmp	r3, r2
 8010bfa:	bf28      	it	cs
 8010bfc:	4613      	movcs	r3, r2
 8010bfe:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8010c00:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010c02:	3310      	adds	r3, #16
 8010c04:	693a      	ldr	r2, [r7, #16]
 8010c06:	4413      	add	r3, r2
 8010c08:	3303      	adds	r3, #3
 8010c0a:	f023 0303 	bic.w	r3, r3, #3
 8010c0e:	4618      	mov	r0, r3
 8010c10:	89f9      	ldrh	r1, [r7, #14]
 8010c12:	8b7a      	ldrh	r2, [r7, #26]
 8010c14:	2300      	movs	r3, #0
 8010c16:	9301      	str	r3, [sp, #4]
 8010c18:	887b      	ldrh	r3, [r7, #2]
 8010c1a:	9300      	str	r3, [sp, #0]
 8010c1c:	460b      	mov	r3, r1
 8010c1e:	4601      	mov	r1, r0
 8010c20:	6938      	ldr	r0, [r7, #16]
 8010c22:	f7ff ff75 	bl	8010b10 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010c26:	693b      	ldr	r3, [r7, #16]
 8010c28:	685b      	ldr	r3, [r3, #4]
 8010c2a:	f003 0303 	and.w	r3, r3, #3
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d006      	beq.n	8010c40 <pbuf_alloc+0xdc>
 8010c32:	4b42      	ldr	r3, [pc, #264]	; (8010d3c <pbuf_alloc+0x1d8>)
 8010c34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010c38:	4941      	ldr	r1, [pc, #260]	; (8010d40 <pbuf_alloc+0x1dc>)
 8010c3a:	4842      	ldr	r0, [pc, #264]	; (8010d44 <pbuf_alloc+0x1e0>)
 8010c3c:	f009 f94c 	bl	8019ed8 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8010c40:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010c42:	3303      	adds	r3, #3
 8010c44:	f023 0303 	bic.w	r3, r3, #3
 8010c48:	f240 52ec 	movw	r2, #1516	; 0x5ec
 8010c4c:	4293      	cmp	r3, r2
 8010c4e:	d106      	bne.n	8010c5e <pbuf_alloc+0xfa>
 8010c50:	4b3a      	ldr	r3, [pc, #232]	; (8010d3c <pbuf_alloc+0x1d8>)
 8010c52:	f44f 7281 	mov.w	r2, #258	; 0x102
 8010c56:	493c      	ldr	r1, [pc, #240]	; (8010d48 <pbuf_alloc+0x1e4>)
 8010c58:	483a      	ldr	r0, [pc, #232]	; (8010d44 <pbuf_alloc+0x1e0>)
 8010c5a:	f009 f93d 	bl	8019ed8 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8010c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d102      	bne.n	8010c6a <pbuf_alloc+0x106>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8010c64:	693b      	ldr	r3, [r7, #16]
 8010c66:	627b      	str	r3, [r7, #36]	; 0x24
 8010c68:	e002      	b.n	8010c70 <pbuf_alloc+0x10c>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8010c6a:	69fb      	ldr	r3, [r7, #28]
 8010c6c:	693a      	ldr	r2, [r7, #16]
 8010c6e:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8010c70:	693b      	ldr	r3, [r7, #16]
 8010c72:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8010c74:	8b7a      	ldrh	r2, [r7, #26]
 8010c76:	89fb      	ldrh	r3, [r7, #14]
 8010c78:	1ad3      	subs	r3, r2, r3
 8010c7a:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8010c80:	8b7b      	ldrh	r3, [r7, #26]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d19c      	bne.n	8010bc0 <pbuf_alloc+0x5c>
      break;
 8010c86:	e054      	b.n	8010d32 <pbuf_alloc+0x1ce>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8010c88:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010c8a:	3303      	adds	r3, #3
 8010c8c:	b29b      	uxth	r3, r3
 8010c8e:	f023 0303 	bic.w	r3, r3, #3
 8010c92:	b29a      	uxth	r2, r3
 8010c94:	88bb      	ldrh	r3, [r7, #4]
 8010c96:	3303      	adds	r3, #3
 8010c98:	b29b      	uxth	r3, r3
 8010c9a:	f023 0303 	bic.w	r3, r3, #3
 8010c9e:	b29b      	uxth	r3, r3
 8010ca0:	4413      	add	r3, r2
 8010ca2:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8010ca4:	8b3b      	ldrh	r3, [r7, #24]
 8010ca6:	3310      	adds	r3, #16
 8010ca8:	617b      	str	r3, [r7, #20]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010caa:	8b3a      	ldrh	r2, [r7, #24]
 8010cac:	88bb      	ldrh	r3, [r7, #4]
 8010cae:	3303      	adds	r3, #3
 8010cb0:	f023 0303 	bic.w	r3, r3, #3
 8010cb4:	429a      	cmp	r2, r3
 8010cb6:	d306      	bcc.n	8010cc6 <pbuf_alloc+0x162>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8010cb8:	88bb      	ldrh	r3, [r7, #4]
 8010cba:	3303      	adds	r3, #3
 8010cbc:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010cc0:	697a      	ldr	r2, [r7, #20]
 8010cc2:	429a      	cmp	r2, r3
 8010cc4:	d201      	bcs.n	8010cca <pbuf_alloc+0x166>
        return NULL;
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	e034      	b.n	8010d34 <pbuf_alloc+0x1d0>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8010cca:	6978      	ldr	r0, [r7, #20]
 8010ccc:	f7ff f9e0 	bl	8010090 <mem_malloc>
 8010cd0:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8010cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d101      	bne.n	8010cdc <pbuf_alloc+0x178>
        return NULL;
 8010cd8:	2300      	movs	r3, #0
 8010cda:	e02b      	b.n	8010d34 <pbuf_alloc+0x1d0>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8010cdc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010cde:	3310      	adds	r3, #16
 8010ce0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ce2:	4413      	add	r3, r2
 8010ce4:	3303      	adds	r3, #3
 8010ce6:	f023 0303 	bic.w	r3, r3, #3
 8010cea:	4618      	mov	r0, r3
 8010cec:	88b9      	ldrh	r1, [r7, #4]
 8010cee:	88ba      	ldrh	r2, [r7, #4]
 8010cf0:	2300      	movs	r3, #0
 8010cf2:	9301      	str	r3, [sp, #4]
 8010cf4:	887b      	ldrh	r3, [r7, #2]
 8010cf6:	9300      	str	r3, [sp, #0]
 8010cf8:	460b      	mov	r3, r1
 8010cfa:	4601      	mov	r1, r0
 8010cfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010cfe:	f7ff ff07 	bl	8010b10 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8010d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d04:	685b      	ldr	r3, [r3, #4]
 8010d06:	f003 0303 	and.w	r3, r3, #3
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d010      	beq.n	8010d30 <pbuf_alloc+0x1cc>
 8010d0e:	4b0b      	ldr	r3, [pc, #44]	; (8010d3c <pbuf_alloc+0x1d8>)
 8010d10:	f44f 7291 	mov.w	r2, #290	; 0x122
 8010d14:	490d      	ldr	r1, [pc, #52]	; (8010d4c <pbuf_alloc+0x1e8>)
 8010d16:	480b      	ldr	r0, [pc, #44]	; (8010d44 <pbuf_alloc+0x1e0>)
 8010d18:	f009 f8de 	bl	8019ed8 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8010d1c:	e008      	b.n	8010d30 <pbuf_alloc+0x1cc>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8010d1e:	4b07      	ldr	r3, [pc, #28]	; (8010d3c <pbuf_alloc+0x1d8>)
 8010d20:	f240 1227 	movw	r2, #295	; 0x127
 8010d24:	490a      	ldr	r1, [pc, #40]	; (8010d50 <pbuf_alloc+0x1ec>)
 8010d26:	4807      	ldr	r0, [pc, #28]	; (8010d44 <pbuf_alloc+0x1e0>)
 8010d28:	f009 f8d6 	bl	8019ed8 <iprintf>
      return NULL;
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	e001      	b.n	8010d34 <pbuf_alloc+0x1d0>
      break;
 8010d30:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010d34:	4618      	mov	r0, r3
 8010d36:	3728      	adds	r7, #40	; 0x28
 8010d38:	46bd      	mov	sp, r7
 8010d3a:	bd80      	pop	{r7, pc}
 8010d3c:	0801d004 	.word	0x0801d004
 8010d40:	0801d034 	.word	0x0801d034
 8010d44:	0801d064 	.word	0x0801d064
 8010d48:	0801d08c 	.word	0x0801d08c
 8010d4c:	0801d0c0 	.word	0x0801d0c0
 8010d50:	0801d0ec 	.word	0x0801d0ec

08010d54 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8010d54:	b580      	push	{r7, lr}
 8010d56:	b086      	sub	sp, #24
 8010d58:	af02      	add	r7, sp, #8
 8010d5a:	6078      	str	r0, [r7, #4]
 8010d5c:	460b      	mov	r3, r1
 8010d5e:	807b      	strh	r3, [r7, #2]
 8010d60:	4613      	mov	r3, r2
 8010d62:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8010d64:	883b      	ldrh	r3, [r7, #0]
 8010d66:	2b41      	cmp	r3, #65	; 0x41
 8010d68:	d009      	beq.n	8010d7e <pbuf_alloc_reference+0x2a>
 8010d6a:	883b      	ldrh	r3, [r7, #0]
 8010d6c:	2b01      	cmp	r3, #1
 8010d6e:	d006      	beq.n	8010d7e <pbuf_alloc_reference+0x2a>
 8010d70:	4b0f      	ldr	r3, [pc, #60]	; (8010db0 <pbuf_alloc_reference+0x5c>)
 8010d72:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8010d76:	490f      	ldr	r1, [pc, #60]	; (8010db4 <pbuf_alloc_reference+0x60>)
 8010d78:	480f      	ldr	r0, [pc, #60]	; (8010db8 <pbuf_alloc_reference+0x64>)
 8010d7a:	f009 f8ad 	bl	8019ed8 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8010d7e:	2007      	movs	r0, #7
 8010d80:	f7ff fb0e 	bl	80103a0 <memp_malloc>
 8010d84:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d101      	bne.n	8010d90 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	e00b      	b.n	8010da8 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8010d90:	8879      	ldrh	r1, [r7, #2]
 8010d92:	887a      	ldrh	r2, [r7, #2]
 8010d94:	2300      	movs	r3, #0
 8010d96:	9301      	str	r3, [sp, #4]
 8010d98:	883b      	ldrh	r3, [r7, #0]
 8010d9a:	9300      	str	r3, [sp, #0]
 8010d9c:	460b      	mov	r3, r1
 8010d9e:	6879      	ldr	r1, [r7, #4]
 8010da0:	68f8      	ldr	r0, [r7, #12]
 8010da2:	f7ff feb5 	bl	8010b10 <pbuf_init_alloced_pbuf>
  return p;
 8010da6:	68fb      	ldr	r3, [r7, #12]
}
 8010da8:	4618      	mov	r0, r3
 8010daa:	3710      	adds	r7, #16
 8010dac:	46bd      	mov	sp, r7
 8010dae:	bd80      	pop	{r7, pc}
 8010db0:	0801d004 	.word	0x0801d004
 8010db4:	0801d108 	.word	0x0801d108
 8010db8:	0801d064 	.word	0x0801d064

08010dbc <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b088      	sub	sp, #32
 8010dc0:	af02      	add	r7, sp, #8
 8010dc2:	607b      	str	r3, [r7, #4]
 8010dc4:	4603      	mov	r3, r0
 8010dc6:	73fb      	strb	r3, [r7, #15]
 8010dc8:	460b      	mov	r3, r1
 8010dca:	81bb      	strh	r3, [r7, #12]
 8010dcc:	4613      	mov	r3, r2
 8010dce:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8010dd0:	7bfb      	ldrb	r3, [r7, #15]
 8010dd2:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010dd4:	8a7b      	ldrh	r3, [r7, #18]
 8010dd6:	3303      	adds	r3, #3
 8010dd8:	f023 0203 	bic.w	r2, r3, #3
 8010ddc:	89bb      	ldrh	r3, [r7, #12]
 8010dde:	441a      	add	r2, r3
 8010de0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010de2:	429a      	cmp	r2, r3
 8010de4:	d901      	bls.n	8010dea <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010de6:	2300      	movs	r3, #0
 8010de8:	e018      	b.n	8010e1c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8010dea:	6a3b      	ldr	r3, [r7, #32]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d007      	beq.n	8010e00 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8010df0:	8a7b      	ldrh	r3, [r7, #18]
 8010df2:	3303      	adds	r3, #3
 8010df4:	f023 0303 	bic.w	r3, r3, #3
 8010df8:	6a3a      	ldr	r2, [r7, #32]
 8010dfa:	4413      	add	r3, r2
 8010dfc:	617b      	str	r3, [r7, #20]
 8010dfe:	e001      	b.n	8010e04 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8010e00:	2300      	movs	r3, #0
 8010e02:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8010e04:	6878      	ldr	r0, [r7, #4]
 8010e06:	89b9      	ldrh	r1, [r7, #12]
 8010e08:	89ba      	ldrh	r2, [r7, #12]
 8010e0a:	2302      	movs	r3, #2
 8010e0c:	9301      	str	r3, [sp, #4]
 8010e0e:	897b      	ldrh	r3, [r7, #10]
 8010e10:	9300      	str	r3, [sp, #0]
 8010e12:	460b      	mov	r3, r1
 8010e14:	6979      	ldr	r1, [r7, #20]
 8010e16:	f7ff fe7b 	bl	8010b10 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8010e1a:	687b      	ldr	r3, [r7, #4]
}
 8010e1c:	4618      	mov	r0, r3
 8010e1e:	3718      	adds	r7, #24
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}

08010e24 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b084      	sub	sp, #16
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
 8010e2c:	460b      	mov	r3, r1
 8010e2e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d106      	bne.n	8010e44 <pbuf_realloc+0x20>
 8010e36:	4b39      	ldr	r3, [pc, #228]	; (8010f1c <pbuf_realloc+0xf8>)
 8010e38:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8010e3c:	4938      	ldr	r1, [pc, #224]	; (8010f20 <pbuf_realloc+0xfc>)
 8010e3e:	4839      	ldr	r0, [pc, #228]	; (8010f24 <pbuf_realloc+0x100>)
 8010e40:	f009 f84a 	bl	8019ed8 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	891b      	ldrh	r3, [r3, #8]
 8010e48:	887a      	ldrh	r2, [r7, #2]
 8010e4a:	429a      	cmp	r2, r3
 8010e4c:	d261      	bcs.n	8010f12 <pbuf_realloc+0xee>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	891a      	ldrh	r2, [r3, #8]
 8010e52:	887b      	ldrh	r3, [r7, #2]
 8010e54:	1ad3      	subs	r3, r2, r3
 8010e56:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010e58:	887b      	ldrh	r3, [r7, #2]
 8010e5a:	817b      	strh	r3, [r7, #10]
  q = p;
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8010e60:	e018      	b.n	8010e94 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	895b      	ldrh	r3, [r3, #10]
 8010e66:	897a      	ldrh	r2, [r7, #10]
 8010e68:	1ad3      	subs	r3, r2, r3
 8010e6a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	891a      	ldrh	r2, [r3, #8]
 8010e70:	893b      	ldrh	r3, [r7, #8]
 8010e72:	1ad3      	subs	r3, r2, r3
 8010e74:	b29a      	uxth	r2, r3
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d106      	bne.n	8010e94 <pbuf_realloc+0x70>
 8010e86:	4b25      	ldr	r3, [pc, #148]	; (8010f1c <pbuf_realloc+0xf8>)
 8010e88:	f240 12af 	movw	r2, #431	; 0x1af
 8010e8c:	4926      	ldr	r1, [pc, #152]	; (8010f28 <pbuf_realloc+0x104>)
 8010e8e:	4825      	ldr	r0, [pc, #148]	; (8010f24 <pbuf_realloc+0x100>)
 8010e90:	f009 f822 	bl	8019ed8 <iprintf>
  while (rem_len > q->len) {
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	895b      	ldrh	r3, [r3, #10]
 8010e98:	897a      	ldrh	r2, [r7, #10]
 8010e9a:	429a      	cmp	r2, r3
 8010e9c:	d8e1      	bhi.n	8010e62 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	7b1b      	ldrb	r3, [r3, #12]
 8010ea2:	f003 030f 	and.w	r3, r3, #15
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d11f      	bne.n	8010eea <pbuf_realloc+0xc6>
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	895b      	ldrh	r3, [r3, #10]
 8010eae:	897a      	ldrh	r2, [r7, #10]
 8010eb0:	429a      	cmp	r2, r3
 8010eb2:	d01a      	beq.n	8010eea <pbuf_realloc+0xc6>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8010eb4:	68fb      	ldr	r3, [r7, #12]
 8010eb6:	7b5b      	ldrb	r3, [r3, #13]
 8010eb8:	f003 0302 	and.w	r3, r3, #2
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d114      	bne.n	8010eea <pbuf_realloc+0xc6>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	685a      	ldr	r2, [r3, #4]
 8010ec4:	68fb      	ldr	r3, [r7, #12]
 8010ec6:	1ad2      	subs	r2, r2, r3
 8010ec8:	897b      	ldrh	r3, [r7, #10]
 8010eca:	4413      	add	r3, r2
 8010ecc:	4619      	mov	r1, r3
 8010ece:	68f8      	ldr	r0, [r7, #12]
 8010ed0:	f7fe ffea 	bl	800fea8 <mem_trim>
 8010ed4:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d106      	bne.n	8010eea <pbuf_realloc+0xc6>
 8010edc:	4b0f      	ldr	r3, [pc, #60]	; (8010f1c <pbuf_realloc+0xf8>)
 8010ede:	f240 12bd 	movw	r2, #445	; 0x1bd
 8010ee2:	4912      	ldr	r1, [pc, #72]	; (8010f2c <pbuf_realloc+0x108>)
 8010ee4:	480f      	ldr	r0, [pc, #60]	; (8010f24 <pbuf_realloc+0x100>)
 8010ee6:	f008 fff7 	bl	8019ed8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	897a      	ldrh	r2, [r7, #10]
 8010eee:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	895a      	ldrh	r2, [r3, #10]
 8010ef4:	68fb      	ldr	r3, [r7, #12]
 8010ef6:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d004      	beq.n	8010f0a <pbuf_realloc+0xe6>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	4618      	mov	r0, r3
 8010f06:	f000 f911 	bl	801112c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	601a      	str	r2, [r3, #0]
 8010f10:	e000      	b.n	8010f14 <pbuf_realloc+0xf0>
    return;
 8010f12:	bf00      	nop

}
 8010f14:	3710      	adds	r7, #16
 8010f16:	46bd      	mov	sp, r7
 8010f18:	bd80      	pop	{r7, pc}
 8010f1a:	bf00      	nop
 8010f1c:	0801d004 	.word	0x0801d004
 8010f20:	0801d11c 	.word	0x0801d11c
 8010f24:	0801d064 	.word	0x0801d064
 8010f28:	0801d134 	.word	0x0801d134
 8010f2c:	0801d14c 	.word	0x0801d14c

08010f30 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	b086      	sub	sp, #24
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	60f8      	str	r0, [r7, #12]
 8010f38:	60b9      	str	r1, [r7, #8]
 8010f3a:	4613      	mov	r3, r2
 8010f3c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d106      	bne.n	8010f52 <pbuf_add_header_impl+0x22>
 8010f44:	4b2b      	ldr	r3, [pc, #172]	; (8010ff4 <pbuf_add_header_impl+0xc4>)
 8010f46:	f240 12df 	movw	r2, #479	; 0x1df
 8010f4a:	492b      	ldr	r1, [pc, #172]	; (8010ff8 <pbuf_add_header_impl+0xc8>)
 8010f4c:	482b      	ldr	r0, [pc, #172]	; (8010ffc <pbuf_add_header_impl+0xcc>)
 8010f4e:	f008 ffc3 	bl	8019ed8 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8010f52:	68fb      	ldr	r3, [r7, #12]
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d003      	beq.n	8010f60 <pbuf_add_header_impl+0x30>
 8010f58:	68bb      	ldr	r3, [r7, #8]
 8010f5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010f5e:	d301      	bcc.n	8010f64 <pbuf_add_header_impl+0x34>
    return 1;
 8010f60:	2301      	movs	r3, #1
 8010f62:	e043      	b.n	8010fec <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8010f64:	68bb      	ldr	r3, [r7, #8]
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d101      	bne.n	8010f6e <pbuf_add_header_impl+0x3e>
    return 0;
 8010f6a:	2300      	movs	r3, #0
 8010f6c:	e03e      	b.n	8010fec <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8010f6e:	68bb      	ldr	r3, [r7, #8]
 8010f70:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	891a      	ldrh	r2, [r3, #8]
 8010f76:	8a7b      	ldrh	r3, [r7, #18]
 8010f78:	4413      	add	r3, r2
 8010f7a:	b29b      	uxth	r3, r3
 8010f7c:	8a7a      	ldrh	r2, [r7, #18]
 8010f7e:	429a      	cmp	r2, r3
 8010f80:	d901      	bls.n	8010f86 <pbuf_add_header_impl+0x56>
    return 1;
 8010f82:	2301      	movs	r3, #1
 8010f84:	e032      	b.n	8010fec <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	7b1b      	ldrb	r3, [r3, #12]
 8010f8a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8010f8c:	8a3b      	ldrh	r3, [r7, #16]
 8010f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d00c      	beq.n	8010fb0 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	685a      	ldr	r2, [r3, #4]
 8010f9a:	68bb      	ldr	r3, [r7, #8]
 8010f9c:	425b      	negs	r3, r3
 8010f9e:	4413      	add	r3, r2
 8010fa0:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	3310      	adds	r3, #16
 8010fa6:	697a      	ldr	r2, [r7, #20]
 8010fa8:	429a      	cmp	r2, r3
 8010faa:	d20d      	bcs.n	8010fc8 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8010fac:	2301      	movs	r3, #1
 8010fae:	e01d      	b.n	8010fec <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8010fb0:	79fb      	ldrb	r3, [r7, #7]
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d006      	beq.n	8010fc4 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	685a      	ldr	r2, [r3, #4]
 8010fba:	68bb      	ldr	r3, [r7, #8]
 8010fbc:	425b      	negs	r3, r3
 8010fbe:	4413      	add	r3, r2
 8010fc0:	617b      	str	r3, [r7, #20]
 8010fc2:	e001      	b.n	8010fc8 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8010fc4:	2301      	movs	r3, #1
 8010fc6:	e011      	b.n	8010fec <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8010fc8:	68fb      	ldr	r3, [r7, #12]
 8010fca:	697a      	ldr	r2, [r7, #20]
 8010fcc:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8010fce:	68fb      	ldr	r3, [r7, #12]
 8010fd0:	895a      	ldrh	r2, [r3, #10]
 8010fd2:	8a7b      	ldrh	r3, [r7, #18]
 8010fd4:	4413      	add	r3, r2
 8010fd6:	b29a      	uxth	r2, r3
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	891a      	ldrh	r2, [r3, #8]
 8010fe0:	8a7b      	ldrh	r3, [r7, #18]
 8010fe2:	4413      	add	r3, r2
 8010fe4:	b29a      	uxth	r2, r3
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	811a      	strh	r2, [r3, #8]


  return 0;
 8010fea:	2300      	movs	r3, #0
}
 8010fec:	4618      	mov	r0, r3
 8010fee:	3718      	adds	r7, #24
 8010ff0:	46bd      	mov	sp, r7
 8010ff2:	bd80      	pop	{r7, pc}
 8010ff4:	0801d004 	.word	0x0801d004
 8010ff8:	0801d168 	.word	0x0801d168
 8010ffc:	0801d064 	.word	0x0801d064

08011000 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8011000:	b580      	push	{r7, lr}
 8011002:	b082      	sub	sp, #8
 8011004:	af00      	add	r7, sp, #0
 8011006:	6078      	str	r0, [r7, #4]
 8011008:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 801100a:	2200      	movs	r2, #0
 801100c:	6839      	ldr	r1, [r7, #0]
 801100e:	6878      	ldr	r0, [r7, #4]
 8011010:	f7ff ff8e 	bl	8010f30 <pbuf_add_header_impl>
 8011014:	4603      	mov	r3, r0
}
 8011016:	4618      	mov	r0, r3
 8011018:	3708      	adds	r7, #8
 801101a:	46bd      	mov	sp, r7
 801101c:	bd80      	pop	{r7, pc}
	...

08011020 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8011020:	b580      	push	{r7, lr}
 8011022:	b084      	sub	sp, #16
 8011024:	af00      	add	r7, sp, #0
 8011026:	6078      	str	r0, [r7, #4]
 8011028:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	2b00      	cmp	r3, #0
 801102e:	d106      	bne.n	801103e <pbuf_remove_header+0x1e>
 8011030:	4b20      	ldr	r3, [pc, #128]	; (80110b4 <pbuf_remove_header+0x94>)
 8011032:	f240 224b 	movw	r2, #587	; 0x24b
 8011036:	4920      	ldr	r1, [pc, #128]	; (80110b8 <pbuf_remove_header+0x98>)
 8011038:	4820      	ldr	r0, [pc, #128]	; (80110bc <pbuf_remove_header+0x9c>)
 801103a:	f008 ff4d 	bl	8019ed8 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	2b00      	cmp	r3, #0
 8011042:	d003      	beq.n	801104c <pbuf_remove_header+0x2c>
 8011044:	683b      	ldr	r3, [r7, #0]
 8011046:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801104a:	d301      	bcc.n	8011050 <pbuf_remove_header+0x30>
    return 1;
 801104c:	2301      	movs	r3, #1
 801104e:	e02c      	b.n	80110aa <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8011050:	683b      	ldr	r3, [r7, #0]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d101      	bne.n	801105a <pbuf_remove_header+0x3a>
    return 0;
 8011056:	2300      	movs	r3, #0
 8011058:	e027      	b.n	80110aa <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801105a:	683b      	ldr	r3, [r7, #0]
 801105c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	895b      	ldrh	r3, [r3, #10]
 8011062:	89fa      	ldrh	r2, [r7, #14]
 8011064:	429a      	cmp	r2, r3
 8011066:	d908      	bls.n	801107a <pbuf_remove_header+0x5a>
 8011068:	4b12      	ldr	r3, [pc, #72]	; (80110b4 <pbuf_remove_header+0x94>)
 801106a:	f240 2255 	movw	r2, #597	; 0x255
 801106e:	4914      	ldr	r1, [pc, #80]	; (80110c0 <pbuf_remove_header+0xa0>)
 8011070:	4812      	ldr	r0, [pc, #72]	; (80110bc <pbuf_remove_header+0x9c>)
 8011072:	f008 ff31 	bl	8019ed8 <iprintf>
 8011076:	2301      	movs	r3, #1
 8011078:	e017      	b.n	80110aa <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	685b      	ldr	r3, [r3, #4]
 801107e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	685a      	ldr	r2, [r3, #4]
 8011084:	683b      	ldr	r3, [r7, #0]
 8011086:	441a      	add	r2, r3
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	895a      	ldrh	r2, [r3, #10]
 8011090:	89fb      	ldrh	r3, [r7, #14]
 8011092:	1ad3      	subs	r3, r2, r3
 8011094:	b29a      	uxth	r2, r3
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	891a      	ldrh	r2, [r3, #8]
 801109e:	89fb      	ldrh	r3, [r7, #14]
 80110a0:	1ad3      	subs	r3, r2, r3
 80110a2:	b29a      	uxth	r2, r3
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80110a8:	2300      	movs	r3, #0
}
 80110aa:	4618      	mov	r0, r3
 80110ac:	3710      	adds	r7, #16
 80110ae:	46bd      	mov	sp, r7
 80110b0:	bd80      	pop	{r7, pc}
 80110b2:	bf00      	nop
 80110b4:	0801d004 	.word	0x0801d004
 80110b8:	0801d168 	.word	0x0801d168
 80110bc:	0801d064 	.word	0x0801d064
 80110c0:	0801d174 	.word	0x0801d174

080110c4 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b082      	sub	sp, #8
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
 80110cc:	460b      	mov	r3, r1
 80110ce:	807b      	strh	r3, [r7, #2]
 80110d0:	4613      	mov	r3, r2
 80110d2:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80110d4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	da08      	bge.n	80110ee <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80110dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80110e0:	425b      	negs	r3, r3
 80110e2:	4619      	mov	r1, r3
 80110e4:	6878      	ldr	r0, [r7, #4]
 80110e6:	f7ff ff9b 	bl	8011020 <pbuf_remove_header>
 80110ea:	4603      	mov	r3, r0
 80110ec:	e007      	b.n	80110fe <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80110ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80110f2:	787a      	ldrb	r2, [r7, #1]
 80110f4:	4619      	mov	r1, r3
 80110f6:	6878      	ldr	r0, [r7, #4]
 80110f8:	f7ff ff1a 	bl	8010f30 <pbuf_add_header_impl>
 80110fc:	4603      	mov	r3, r0
  }
}
 80110fe:	4618      	mov	r0, r3
 8011100:	3708      	adds	r7, #8
 8011102:	46bd      	mov	sp, r7
 8011104:	bd80      	pop	{r7, pc}

08011106 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8011106:	b580      	push	{r7, lr}
 8011108:	b082      	sub	sp, #8
 801110a:	af00      	add	r7, sp, #0
 801110c:	6078      	str	r0, [r7, #4]
 801110e:	460b      	mov	r3, r1
 8011110:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8011112:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011116:	2201      	movs	r2, #1
 8011118:	4619      	mov	r1, r3
 801111a:	6878      	ldr	r0, [r7, #4]
 801111c:	f7ff ffd2 	bl	80110c4 <pbuf_header_impl>
 8011120:	4603      	mov	r3, r0
}
 8011122:	4618      	mov	r0, r3
 8011124:	3708      	adds	r7, #8
 8011126:	46bd      	mov	sp, r7
 8011128:	bd80      	pop	{r7, pc}
	...

0801112c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801112c:	b580      	push	{r7, lr}
 801112e:	b086      	sub	sp, #24
 8011130:	af00      	add	r7, sp, #0
 8011132:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2b00      	cmp	r3, #0
 8011138:	d10b      	bne.n	8011152 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	2b00      	cmp	r3, #0
 801113e:	d106      	bne.n	801114e <pbuf_free+0x22>
 8011140:	4b38      	ldr	r3, [pc, #224]	; (8011224 <pbuf_free+0xf8>)
 8011142:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8011146:	4938      	ldr	r1, [pc, #224]	; (8011228 <pbuf_free+0xfc>)
 8011148:	4838      	ldr	r0, [pc, #224]	; (801122c <pbuf_free+0x100>)
 801114a:	f008 fec5 	bl	8019ed8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801114e:	2300      	movs	r3, #0
 8011150:	e063      	b.n	801121a <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8011152:	2300      	movs	r3, #0
 8011154:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8011156:	e05c      	b.n	8011212 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	7b9b      	ldrb	r3, [r3, #14]
 801115c:	2b00      	cmp	r3, #0
 801115e:	d106      	bne.n	801116e <pbuf_free+0x42>
 8011160:	4b30      	ldr	r3, [pc, #192]	; (8011224 <pbuf_free+0xf8>)
 8011162:	f240 22f1 	movw	r2, #753	; 0x2f1
 8011166:	4932      	ldr	r1, [pc, #200]	; (8011230 <pbuf_free+0x104>)
 8011168:	4830      	ldr	r0, [pc, #192]	; (801122c <pbuf_free+0x100>)
 801116a:	f008 feb5 	bl	8019ed8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	7b9b      	ldrb	r3, [r3, #14]
 8011172:	3b01      	subs	r3, #1
 8011174:	b2da      	uxtb	r2, r3
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	739a      	strb	r2, [r3, #14]
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	7b9b      	ldrb	r3, [r3, #14]
 801117e:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8011180:	7dbb      	ldrb	r3, [r7, #22]
 8011182:	2b00      	cmp	r3, #0
 8011184:	d143      	bne.n	801120e <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	7b1b      	ldrb	r3, [r3, #12]
 8011190:	f003 030f 	and.w	r3, r3, #15
 8011194:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	7b5b      	ldrb	r3, [r3, #13]
 801119a:	f003 0302 	and.w	r3, r3, #2
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d011      	beq.n	80111c6 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80111a6:	68bb      	ldr	r3, [r7, #8]
 80111a8:	691b      	ldr	r3, [r3, #16]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d106      	bne.n	80111bc <pbuf_free+0x90>
 80111ae:	4b1d      	ldr	r3, [pc, #116]	; (8011224 <pbuf_free+0xf8>)
 80111b0:	f240 22ff 	movw	r2, #767	; 0x2ff
 80111b4:	491f      	ldr	r1, [pc, #124]	; (8011234 <pbuf_free+0x108>)
 80111b6:	481d      	ldr	r0, [pc, #116]	; (801122c <pbuf_free+0x100>)
 80111b8:	f008 fe8e 	bl	8019ed8 <iprintf>
        pc->custom_free_function(p);
 80111bc:	68bb      	ldr	r3, [r7, #8]
 80111be:	691b      	ldr	r3, [r3, #16]
 80111c0:	6878      	ldr	r0, [r7, #4]
 80111c2:	4798      	blx	r3
 80111c4:	e01d      	b.n	8011202 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 80111c6:	7bfb      	ldrb	r3, [r7, #15]
 80111c8:	2b02      	cmp	r3, #2
 80111ca:	d104      	bne.n	80111d6 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 80111cc:	6879      	ldr	r1, [r7, #4]
 80111ce:	2008      	movs	r0, #8
 80111d0:	f7ff f956 	bl	8010480 <memp_free>
 80111d4:	e015      	b.n	8011202 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80111d6:	7bfb      	ldrb	r3, [r7, #15]
 80111d8:	2b01      	cmp	r3, #1
 80111da:	d104      	bne.n	80111e6 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 80111dc:	6879      	ldr	r1, [r7, #4]
 80111de:	2007      	movs	r0, #7
 80111e0:	f7ff f94e 	bl	8010480 <memp_free>
 80111e4:	e00d      	b.n	8011202 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80111e6:	7bfb      	ldrb	r3, [r7, #15]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d103      	bne.n	80111f4 <pbuf_free+0xc8>
          mem_free(p);
 80111ec:	6878      	ldr	r0, [r7, #4]
 80111ee:	f7fe fdf1 	bl	800fdd4 <mem_free>
 80111f2:	e006      	b.n	8011202 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80111f4:	4b0b      	ldr	r3, [pc, #44]	; (8011224 <pbuf_free+0xf8>)
 80111f6:	f240 320f 	movw	r2, #783	; 0x30f
 80111fa:	490f      	ldr	r1, [pc, #60]	; (8011238 <pbuf_free+0x10c>)
 80111fc:	480b      	ldr	r0, [pc, #44]	; (801122c <pbuf_free+0x100>)
 80111fe:	f008 fe6b 	bl	8019ed8 <iprintf>
        }
      }
      count++;
 8011202:	7dfb      	ldrb	r3, [r7, #23]
 8011204:	3301      	adds	r3, #1
 8011206:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8011208:	693b      	ldr	r3, [r7, #16]
 801120a:	607b      	str	r3, [r7, #4]
 801120c:	e001      	b.n	8011212 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801120e:	2300      	movs	r3, #0
 8011210:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	2b00      	cmp	r3, #0
 8011216:	d19f      	bne.n	8011158 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8011218:	7dfb      	ldrb	r3, [r7, #23]
}
 801121a:	4618      	mov	r0, r3
 801121c:	3718      	adds	r7, #24
 801121e:	46bd      	mov	sp, r7
 8011220:	bd80      	pop	{r7, pc}
 8011222:	bf00      	nop
 8011224:	0801d004 	.word	0x0801d004
 8011228:	0801d168 	.word	0x0801d168
 801122c:	0801d064 	.word	0x0801d064
 8011230:	0801d194 	.word	0x0801d194
 8011234:	0801d1ac 	.word	0x0801d1ac
 8011238:	0801d1d0 	.word	0x0801d1d0

0801123c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 801123c:	b480      	push	{r7}
 801123e:	b085      	sub	sp, #20
 8011240:	af00      	add	r7, sp, #0
 8011242:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8011244:	2300      	movs	r3, #0
 8011246:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8011248:	e005      	b.n	8011256 <pbuf_clen+0x1a>
    ++len;
 801124a:	89fb      	ldrh	r3, [r7, #14]
 801124c:	3301      	adds	r3, #1
 801124e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d1f6      	bne.n	801124a <pbuf_clen+0xe>
  }
  return len;
 801125c:	89fb      	ldrh	r3, [r7, #14]
}
 801125e:	4618      	mov	r0, r3
 8011260:	3714      	adds	r7, #20
 8011262:	46bd      	mov	sp, r7
 8011264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011268:	4770      	bx	lr
	...

0801126c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801126c:	b580      	push	{r7, lr}
 801126e:	b082      	sub	sp, #8
 8011270:	af00      	add	r7, sp, #0
 8011272:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d010      	beq.n	801129c <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	7b9b      	ldrb	r3, [r3, #14]
 801127e:	3301      	adds	r3, #1
 8011280:	b2da      	uxtb	r2, r3
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	7b9b      	ldrb	r3, [r3, #14]
 801128a:	2b00      	cmp	r3, #0
 801128c:	d106      	bne.n	801129c <pbuf_ref+0x30>
 801128e:	4b05      	ldr	r3, [pc, #20]	; (80112a4 <pbuf_ref+0x38>)
 8011290:	f240 3242 	movw	r2, #834	; 0x342
 8011294:	4904      	ldr	r1, [pc, #16]	; (80112a8 <pbuf_ref+0x3c>)
 8011296:	4805      	ldr	r0, [pc, #20]	; (80112ac <pbuf_ref+0x40>)
 8011298:	f008 fe1e 	bl	8019ed8 <iprintf>
  }
}
 801129c:	bf00      	nop
 801129e:	3708      	adds	r7, #8
 80112a0:	46bd      	mov	sp, r7
 80112a2:	bd80      	pop	{r7, pc}
 80112a4:	0801d004 	.word	0x0801d004
 80112a8:	0801d1e4 	.word	0x0801d1e4
 80112ac:	0801d064 	.word	0x0801d064

080112b0 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b084      	sub	sp, #16
 80112b4:	af00      	add	r7, sp, #0
 80112b6:	6078      	str	r0, [r7, #4]
 80112b8:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d002      	beq.n	80112c6 <pbuf_cat+0x16>
 80112c0:	683b      	ldr	r3, [r7, #0]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d107      	bne.n	80112d6 <pbuf_cat+0x26>
 80112c6:	4b20      	ldr	r3, [pc, #128]	; (8011348 <pbuf_cat+0x98>)
 80112c8:	f240 3259 	movw	r2, #857	; 0x359
 80112cc:	491f      	ldr	r1, [pc, #124]	; (801134c <pbuf_cat+0x9c>)
 80112ce:	4820      	ldr	r0, [pc, #128]	; (8011350 <pbuf_cat+0xa0>)
 80112d0:	f008 fe02 	bl	8019ed8 <iprintf>
 80112d4:	e034      	b.n	8011340 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	60fb      	str	r3, [r7, #12]
 80112da:	e00a      	b.n	80112f2 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	891a      	ldrh	r2, [r3, #8]
 80112e0:	683b      	ldr	r3, [r7, #0]
 80112e2:	891b      	ldrh	r3, [r3, #8]
 80112e4:	4413      	add	r3, r2
 80112e6:	b29a      	uxth	r2, r3
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80112ec:	68fb      	ldr	r3, [r7, #12]
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	60fb      	str	r3, [r7, #12]
 80112f2:	68fb      	ldr	r3, [r7, #12]
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d1f0      	bne.n	80112dc <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80112fa:	68fb      	ldr	r3, [r7, #12]
 80112fc:	891a      	ldrh	r2, [r3, #8]
 80112fe:	68fb      	ldr	r3, [r7, #12]
 8011300:	895b      	ldrh	r3, [r3, #10]
 8011302:	429a      	cmp	r2, r3
 8011304:	d006      	beq.n	8011314 <pbuf_cat+0x64>
 8011306:	4b10      	ldr	r3, [pc, #64]	; (8011348 <pbuf_cat+0x98>)
 8011308:	f240 3262 	movw	r2, #866	; 0x362
 801130c:	4911      	ldr	r1, [pc, #68]	; (8011354 <pbuf_cat+0xa4>)
 801130e:	4810      	ldr	r0, [pc, #64]	; (8011350 <pbuf_cat+0xa0>)
 8011310:	f008 fde2 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	2b00      	cmp	r3, #0
 801131a:	d006      	beq.n	801132a <pbuf_cat+0x7a>
 801131c:	4b0a      	ldr	r3, [pc, #40]	; (8011348 <pbuf_cat+0x98>)
 801131e:	f240 3263 	movw	r2, #867	; 0x363
 8011322:	490d      	ldr	r1, [pc, #52]	; (8011358 <pbuf_cat+0xa8>)
 8011324:	480a      	ldr	r0, [pc, #40]	; (8011350 <pbuf_cat+0xa0>)
 8011326:	f008 fdd7 	bl	8019ed8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	891a      	ldrh	r2, [r3, #8]
 801132e:	683b      	ldr	r3, [r7, #0]
 8011330:	891b      	ldrh	r3, [r3, #8]
 8011332:	4413      	add	r3, r2
 8011334:	b29a      	uxth	r2, r3
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	683a      	ldr	r2, [r7, #0]
 801133e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8011340:	3710      	adds	r7, #16
 8011342:	46bd      	mov	sp, r7
 8011344:	bd80      	pop	{r7, pc}
 8011346:	bf00      	nop
 8011348:	0801d004 	.word	0x0801d004
 801134c:	0801d1f8 	.word	0x0801d1f8
 8011350:	0801d064 	.word	0x0801d064
 8011354:	0801d230 	.word	0x0801d230
 8011358:	0801d260 	.word	0x0801d260

0801135c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 801135c:	b580      	push	{r7, lr}
 801135e:	b086      	sub	sp, #24
 8011360:	af00      	add	r7, sp, #0
 8011362:	6078      	str	r0, [r7, #4]
 8011364:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8011366:	2300      	movs	r3, #0
 8011368:	617b      	str	r3, [r7, #20]
 801136a:	2300      	movs	r3, #0
 801136c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	2b00      	cmp	r3, #0
 8011372:	d008      	beq.n	8011386 <pbuf_copy+0x2a>
 8011374:	683b      	ldr	r3, [r7, #0]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d005      	beq.n	8011386 <pbuf_copy+0x2a>
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	891a      	ldrh	r2, [r3, #8]
 801137e:	683b      	ldr	r3, [r7, #0]
 8011380:	891b      	ldrh	r3, [r3, #8]
 8011382:	429a      	cmp	r2, r3
 8011384:	d209      	bcs.n	801139a <pbuf_copy+0x3e>
 8011386:	4b57      	ldr	r3, [pc, #348]	; (80114e4 <pbuf_copy+0x188>)
 8011388:	f240 32c9 	movw	r2, #969	; 0x3c9
 801138c:	4956      	ldr	r1, [pc, #344]	; (80114e8 <pbuf_copy+0x18c>)
 801138e:	4857      	ldr	r0, [pc, #348]	; (80114ec <pbuf_copy+0x190>)
 8011390:	f008 fda2 	bl	8019ed8 <iprintf>
 8011394:	f06f 030f 	mvn.w	r3, #15
 8011398:	e09f      	b.n	80114da <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	895b      	ldrh	r3, [r3, #10]
 801139e:	461a      	mov	r2, r3
 80113a0:	697b      	ldr	r3, [r7, #20]
 80113a2:	1ad2      	subs	r2, r2, r3
 80113a4:	683b      	ldr	r3, [r7, #0]
 80113a6:	895b      	ldrh	r3, [r3, #10]
 80113a8:	4619      	mov	r1, r3
 80113aa:	693b      	ldr	r3, [r7, #16]
 80113ac:	1acb      	subs	r3, r1, r3
 80113ae:	429a      	cmp	r2, r3
 80113b0:	d306      	bcc.n	80113c0 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80113b2:	683b      	ldr	r3, [r7, #0]
 80113b4:	895b      	ldrh	r3, [r3, #10]
 80113b6:	461a      	mov	r2, r3
 80113b8:	693b      	ldr	r3, [r7, #16]
 80113ba:	1ad3      	subs	r3, r2, r3
 80113bc:	60fb      	str	r3, [r7, #12]
 80113be:	e005      	b.n	80113cc <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	895b      	ldrh	r3, [r3, #10]
 80113c4:	461a      	mov	r2, r3
 80113c6:	697b      	ldr	r3, [r7, #20]
 80113c8:	1ad3      	subs	r3, r2, r3
 80113ca:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	685a      	ldr	r2, [r3, #4]
 80113d0:	697b      	ldr	r3, [r7, #20]
 80113d2:	18d0      	adds	r0, r2, r3
 80113d4:	683b      	ldr	r3, [r7, #0]
 80113d6:	685a      	ldr	r2, [r3, #4]
 80113d8:	693b      	ldr	r3, [r7, #16]
 80113da:	4413      	add	r3, r2
 80113dc:	68fa      	ldr	r2, [r7, #12]
 80113de:	4619      	mov	r1, r3
 80113e0:	f008 ff49 	bl	801a276 <memcpy>
    offset_to += len;
 80113e4:	697a      	ldr	r2, [r7, #20]
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	4413      	add	r3, r2
 80113ea:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80113ec:	693a      	ldr	r2, [r7, #16]
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	4413      	add	r3, r2
 80113f2:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	895b      	ldrh	r3, [r3, #10]
 80113f8:	461a      	mov	r2, r3
 80113fa:	697b      	ldr	r3, [r7, #20]
 80113fc:	4293      	cmp	r3, r2
 80113fe:	d906      	bls.n	801140e <pbuf_copy+0xb2>
 8011400:	4b38      	ldr	r3, [pc, #224]	; (80114e4 <pbuf_copy+0x188>)
 8011402:	f240 32d9 	movw	r2, #985	; 0x3d9
 8011406:	493a      	ldr	r1, [pc, #232]	; (80114f0 <pbuf_copy+0x194>)
 8011408:	4838      	ldr	r0, [pc, #224]	; (80114ec <pbuf_copy+0x190>)
 801140a:	f008 fd65 	bl	8019ed8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801140e:	683b      	ldr	r3, [r7, #0]
 8011410:	895b      	ldrh	r3, [r3, #10]
 8011412:	461a      	mov	r2, r3
 8011414:	693b      	ldr	r3, [r7, #16]
 8011416:	4293      	cmp	r3, r2
 8011418:	d906      	bls.n	8011428 <pbuf_copy+0xcc>
 801141a:	4b32      	ldr	r3, [pc, #200]	; (80114e4 <pbuf_copy+0x188>)
 801141c:	f240 32da 	movw	r2, #986	; 0x3da
 8011420:	4934      	ldr	r1, [pc, #208]	; (80114f4 <pbuf_copy+0x198>)
 8011422:	4832      	ldr	r0, [pc, #200]	; (80114ec <pbuf_copy+0x190>)
 8011424:	f008 fd58 	bl	8019ed8 <iprintf>
    if (offset_from >= p_from->len) {
 8011428:	683b      	ldr	r3, [r7, #0]
 801142a:	895b      	ldrh	r3, [r3, #10]
 801142c:	461a      	mov	r2, r3
 801142e:	693b      	ldr	r3, [r7, #16]
 8011430:	4293      	cmp	r3, r2
 8011432:	d304      	bcc.n	801143e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8011434:	2300      	movs	r3, #0
 8011436:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8011438:	683b      	ldr	r3, [r7, #0]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	895b      	ldrh	r3, [r3, #10]
 8011442:	461a      	mov	r2, r3
 8011444:	697b      	ldr	r3, [r7, #20]
 8011446:	4293      	cmp	r3, r2
 8011448:	d114      	bne.n	8011474 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 801144a:	2300      	movs	r3, #0
 801144c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d10c      	bne.n	8011474 <pbuf_copy+0x118>
 801145a:	683b      	ldr	r3, [r7, #0]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d009      	beq.n	8011474 <pbuf_copy+0x118>
 8011460:	4b20      	ldr	r3, [pc, #128]	; (80114e4 <pbuf_copy+0x188>)
 8011462:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8011466:	4924      	ldr	r1, [pc, #144]	; (80114f8 <pbuf_copy+0x19c>)
 8011468:	4820      	ldr	r0, [pc, #128]	; (80114ec <pbuf_copy+0x190>)
 801146a:	f008 fd35 	bl	8019ed8 <iprintf>
 801146e:	f06f 030f 	mvn.w	r3, #15
 8011472:	e032      	b.n	80114da <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8011474:	683b      	ldr	r3, [r7, #0]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d013      	beq.n	80114a2 <pbuf_copy+0x146>
 801147a:	683b      	ldr	r3, [r7, #0]
 801147c:	895a      	ldrh	r2, [r3, #10]
 801147e:	683b      	ldr	r3, [r7, #0]
 8011480:	891b      	ldrh	r3, [r3, #8]
 8011482:	429a      	cmp	r2, r3
 8011484:	d10d      	bne.n	80114a2 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011486:	683b      	ldr	r3, [r7, #0]
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	2b00      	cmp	r3, #0
 801148c:	d009      	beq.n	80114a2 <pbuf_copy+0x146>
 801148e:	4b15      	ldr	r3, [pc, #84]	; (80114e4 <pbuf_copy+0x188>)
 8011490:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8011494:	4919      	ldr	r1, [pc, #100]	; (80114fc <pbuf_copy+0x1a0>)
 8011496:	4815      	ldr	r0, [pc, #84]	; (80114ec <pbuf_copy+0x190>)
 8011498:	f008 fd1e 	bl	8019ed8 <iprintf>
 801149c:	f06f 0305 	mvn.w	r3, #5
 80114a0:	e01b      	b.n	80114da <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d013      	beq.n	80114d0 <pbuf_copy+0x174>
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	895a      	ldrh	r2, [r3, #10]
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	891b      	ldrh	r3, [r3, #8]
 80114b0:	429a      	cmp	r2, r3
 80114b2:	d10d      	bne.n	80114d0 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d009      	beq.n	80114d0 <pbuf_copy+0x174>
 80114bc:	4b09      	ldr	r3, [pc, #36]	; (80114e4 <pbuf_copy+0x188>)
 80114be:	f240 32ee 	movw	r2, #1006	; 0x3ee
 80114c2:	490e      	ldr	r1, [pc, #56]	; (80114fc <pbuf_copy+0x1a0>)
 80114c4:	4809      	ldr	r0, [pc, #36]	; (80114ec <pbuf_copy+0x190>)
 80114c6:	f008 fd07 	bl	8019ed8 <iprintf>
 80114ca:	f06f 0305 	mvn.w	r3, #5
 80114ce:	e004      	b.n	80114da <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80114d0:	683b      	ldr	r3, [r7, #0]
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	f47f af61 	bne.w	801139a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80114d8:	2300      	movs	r3, #0
}
 80114da:	4618      	mov	r0, r3
 80114dc:	3718      	adds	r7, #24
 80114de:	46bd      	mov	sp, r7
 80114e0:	bd80      	pop	{r7, pc}
 80114e2:	bf00      	nop
 80114e4:	0801d004 	.word	0x0801d004
 80114e8:	0801d2ac 	.word	0x0801d2ac
 80114ec:	0801d064 	.word	0x0801d064
 80114f0:	0801d2dc 	.word	0x0801d2dc
 80114f4:	0801d2f4 	.word	0x0801d2f4
 80114f8:	0801d310 	.word	0x0801d310
 80114fc:	0801d320 	.word	0x0801d320

08011500 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8011500:	b580      	push	{r7, lr}
 8011502:	b088      	sub	sp, #32
 8011504:	af00      	add	r7, sp, #0
 8011506:	60f8      	str	r0, [r7, #12]
 8011508:	60b9      	str	r1, [r7, #8]
 801150a:	4611      	mov	r1, r2
 801150c:	461a      	mov	r2, r3
 801150e:	460b      	mov	r3, r1
 8011510:	80fb      	strh	r3, [r7, #6]
 8011512:	4613      	mov	r3, r2
 8011514:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8011516:	2300      	movs	r3, #0
 8011518:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801151a:	2300      	movs	r3, #0
 801151c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	2b00      	cmp	r3, #0
 8011522:	d108      	bne.n	8011536 <pbuf_copy_partial+0x36>
 8011524:	4b2b      	ldr	r3, [pc, #172]	; (80115d4 <pbuf_copy_partial+0xd4>)
 8011526:	f240 420a 	movw	r2, #1034	; 0x40a
 801152a:	492b      	ldr	r1, [pc, #172]	; (80115d8 <pbuf_copy_partial+0xd8>)
 801152c:	482b      	ldr	r0, [pc, #172]	; (80115dc <pbuf_copy_partial+0xdc>)
 801152e:	f008 fcd3 	bl	8019ed8 <iprintf>
 8011532:	2300      	movs	r3, #0
 8011534:	e04a      	b.n	80115cc <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8011536:	68bb      	ldr	r3, [r7, #8]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d108      	bne.n	801154e <pbuf_copy_partial+0x4e>
 801153c:	4b25      	ldr	r3, [pc, #148]	; (80115d4 <pbuf_copy_partial+0xd4>)
 801153e:	f240 420b 	movw	r2, #1035	; 0x40b
 8011542:	4927      	ldr	r1, [pc, #156]	; (80115e0 <pbuf_copy_partial+0xe0>)
 8011544:	4825      	ldr	r0, [pc, #148]	; (80115dc <pbuf_copy_partial+0xdc>)
 8011546:	f008 fcc7 	bl	8019ed8 <iprintf>
 801154a:	2300      	movs	r3, #0
 801154c:	e03e      	b.n	80115cc <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	61fb      	str	r3, [r7, #28]
 8011552:	e034      	b.n	80115be <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8011554:	88bb      	ldrh	r3, [r7, #4]
 8011556:	2b00      	cmp	r3, #0
 8011558:	d00a      	beq.n	8011570 <pbuf_copy_partial+0x70>
 801155a:	69fb      	ldr	r3, [r7, #28]
 801155c:	895b      	ldrh	r3, [r3, #10]
 801155e:	88ba      	ldrh	r2, [r7, #4]
 8011560:	429a      	cmp	r2, r3
 8011562:	d305      	bcc.n	8011570 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8011564:	69fb      	ldr	r3, [r7, #28]
 8011566:	895b      	ldrh	r3, [r3, #10]
 8011568:	88ba      	ldrh	r2, [r7, #4]
 801156a:	1ad3      	subs	r3, r2, r3
 801156c:	80bb      	strh	r3, [r7, #4]
 801156e:	e023      	b.n	80115b8 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8011570:	69fb      	ldr	r3, [r7, #28]
 8011572:	895a      	ldrh	r2, [r3, #10]
 8011574:	88bb      	ldrh	r3, [r7, #4]
 8011576:	1ad3      	subs	r3, r2, r3
 8011578:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801157a:	8b3a      	ldrh	r2, [r7, #24]
 801157c:	88fb      	ldrh	r3, [r7, #6]
 801157e:	429a      	cmp	r2, r3
 8011580:	d901      	bls.n	8011586 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8011582:	88fb      	ldrh	r3, [r7, #6]
 8011584:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8011586:	8b7b      	ldrh	r3, [r7, #26]
 8011588:	68ba      	ldr	r2, [r7, #8]
 801158a:	18d0      	adds	r0, r2, r3
 801158c:	69fb      	ldr	r3, [r7, #28]
 801158e:	685a      	ldr	r2, [r3, #4]
 8011590:	88bb      	ldrh	r3, [r7, #4]
 8011592:	4413      	add	r3, r2
 8011594:	8b3a      	ldrh	r2, [r7, #24]
 8011596:	4619      	mov	r1, r3
 8011598:	f008 fe6d 	bl	801a276 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801159c:	8afa      	ldrh	r2, [r7, #22]
 801159e:	8b3b      	ldrh	r3, [r7, #24]
 80115a0:	4413      	add	r3, r2
 80115a2:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80115a4:	8b7a      	ldrh	r2, [r7, #26]
 80115a6:	8b3b      	ldrh	r3, [r7, #24]
 80115a8:	4413      	add	r3, r2
 80115aa:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80115ac:	88fa      	ldrh	r2, [r7, #6]
 80115ae:	8b3b      	ldrh	r3, [r7, #24]
 80115b0:	1ad3      	subs	r3, r2, r3
 80115b2:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80115b4:	2300      	movs	r3, #0
 80115b6:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80115b8:	69fb      	ldr	r3, [r7, #28]
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	61fb      	str	r3, [r7, #28]
 80115be:	88fb      	ldrh	r3, [r7, #6]
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d002      	beq.n	80115ca <pbuf_copy_partial+0xca>
 80115c4:	69fb      	ldr	r3, [r7, #28]
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	d1c4      	bne.n	8011554 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80115ca:	8afb      	ldrh	r3, [r7, #22]
}
 80115cc:	4618      	mov	r0, r3
 80115ce:	3720      	adds	r7, #32
 80115d0:	46bd      	mov	sp, r7
 80115d2:	bd80      	pop	{r7, pc}
 80115d4:	0801d004 	.word	0x0801d004
 80115d8:	0801d34c 	.word	0x0801d34c
 80115dc:	0801d064 	.word	0x0801d064
 80115e0:	0801d36c 	.word	0x0801d36c

080115e4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80115e4:	b580      	push	{r7, lr}
 80115e6:	b084      	sub	sp, #16
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	4603      	mov	r3, r0
 80115ec:	603a      	str	r2, [r7, #0]
 80115ee:	71fb      	strb	r3, [r7, #7]
 80115f0:	460b      	mov	r3, r1
 80115f2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80115f4:	683b      	ldr	r3, [r7, #0]
 80115f6:	8919      	ldrh	r1, [r3, #8]
 80115f8:	88ba      	ldrh	r2, [r7, #4]
 80115fa:	79fb      	ldrb	r3, [r7, #7]
 80115fc:	4618      	mov	r0, r3
 80115fe:	f7ff fab1 	bl	8010b64 <pbuf_alloc>
 8011602:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d101      	bne.n	801160e <pbuf_clone+0x2a>
    return NULL;
 801160a:	2300      	movs	r3, #0
 801160c:	e011      	b.n	8011632 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 801160e:	6839      	ldr	r1, [r7, #0]
 8011610:	68f8      	ldr	r0, [r7, #12]
 8011612:	f7ff fea3 	bl	801135c <pbuf_copy>
 8011616:	4603      	mov	r3, r0
 8011618:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801161a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801161e:	2b00      	cmp	r3, #0
 8011620:	d006      	beq.n	8011630 <pbuf_clone+0x4c>
 8011622:	4b06      	ldr	r3, [pc, #24]	; (801163c <pbuf_clone+0x58>)
 8011624:	f240 5224 	movw	r2, #1316	; 0x524
 8011628:	4905      	ldr	r1, [pc, #20]	; (8011640 <pbuf_clone+0x5c>)
 801162a:	4806      	ldr	r0, [pc, #24]	; (8011644 <pbuf_clone+0x60>)
 801162c:	f008 fc54 	bl	8019ed8 <iprintf>
  return q;
 8011630:	68fb      	ldr	r3, [r7, #12]
}
 8011632:	4618      	mov	r0, r3
 8011634:	3710      	adds	r7, #16
 8011636:	46bd      	mov	sp, r7
 8011638:	bd80      	pop	{r7, pc}
 801163a:	bf00      	nop
 801163c:	0801d004 	.word	0x0801d004
 8011640:	0801d478 	.word	0x0801d478
 8011644:	0801d064 	.word	0x0801d064

08011648 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801164c:	f007 ff0a 	bl	8019464 <rand>
 8011650:	4603      	mov	r3, r0
 8011652:	b29b      	uxth	r3, r3
 8011654:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011658:	b29b      	uxth	r3, r3
 801165a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801165e:	b29a      	uxth	r2, r3
 8011660:	4b01      	ldr	r3, [pc, #4]	; (8011668 <tcp_init+0x20>)
 8011662:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8011664:	bf00      	nop
 8011666:	bd80      	pop	{r7, pc}
 8011668:	20000058 	.word	0x20000058

0801166c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 801166c:	b580      	push	{r7, lr}
 801166e:	b082      	sub	sp, #8
 8011670:	af00      	add	r7, sp, #0
 8011672:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	7d1b      	ldrb	r3, [r3, #20]
 8011678:	2b01      	cmp	r3, #1
 801167a:	d105      	bne.n	8011688 <tcp_free+0x1c>
 801167c:	4b06      	ldr	r3, [pc, #24]	; (8011698 <tcp_free+0x2c>)
 801167e:	22d4      	movs	r2, #212	; 0xd4
 8011680:	4906      	ldr	r1, [pc, #24]	; (801169c <tcp_free+0x30>)
 8011682:	4807      	ldr	r0, [pc, #28]	; (80116a0 <tcp_free+0x34>)
 8011684:	f008 fc28 	bl	8019ed8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8011688:	6879      	ldr	r1, [r7, #4]
 801168a:	2001      	movs	r0, #1
 801168c:	f7fe fef8 	bl	8010480 <memp_free>
}
 8011690:	bf00      	nop
 8011692:	3708      	adds	r7, #8
 8011694:	46bd      	mov	sp, r7
 8011696:	bd80      	pop	{r7, pc}
 8011698:	0801d504 	.word	0x0801d504
 801169c:	0801d534 	.word	0x0801d534
 80116a0:	0801d548 	.word	0x0801d548

080116a4 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80116a4:	b580      	push	{r7, lr}
 80116a6:	b082      	sub	sp, #8
 80116a8:	af00      	add	r7, sp, #0
 80116aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	7d1b      	ldrb	r3, [r3, #20]
 80116b0:	2b01      	cmp	r3, #1
 80116b2:	d105      	bne.n	80116c0 <tcp_free_listen+0x1c>
 80116b4:	4b06      	ldr	r3, [pc, #24]	; (80116d0 <tcp_free_listen+0x2c>)
 80116b6:	22df      	movs	r2, #223	; 0xdf
 80116b8:	4906      	ldr	r1, [pc, #24]	; (80116d4 <tcp_free_listen+0x30>)
 80116ba:	4807      	ldr	r0, [pc, #28]	; (80116d8 <tcp_free_listen+0x34>)
 80116bc:	f008 fc0c 	bl	8019ed8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80116c0:	6879      	ldr	r1, [r7, #4]
 80116c2:	2002      	movs	r0, #2
 80116c4:	f7fe fedc 	bl	8010480 <memp_free>
}
 80116c8:	bf00      	nop
 80116ca:	3708      	adds	r7, #8
 80116cc:	46bd      	mov	sp, r7
 80116ce:	bd80      	pop	{r7, pc}
 80116d0:	0801d504 	.word	0x0801d504
 80116d4:	0801d570 	.word	0x0801d570
 80116d8:	0801d548 	.word	0x0801d548

080116dc <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80116dc:	b580      	push	{r7, lr}
 80116de:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80116e0:	f000 fea4 	bl	801242c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80116e4:	4b07      	ldr	r3, [pc, #28]	; (8011704 <tcp_tmr+0x28>)
 80116e6:	781b      	ldrb	r3, [r3, #0]
 80116e8:	3301      	adds	r3, #1
 80116ea:	b2da      	uxtb	r2, r3
 80116ec:	4b05      	ldr	r3, [pc, #20]	; (8011704 <tcp_tmr+0x28>)
 80116ee:	701a      	strb	r2, [r3, #0]
 80116f0:	4b04      	ldr	r3, [pc, #16]	; (8011704 <tcp_tmr+0x28>)
 80116f2:	781b      	ldrb	r3, [r3, #0]
 80116f4:	f003 0301 	and.w	r3, r3, #1
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d001      	beq.n	8011700 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80116fc:	f000 fb56 	bl	8011dac <tcp_slowtmr>
  }
}
 8011700:	bf00      	nop
 8011702:	bd80      	pop	{r7, pc}
 8011704:	200070d1 	.word	0x200070d1

08011708 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8011708:	b580      	push	{r7, lr}
 801170a:	b084      	sub	sp, #16
 801170c:	af00      	add	r7, sp, #0
 801170e:	6078      	str	r0, [r7, #4]
 8011710:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8011712:	683b      	ldr	r3, [r7, #0]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d105      	bne.n	8011724 <tcp_remove_listener+0x1c>
 8011718:	4b0d      	ldr	r3, [pc, #52]	; (8011750 <tcp_remove_listener+0x48>)
 801171a:	22ff      	movs	r2, #255	; 0xff
 801171c:	490d      	ldr	r1, [pc, #52]	; (8011754 <tcp_remove_listener+0x4c>)
 801171e:	480e      	ldr	r0, [pc, #56]	; (8011758 <tcp_remove_listener+0x50>)
 8011720:	f008 fbda 	bl	8019ed8 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	60fb      	str	r3, [r7, #12]
 8011728:	e00a      	b.n	8011740 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801172e:	683a      	ldr	r2, [r7, #0]
 8011730:	429a      	cmp	r2, r3
 8011732:	d102      	bne.n	801173a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	2200      	movs	r2, #0
 8011738:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	68db      	ldr	r3, [r3, #12]
 801173e:	60fb      	str	r3, [r7, #12]
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	2b00      	cmp	r3, #0
 8011744:	d1f1      	bne.n	801172a <tcp_remove_listener+0x22>
    }
  }
}
 8011746:	bf00      	nop
 8011748:	bf00      	nop
 801174a:	3710      	adds	r7, #16
 801174c:	46bd      	mov	sp, r7
 801174e:	bd80      	pop	{r7, pc}
 8011750:	0801d504 	.word	0x0801d504
 8011754:	0801d58c 	.word	0x0801d58c
 8011758:	0801d548 	.word	0x0801d548

0801175c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b084      	sub	sp, #16
 8011760:	af00      	add	r7, sp, #0
 8011762:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	2b00      	cmp	r3, #0
 8011768:	d106      	bne.n	8011778 <tcp_listen_closed+0x1c>
 801176a:	4b14      	ldr	r3, [pc, #80]	; (80117bc <tcp_listen_closed+0x60>)
 801176c:	f240 1211 	movw	r2, #273	; 0x111
 8011770:	4913      	ldr	r1, [pc, #76]	; (80117c0 <tcp_listen_closed+0x64>)
 8011772:	4814      	ldr	r0, [pc, #80]	; (80117c4 <tcp_listen_closed+0x68>)
 8011774:	f008 fbb0 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	7d1b      	ldrb	r3, [r3, #20]
 801177c:	2b01      	cmp	r3, #1
 801177e:	d006      	beq.n	801178e <tcp_listen_closed+0x32>
 8011780:	4b0e      	ldr	r3, [pc, #56]	; (80117bc <tcp_listen_closed+0x60>)
 8011782:	f44f 7289 	mov.w	r2, #274	; 0x112
 8011786:	4910      	ldr	r1, [pc, #64]	; (80117c8 <tcp_listen_closed+0x6c>)
 8011788:	480e      	ldr	r0, [pc, #56]	; (80117c4 <tcp_listen_closed+0x68>)
 801178a:	f008 fba5 	bl	8019ed8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801178e:	2301      	movs	r3, #1
 8011790:	60fb      	str	r3, [r7, #12]
 8011792:	e00b      	b.n	80117ac <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8011794:	4a0d      	ldr	r2, [pc, #52]	; (80117cc <tcp_listen_closed+0x70>)
 8011796:	68fb      	ldr	r3, [r7, #12]
 8011798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	6879      	ldr	r1, [r7, #4]
 80117a0:	4618      	mov	r0, r3
 80117a2:	f7ff ffb1 	bl	8011708 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	3301      	adds	r3, #1
 80117aa:	60fb      	str	r3, [r7, #12]
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	2b03      	cmp	r3, #3
 80117b0:	d9f0      	bls.n	8011794 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80117b2:	bf00      	nop
 80117b4:	bf00      	nop
 80117b6:	3710      	adds	r7, #16
 80117b8:	46bd      	mov	sp, r7
 80117ba:	bd80      	pop	{r7, pc}
 80117bc:	0801d504 	.word	0x0801d504
 80117c0:	0801d5b4 	.word	0x0801d5b4
 80117c4:	0801d548 	.word	0x0801d548
 80117c8:	0801d5c0 	.word	0x0801d5c0
 80117cc:	0801f524 	.word	0x0801f524

080117d0 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80117d0:	b5b0      	push	{r4, r5, r7, lr}
 80117d2:	b088      	sub	sp, #32
 80117d4:	af04      	add	r7, sp, #16
 80117d6:	6078      	str	r0, [r7, #4]
 80117d8:	460b      	mov	r3, r1
 80117da:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d106      	bne.n	80117f0 <tcp_close_shutdown+0x20>
 80117e2:	4b63      	ldr	r3, [pc, #396]	; (8011970 <tcp_close_shutdown+0x1a0>)
 80117e4:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80117e8:	4962      	ldr	r1, [pc, #392]	; (8011974 <tcp_close_shutdown+0x1a4>)
 80117ea:	4863      	ldr	r0, [pc, #396]	; (8011978 <tcp_close_shutdown+0x1a8>)
 80117ec:	f008 fb74 	bl	8019ed8 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80117f0:	78fb      	ldrb	r3, [r7, #3]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d067      	beq.n	80118c6 <tcp_close_shutdown+0xf6>
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	7d1b      	ldrb	r3, [r3, #20]
 80117fa:	2b04      	cmp	r3, #4
 80117fc:	d003      	beq.n	8011806 <tcp_close_shutdown+0x36>
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	7d1b      	ldrb	r3, [r3, #20]
 8011802:	2b07      	cmp	r3, #7
 8011804:	d15f      	bne.n	80118c6 <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801180a:	2b00      	cmp	r3, #0
 801180c:	d105      	bne.n	801181a <tcp_close_shutdown+0x4a>
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011812:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8011816:	4293      	cmp	r3, r2
 8011818:	d055      	beq.n	80118c6 <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	8b5b      	ldrh	r3, [r3, #26]
 801181e:	f003 0310 	and.w	r3, r3, #16
 8011822:	2b00      	cmp	r3, #0
 8011824:	d106      	bne.n	8011834 <tcp_close_shutdown+0x64>
 8011826:	4b52      	ldr	r3, [pc, #328]	; (8011970 <tcp_close_shutdown+0x1a0>)
 8011828:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801182c:	4953      	ldr	r1, [pc, #332]	; (801197c <tcp_close_shutdown+0x1ac>)
 801182e:	4852      	ldr	r0, [pc, #328]	; (8011978 <tcp_close_shutdown+0x1a8>)
 8011830:	f008 fb52 	bl	8019ed8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801183c:	687d      	ldr	r5, [r7, #4]
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	3304      	adds	r3, #4
 8011842:	687a      	ldr	r2, [r7, #4]
 8011844:	8ad2      	ldrh	r2, [r2, #22]
 8011846:	6879      	ldr	r1, [r7, #4]
 8011848:	8b09      	ldrh	r1, [r1, #24]
 801184a:	9102      	str	r1, [sp, #8]
 801184c:	9201      	str	r2, [sp, #4]
 801184e:	9300      	str	r3, [sp, #0]
 8011850:	462b      	mov	r3, r5
 8011852:	4622      	mov	r2, r4
 8011854:	4601      	mov	r1, r0
 8011856:	6878      	ldr	r0, [r7, #4]
 8011858:	f004 fe94 	bl	8016584 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 801185c:	6878      	ldr	r0, [r7, #4]
 801185e:	f001 f8c9 	bl	80129f4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8011862:	4b47      	ldr	r3, [pc, #284]	; (8011980 <tcp_close_shutdown+0x1b0>)
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	687a      	ldr	r2, [r7, #4]
 8011868:	429a      	cmp	r2, r3
 801186a:	d105      	bne.n	8011878 <tcp_close_shutdown+0xa8>
 801186c:	4b44      	ldr	r3, [pc, #272]	; (8011980 <tcp_close_shutdown+0x1b0>)
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	68db      	ldr	r3, [r3, #12]
 8011872:	4a43      	ldr	r2, [pc, #268]	; (8011980 <tcp_close_shutdown+0x1b0>)
 8011874:	6013      	str	r3, [r2, #0]
 8011876:	e013      	b.n	80118a0 <tcp_close_shutdown+0xd0>
 8011878:	4b41      	ldr	r3, [pc, #260]	; (8011980 <tcp_close_shutdown+0x1b0>)
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	60fb      	str	r3, [r7, #12]
 801187e:	e00c      	b.n	801189a <tcp_close_shutdown+0xca>
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	68db      	ldr	r3, [r3, #12]
 8011884:	687a      	ldr	r2, [r7, #4]
 8011886:	429a      	cmp	r2, r3
 8011888:	d104      	bne.n	8011894 <tcp_close_shutdown+0xc4>
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	68da      	ldr	r2, [r3, #12]
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	60da      	str	r2, [r3, #12]
 8011892:	e005      	b.n	80118a0 <tcp_close_shutdown+0xd0>
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	68db      	ldr	r3, [r3, #12]
 8011898:	60fb      	str	r3, [r7, #12]
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	2b00      	cmp	r3, #0
 801189e:	d1ef      	bne.n	8011880 <tcp_close_shutdown+0xb0>
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	2200      	movs	r2, #0
 80118a4:	60da      	str	r2, [r3, #12]
 80118a6:	4b37      	ldr	r3, [pc, #220]	; (8011984 <tcp_close_shutdown+0x1b4>)
 80118a8:	2201      	movs	r2, #1
 80118aa:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80118ac:	4b36      	ldr	r3, [pc, #216]	; (8011988 <tcp_close_shutdown+0x1b8>)
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	687a      	ldr	r2, [r7, #4]
 80118b2:	429a      	cmp	r2, r3
 80118b4:	d102      	bne.n	80118bc <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80118b6:	f003 fd61 	bl	801537c <tcp_trigger_input_pcb_close>
 80118ba:	e002      	b.n	80118c2 <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 80118bc:	6878      	ldr	r0, [r7, #4]
 80118be:	f7ff fed5 	bl	801166c <tcp_free>
      }
      return ERR_OK;
 80118c2:	2300      	movs	r3, #0
 80118c4:	e050      	b.n	8011968 <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	7d1b      	ldrb	r3, [r3, #20]
 80118ca:	2b02      	cmp	r3, #2
 80118cc:	d03b      	beq.n	8011946 <tcp_close_shutdown+0x176>
 80118ce:	2b02      	cmp	r3, #2
 80118d0:	dc44      	bgt.n	801195c <tcp_close_shutdown+0x18c>
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d002      	beq.n	80118dc <tcp_close_shutdown+0x10c>
 80118d6:	2b01      	cmp	r3, #1
 80118d8:	d02a      	beq.n	8011930 <tcp_close_shutdown+0x160>
 80118da:	e03f      	b.n	801195c <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	8adb      	ldrh	r3, [r3, #22]
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d021      	beq.n	8011928 <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80118e4:	4b29      	ldr	r3, [pc, #164]	; (801198c <tcp_close_shutdown+0x1bc>)
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	687a      	ldr	r2, [r7, #4]
 80118ea:	429a      	cmp	r2, r3
 80118ec:	d105      	bne.n	80118fa <tcp_close_shutdown+0x12a>
 80118ee:	4b27      	ldr	r3, [pc, #156]	; (801198c <tcp_close_shutdown+0x1bc>)
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	68db      	ldr	r3, [r3, #12]
 80118f4:	4a25      	ldr	r2, [pc, #148]	; (801198c <tcp_close_shutdown+0x1bc>)
 80118f6:	6013      	str	r3, [r2, #0]
 80118f8:	e013      	b.n	8011922 <tcp_close_shutdown+0x152>
 80118fa:	4b24      	ldr	r3, [pc, #144]	; (801198c <tcp_close_shutdown+0x1bc>)
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	60bb      	str	r3, [r7, #8]
 8011900:	e00c      	b.n	801191c <tcp_close_shutdown+0x14c>
 8011902:	68bb      	ldr	r3, [r7, #8]
 8011904:	68db      	ldr	r3, [r3, #12]
 8011906:	687a      	ldr	r2, [r7, #4]
 8011908:	429a      	cmp	r2, r3
 801190a:	d104      	bne.n	8011916 <tcp_close_shutdown+0x146>
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	68da      	ldr	r2, [r3, #12]
 8011910:	68bb      	ldr	r3, [r7, #8]
 8011912:	60da      	str	r2, [r3, #12]
 8011914:	e005      	b.n	8011922 <tcp_close_shutdown+0x152>
 8011916:	68bb      	ldr	r3, [r7, #8]
 8011918:	68db      	ldr	r3, [r3, #12]
 801191a:	60bb      	str	r3, [r7, #8]
 801191c:	68bb      	ldr	r3, [r7, #8]
 801191e:	2b00      	cmp	r3, #0
 8011920:	d1ef      	bne.n	8011902 <tcp_close_shutdown+0x132>
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	2200      	movs	r2, #0
 8011926:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8011928:	6878      	ldr	r0, [r7, #4]
 801192a:	f7ff fe9f 	bl	801166c <tcp_free>
      break;
 801192e:	e01a      	b.n	8011966 <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 8011930:	6878      	ldr	r0, [r7, #4]
 8011932:	f7ff ff13 	bl	801175c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8011936:	6879      	ldr	r1, [r7, #4]
 8011938:	4815      	ldr	r0, [pc, #84]	; (8011990 <tcp_close_shutdown+0x1c0>)
 801193a:	f001 f8ab 	bl	8012a94 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801193e:	6878      	ldr	r0, [r7, #4]
 8011940:	f7ff feb0 	bl	80116a4 <tcp_free_listen>
      break;
 8011944:	e00f      	b.n	8011966 <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011946:	6879      	ldr	r1, [r7, #4]
 8011948:	480d      	ldr	r0, [pc, #52]	; (8011980 <tcp_close_shutdown+0x1b0>)
 801194a:	f001 f8a3 	bl	8012a94 <tcp_pcb_remove>
 801194e:	4b0d      	ldr	r3, [pc, #52]	; (8011984 <tcp_close_shutdown+0x1b4>)
 8011950:	2201      	movs	r2, #1
 8011952:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8011954:	6878      	ldr	r0, [r7, #4]
 8011956:	f7ff fe89 	bl	801166c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 801195a:	e004      	b.n	8011966 <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 801195c:	6878      	ldr	r0, [r7, #4]
 801195e:	f000 f819 	bl	8011994 <tcp_close_shutdown_fin>
 8011962:	4603      	mov	r3, r0
 8011964:	e000      	b.n	8011968 <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 8011966:	2300      	movs	r3, #0
}
 8011968:	4618      	mov	r0, r3
 801196a:	3710      	adds	r7, #16
 801196c:	46bd      	mov	sp, r7
 801196e:	bdb0      	pop	{r4, r5, r7, pc}
 8011970:	0801d504 	.word	0x0801d504
 8011974:	0801d5d8 	.word	0x0801d5d8
 8011978:	0801d548 	.word	0x0801d548
 801197c:	0801d5f8 	.word	0x0801d5f8
 8011980:	200070c8 	.word	0x200070c8
 8011984:	200070d0 	.word	0x200070d0
 8011988:	20007108 	.word	0x20007108
 801198c:	200070c0 	.word	0x200070c0
 8011990:	200070c4 	.word	0x200070c4

08011994 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b084      	sub	sp, #16
 8011998:	af00      	add	r7, sp, #0
 801199a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d106      	bne.n	80119b0 <tcp_close_shutdown_fin+0x1c>
 80119a2:	4b2e      	ldr	r3, [pc, #184]	; (8011a5c <tcp_close_shutdown_fin+0xc8>)
 80119a4:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80119a8:	492d      	ldr	r1, [pc, #180]	; (8011a60 <tcp_close_shutdown_fin+0xcc>)
 80119aa:	482e      	ldr	r0, [pc, #184]	; (8011a64 <tcp_close_shutdown_fin+0xd0>)
 80119ac:	f008 fa94 	bl	8019ed8 <iprintf>

  switch (pcb->state) {
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	7d1b      	ldrb	r3, [r3, #20]
 80119b4:	2b07      	cmp	r3, #7
 80119b6:	d020      	beq.n	80119fa <tcp_close_shutdown_fin+0x66>
 80119b8:	2b07      	cmp	r3, #7
 80119ba:	dc2b      	bgt.n	8011a14 <tcp_close_shutdown_fin+0x80>
 80119bc:	2b03      	cmp	r3, #3
 80119be:	d002      	beq.n	80119c6 <tcp_close_shutdown_fin+0x32>
 80119c0:	2b04      	cmp	r3, #4
 80119c2:	d00d      	beq.n	80119e0 <tcp_close_shutdown_fin+0x4c>
 80119c4:	e026      	b.n	8011a14 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80119c6:	6878      	ldr	r0, [r7, #4]
 80119c8:	f003 feea 	bl	80157a0 <tcp_send_fin>
 80119cc:	4603      	mov	r3, r0
 80119ce:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80119d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d11f      	bne.n	8011a18 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	2205      	movs	r2, #5
 80119dc:	751a      	strb	r2, [r3, #20]
      }
      break;
 80119de:	e01b      	b.n	8011a18 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80119e0:	6878      	ldr	r0, [r7, #4]
 80119e2:	f003 fedd 	bl	80157a0 <tcp_send_fin>
 80119e6:	4603      	mov	r3, r0
 80119e8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80119ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d114      	bne.n	8011a1c <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	2205      	movs	r2, #5
 80119f6:	751a      	strb	r2, [r3, #20]
      }
      break;
 80119f8:	e010      	b.n	8011a1c <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80119fa:	6878      	ldr	r0, [r7, #4]
 80119fc:	f003 fed0 	bl	80157a0 <tcp_send_fin>
 8011a00:	4603      	mov	r3, r0
 8011a02:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011a04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d109      	bne.n	8011a20 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	2209      	movs	r2, #9
 8011a10:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011a12:	e005      	b.n	8011a20 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8011a14:	2300      	movs	r3, #0
 8011a16:	e01c      	b.n	8011a52 <tcp_close_shutdown_fin+0xbe>
      break;
 8011a18:	bf00      	nop
 8011a1a:	e002      	b.n	8011a22 <tcp_close_shutdown_fin+0x8e>
      break;
 8011a1c:	bf00      	nop
 8011a1e:	e000      	b.n	8011a22 <tcp_close_shutdown_fin+0x8e>
      break;
 8011a20:	bf00      	nop
  }

  if (err == ERR_OK) {
 8011a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d103      	bne.n	8011a32 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011a2a:	6878      	ldr	r0, [r7, #4]
 8011a2c:	f003 fff6 	bl	8015a1c <tcp_output>
 8011a30:	e00d      	b.n	8011a4e <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8011a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a3a:	d108      	bne.n	8011a4e <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	8b5b      	ldrh	r3, [r3, #26]
 8011a40:	f043 0308 	orr.w	r3, r3, #8
 8011a44:	b29a      	uxth	r2, r3
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	e001      	b.n	8011a52 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8011a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011a52:	4618      	mov	r0, r3
 8011a54:	3710      	adds	r7, #16
 8011a56:	46bd      	mov	sp, r7
 8011a58:	bd80      	pop	{r7, pc}
 8011a5a:	bf00      	nop
 8011a5c:	0801d504 	.word	0x0801d504
 8011a60:	0801d5b4 	.word	0x0801d5b4
 8011a64:	0801d548 	.word	0x0801d548

08011a68 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b082      	sub	sp, #8
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d109      	bne.n	8011a8a <tcp_close+0x22>
 8011a76:	4b0f      	ldr	r3, [pc, #60]	; (8011ab4 <tcp_close+0x4c>)
 8011a78:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8011a7c:	490e      	ldr	r1, [pc, #56]	; (8011ab8 <tcp_close+0x50>)
 8011a7e:	480f      	ldr	r0, [pc, #60]	; (8011abc <tcp_close+0x54>)
 8011a80:	f008 fa2a 	bl	8019ed8 <iprintf>
 8011a84:	f06f 030f 	mvn.w	r3, #15
 8011a88:	e00f      	b.n	8011aaa <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	7d1b      	ldrb	r3, [r3, #20]
 8011a8e:	2b01      	cmp	r3, #1
 8011a90:	d006      	beq.n	8011aa0 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	8b5b      	ldrh	r3, [r3, #26]
 8011a96:	f043 0310 	orr.w	r3, r3, #16
 8011a9a:	b29a      	uxth	r2, r3
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8011aa0:	2101      	movs	r1, #1
 8011aa2:	6878      	ldr	r0, [r7, #4]
 8011aa4:	f7ff fe94 	bl	80117d0 <tcp_close_shutdown>
 8011aa8:	4603      	mov	r3, r0
}
 8011aaa:	4618      	mov	r0, r3
 8011aac:	3708      	adds	r7, #8
 8011aae:	46bd      	mov	sp, r7
 8011ab0:	bd80      	pop	{r7, pc}
 8011ab2:	bf00      	nop
 8011ab4:	0801d504 	.word	0x0801d504
 8011ab8:	0801d614 	.word	0x0801d614
 8011abc:	0801d548 	.word	0x0801d548

08011ac0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b08e      	sub	sp, #56	; 0x38
 8011ac4:	af04      	add	r7, sp, #16
 8011ac6:	6078      	str	r0, [r7, #4]
 8011ac8:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d107      	bne.n	8011ae0 <tcp_abandon+0x20>
 8011ad0:	4b52      	ldr	r3, [pc, #328]	; (8011c1c <tcp_abandon+0x15c>)
 8011ad2:	f240 223d 	movw	r2, #573	; 0x23d
 8011ad6:	4952      	ldr	r1, [pc, #328]	; (8011c20 <tcp_abandon+0x160>)
 8011ad8:	4852      	ldr	r0, [pc, #328]	; (8011c24 <tcp_abandon+0x164>)
 8011ada:	f008 f9fd 	bl	8019ed8 <iprintf>
 8011ade:	e099      	b.n	8011c14 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	7d1b      	ldrb	r3, [r3, #20]
 8011ae4:	2b01      	cmp	r3, #1
 8011ae6:	d106      	bne.n	8011af6 <tcp_abandon+0x36>
 8011ae8:	4b4c      	ldr	r3, [pc, #304]	; (8011c1c <tcp_abandon+0x15c>)
 8011aea:	f44f 7210 	mov.w	r2, #576	; 0x240
 8011aee:	494e      	ldr	r1, [pc, #312]	; (8011c28 <tcp_abandon+0x168>)
 8011af0:	484c      	ldr	r0, [pc, #304]	; (8011c24 <tcp_abandon+0x164>)
 8011af2:	f008 f9f1 	bl	8019ed8 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	7d1b      	ldrb	r3, [r3, #20]
 8011afa:	2b0a      	cmp	r3, #10
 8011afc:	d107      	bne.n	8011b0e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8011afe:	6879      	ldr	r1, [r7, #4]
 8011b00:	484a      	ldr	r0, [pc, #296]	; (8011c2c <tcp_abandon+0x16c>)
 8011b02:	f000 ffc7 	bl	8012a94 <tcp_pcb_remove>
    tcp_free(pcb);
 8011b06:	6878      	ldr	r0, [r7, #4]
 8011b08:	f7ff fdb0 	bl	801166c <tcp_free>
 8011b0c:	e082      	b.n	8011c14 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8011b0e:	2300      	movs	r3, #0
 8011b10:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8011b12:	2300      	movs	r3, #0
 8011b14:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011b1a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b20:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011b28:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	691b      	ldr	r3, [r3, #16]
 8011b2e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	7d1b      	ldrb	r3, [r3, #20]
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d126      	bne.n	8011b86 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	8adb      	ldrh	r3, [r3, #22]
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d02e      	beq.n	8011b9e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011b40:	4b3b      	ldr	r3, [pc, #236]	; (8011c30 <tcp_abandon+0x170>)
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	687a      	ldr	r2, [r7, #4]
 8011b46:	429a      	cmp	r2, r3
 8011b48:	d105      	bne.n	8011b56 <tcp_abandon+0x96>
 8011b4a:	4b39      	ldr	r3, [pc, #228]	; (8011c30 <tcp_abandon+0x170>)
 8011b4c:	681b      	ldr	r3, [r3, #0]
 8011b4e:	68db      	ldr	r3, [r3, #12]
 8011b50:	4a37      	ldr	r2, [pc, #220]	; (8011c30 <tcp_abandon+0x170>)
 8011b52:	6013      	str	r3, [r2, #0]
 8011b54:	e013      	b.n	8011b7e <tcp_abandon+0xbe>
 8011b56:	4b36      	ldr	r3, [pc, #216]	; (8011c30 <tcp_abandon+0x170>)
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	61fb      	str	r3, [r7, #28]
 8011b5c:	e00c      	b.n	8011b78 <tcp_abandon+0xb8>
 8011b5e:	69fb      	ldr	r3, [r7, #28]
 8011b60:	68db      	ldr	r3, [r3, #12]
 8011b62:	687a      	ldr	r2, [r7, #4]
 8011b64:	429a      	cmp	r2, r3
 8011b66:	d104      	bne.n	8011b72 <tcp_abandon+0xb2>
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	68da      	ldr	r2, [r3, #12]
 8011b6c:	69fb      	ldr	r3, [r7, #28]
 8011b6e:	60da      	str	r2, [r3, #12]
 8011b70:	e005      	b.n	8011b7e <tcp_abandon+0xbe>
 8011b72:	69fb      	ldr	r3, [r7, #28]
 8011b74:	68db      	ldr	r3, [r3, #12]
 8011b76:	61fb      	str	r3, [r7, #28]
 8011b78:	69fb      	ldr	r3, [r7, #28]
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	d1ef      	bne.n	8011b5e <tcp_abandon+0x9e>
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	2200      	movs	r2, #0
 8011b82:	60da      	str	r2, [r3, #12]
 8011b84:	e00b      	b.n	8011b9e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8011b86:	683b      	ldr	r3, [r7, #0]
 8011b88:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	8adb      	ldrh	r3, [r3, #22]
 8011b8e:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011b90:	6879      	ldr	r1, [r7, #4]
 8011b92:	4828      	ldr	r0, [pc, #160]	; (8011c34 <tcp_abandon+0x174>)
 8011b94:	f000 ff7e 	bl	8012a94 <tcp_pcb_remove>
 8011b98:	4b27      	ldr	r3, [pc, #156]	; (8011c38 <tcp_abandon+0x178>)
 8011b9a:	2201      	movs	r2, #1
 8011b9c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d004      	beq.n	8011bb0 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011baa:	4618      	mov	r0, r3
 8011bac:	f000 fd20 	bl	80125f0 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d004      	beq.n	8011bc2 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011bbc:	4618      	mov	r0, r3
 8011bbe:	f000 fd17 	bl	80125f0 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d004      	beq.n	8011bd4 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011bce:	4618      	mov	r0, r3
 8011bd0:	f000 fd0e 	bl	80125f0 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8011bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d00e      	beq.n	8011bf8 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8011bda:	6879      	ldr	r1, [r7, #4]
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	3304      	adds	r3, #4
 8011be0:	687a      	ldr	r2, [r7, #4]
 8011be2:	8b12      	ldrh	r2, [r2, #24]
 8011be4:	9202      	str	r2, [sp, #8]
 8011be6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8011be8:	9201      	str	r2, [sp, #4]
 8011bea:	9300      	str	r3, [sp, #0]
 8011bec:	460b      	mov	r3, r1
 8011bee:	697a      	ldr	r2, [r7, #20]
 8011bf0:	69b9      	ldr	r1, [r7, #24]
 8011bf2:	6878      	ldr	r0, [r7, #4]
 8011bf4:	f004 fcc6 	bl	8016584 <tcp_rst>
    }
    last_state = pcb->state;
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	7d1b      	ldrb	r3, [r3, #20]
 8011bfc:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8011bfe:	6878      	ldr	r0, [r7, #4]
 8011c00:	f7ff fd34 	bl	801166c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8011c04:	693b      	ldr	r3, [r7, #16]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d004      	beq.n	8011c14 <tcp_abandon+0x154>
 8011c0a:	693b      	ldr	r3, [r7, #16]
 8011c0c:	f06f 010c 	mvn.w	r1, #12
 8011c10:	68f8      	ldr	r0, [r7, #12]
 8011c12:	4798      	blx	r3
  }
}
 8011c14:	3728      	adds	r7, #40	; 0x28
 8011c16:	46bd      	mov	sp, r7
 8011c18:	bd80      	pop	{r7, pc}
 8011c1a:	bf00      	nop
 8011c1c:	0801d504 	.word	0x0801d504
 8011c20:	0801d648 	.word	0x0801d648
 8011c24:	0801d548 	.word	0x0801d548
 8011c28:	0801d664 	.word	0x0801d664
 8011c2c:	200070cc 	.word	0x200070cc
 8011c30:	200070c0 	.word	0x200070c0
 8011c34:	200070c8 	.word	0x200070c8
 8011c38:	200070d0 	.word	0x200070d0

08011c3c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b082      	sub	sp, #8
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8011c44:	2101      	movs	r1, #1
 8011c46:	6878      	ldr	r0, [r7, #4]
 8011c48:	f7ff ff3a 	bl	8011ac0 <tcp_abandon>
}
 8011c4c:	bf00      	nop
 8011c4e:	3708      	adds	r7, #8
 8011c50:	46bd      	mov	sp, r7
 8011c52:	bd80      	pop	{r7, pc}

08011c54 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	b084      	sub	sp, #16
 8011c58:	af00      	add	r7, sp, #0
 8011c5a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d106      	bne.n	8011c70 <tcp_update_rcv_ann_wnd+0x1c>
 8011c62:	4b25      	ldr	r3, [pc, #148]	; (8011cf8 <tcp_update_rcv_ann_wnd+0xa4>)
 8011c64:	f240 32a6 	movw	r2, #934	; 0x3a6
 8011c68:	4924      	ldr	r1, [pc, #144]	; (8011cfc <tcp_update_rcv_ann_wnd+0xa8>)
 8011c6a:	4825      	ldr	r0, [pc, #148]	; (8011d00 <tcp_update_rcv_ann_wnd+0xac>)
 8011c6c:	f008 f934 	bl	8019ed8 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c74:	687a      	ldr	r2, [r7, #4]
 8011c76:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8011c78:	4413      	add	r3, r2
 8011c7a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c80:	687a      	ldr	r2, [r7, #4]
 8011c82:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8011c84:	f640 3168 	movw	r1, #2920	; 0xb68
 8011c88:	428a      	cmp	r2, r1
 8011c8a:	bf28      	it	cs
 8011c8c:	460a      	movcs	r2, r1
 8011c8e:	b292      	uxth	r2, r2
 8011c90:	4413      	add	r3, r2
 8011c92:	68fa      	ldr	r2, [r7, #12]
 8011c94:	1ad3      	subs	r3, r2, r3
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	db08      	blt.n	8011cac <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ca6:	68fa      	ldr	r2, [r7, #12]
 8011ca8:	1ad3      	subs	r3, r2, r3
 8011caa:	e020      	b.n	8011cee <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cb4:	1ad3      	subs	r3, r2, r3
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	dd03      	ble.n	8011cc2 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	2200      	movs	r2, #0
 8011cbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011cc0:	e014      	b.n	8011cec <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011cca:	1ad3      	subs	r3, r2, r3
 8011ccc:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8011cce:	68bb      	ldr	r3, [r7, #8]
 8011cd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011cd4:	d306      	bcc.n	8011ce4 <tcp_update_rcv_ann_wnd+0x90>
 8011cd6:	4b08      	ldr	r3, [pc, #32]	; (8011cf8 <tcp_update_rcv_ann_wnd+0xa4>)
 8011cd8:	f240 32b6 	movw	r2, #950	; 0x3b6
 8011cdc:	4909      	ldr	r1, [pc, #36]	; (8011d04 <tcp_update_rcv_ann_wnd+0xb0>)
 8011cde:	4808      	ldr	r0, [pc, #32]	; (8011d00 <tcp_update_rcv_ann_wnd+0xac>)
 8011ce0:	f008 f8fa 	bl	8019ed8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8011ce4:	68bb      	ldr	r3, [r7, #8]
 8011ce6:	b29a      	uxth	r2, r3
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8011cec:	2300      	movs	r3, #0
  }
}
 8011cee:	4618      	mov	r0, r3
 8011cf0:	3710      	adds	r7, #16
 8011cf2:	46bd      	mov	sp, r7
 8011cf4:	bd80      	pop	{r7, pc}
 8011cf6:	bf00      	nop
 8011cf8:	0801d504 	.word	0x0801d504
 8011cfc:	0801d760 	.word	0x0801d760
 8011d00:	0801d548 	.word	0x0801d548
 8011d04:	0801d784 	.word	0x0801d784

08011d08 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8011d08:	b580      	push	{r7, lr}
 8011d0a:	b084      	sub	sp, #16
 8011d0c:	af00      	add	r7, sp, #0
 8011d0e:	6078      	str	r0, [r7, #4]
 8011d10:	460b      	mov	r3, r1
 8011d12:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d107      	bne.n	8011d2a <tcp_recved+0x22>
 8011d1a:	4b20      	ldr	r3, [pc, #128]	; (8011d9c <tcp_recved+0x94>)
 8011d1c:	f240 32cf 	movw	r2, #975	; 0x3cf
 8011d20:	491f      	ldr	r1, [pc, #124]	; (8011da0 <tcp_recved+0x98>)
 8011d22:	4820      	ldr	r0, [pc, #128]	; (8011da4 <tcp_recved+0x9c>)
 8011d24:	f008 f8d8 	bl	8019ed8 <iprintf>
 8011d28:	e034      	b.n	8011d94 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	7d1b      	ldrb	r3, [r3, #20]
 8011d2e:	2b01      	cmp	r3, #1
 8011d30:	d106      	bne.n	8011d40 <tcp_recved+0x38>
 8011d32:	4b1a      	ldr	r3, [pc, #104]	; (8011d9c <tcp_recved+0x94>)
 8011d34:	f240 32d2 	movw	r2, #978	; 0x3d2
 8011d38:	491b      	ldr	r1, [pc, #108]	; (8011da8 <tcp_recved+0xa0>)
 8011d3a:	481a      	ldr	r0, [pc, #104]	; (8011da4 <tcp_recved+0x9c>)
 8011d3c:	f008 f8cc 	bl	8019ed8 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011d44:	887b      	ldrh	r3, [r7, #2]
 8011d46:	4413      	add	r3, r2
 8011d48:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8011d4a:	89fb      	ldrh	r3, [r7, #14]
 8011d4c:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8011d50:	4293      	cmp	r3, r2
 8011d52:	d804      	bhi.n	8011d5e <tcp_recved+0x56>
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011d58:	89fa      	ldrh	r2, [r7, #14]
 8011d5a:	429a      	cmp	r2, r3
 8011d5c:	d204      	bcs.n	8011d68 <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8011d64:	851a      	strh	r2, [r3, #40]	; 0x28
 8011d66:	e002      	b.n	8011d6e <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	89fa      	ldrh	r2, [r7, #14]
 8011d6c:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8011d6e:	6878      	ldr	r0, [r7, #4]
 8011d70:	f7ff ff70 	bl	8011c54 <tcp_update_rcv_ann_wnd>
 8011d74:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8011d76:	68bb      	ldr	r3, [r7, #8]
 8011d78:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8011d7c:	4293      	cmp	r3, r2
 8011d7e:	d909      	bls.n	8011d94 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	8b5b      	ldrh	r3, [r3, #26]
 8011d84:	f043 0302 	orr.w	r3, r3, #2
 8011d88:	b29a      	uxth	r2, r3
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8011d8e:	6878      	ldr	r0, [r7, #4]
 8011d90:	f003 fe44 	bl	8015a1c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8011d94:	3710      	adds	r7, #16
 8011d96:	46bd      	mov	sp, r7
 8011d98:	bd80      	pop	{r7, pc}
 8011d9a:	bf00      	nop
 8011d9c:	0801d504 	.word	0x0801d504
 8011da0:	0801d7a0 	.word	0x0801d7a0
 8011da4:	0801d548 	.word	0x0801d548
 8011da8:	0801d7b8 	.word	0x0801d7b8

08011dac <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8011dac:	b5b0      	push	{r4, r5, r7, lr}
 8011dae:	b090      	sub	sp, #64	; 0x40
 8011db0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8011db2:	2300      	movs	r3, #0
 8011db4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8011db8:	4b94      	ldr	r3, [pc, #592]	; (801200c <tcp_slowtmr+0x260>)
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	3301      	adds	r3, #1
 8011dbe:	4a93      	ldr	r2, [pc, #588]	; (801200c <tcp_slowtmr+0x260>)
 8011dc0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8011dc2:	4b93      	ldr	r3, [pc, #588]	; (8012010 <tcp_slowtmr+0x264>)
 8011dc4:	781b      	ldrb	r3, [r3, #0]
 8011dc6:	3301      	adds	r3, #1
 8011dc8:	b2da      	uxtb	r2, r3
 8011dca:	4b91      	ldr	r3, [pc, #580]	; (8012010 <tcp_slowtmr+0x264>)
 8011dcc:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8011dce:	2300      	movs	r3, #0
 8011dd0:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8011dd2:	4b90      	ldr	r3, [pc, #576]	; (8012014 <tcp_slowtmr+0x268>)
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8011dd8:	e29d      	b.n	8012316 <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8011dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ddc:	7d1b      	ldrb	r3, [r3, #20]
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d106      	bne.n	8011df0 <tcp_slowtmr+0x44>
 8011de2:	4b8d      	ldr	r3, [pc, #564]	; (8012018 <tcp_slowtmr+0x26c>)
 8011de4:	f240 42be 	movw	r2, #1214	; 0x4be
 8011de8:	498c      	ldr	r1, [pc, #560]	; (801201c <tcp_slowtmr+0x270>)
 8011dea:	488d      	ldr	r0, [pc, #564]	; (8012020 <tcp_slowtmr+0x274>)
 8011dec:	f008 f874 	bl	8019ed8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8011df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011df2:	7d1b      	ldrb	r3, [r3, #20]
 8011df4:	2b01      	cmp	r3, #1
 8011df6:	d106      	bne.n	8011e06 <tcp_slowtmr+0x5a>
 8011df8:	4b87      	ldr	r3, [pc, #540]	; (8012018 <tcp_slowtmr+0x26c>)
 8011dfa:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8011dfe:	4989      	ldr	r1, [pc, #548]	; (8012024 <tcp_slowtmr+0x278>)
 8011e00:	4887      	ldr	r0, [pc, #540]	; (8012020 <tcp_slowtmr+0x274>)
 8011e02:	f008 f869 	bl	8019ed8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8011e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e08:	7d1b      	ldrb	r3, [r3, #20]
 8011e0a:	2b0a      	cmp	r3, #10
 8011e0c:	d106      	bne.n	8011e1c <tcp_slowtmr+0x70>
 8011e0e:	4b82      	ldr	r3, [pc, #520]	; (8012018 <tcp_slowtmr+0x26c>)
 8011e10:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8011e14:	4984      	ldr	r1, [pc, #528]	; (8012028 <tcp_slowtmr+0x27c>)
 8011e16:	4882      	ldr	r0, [pc, #520]	; (8012020 <tcp_slowtmr+0x274>)
 8011e18:	f008 f85e 	bl	8019ed8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8011e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e1e:	7f9a      	ldrb	r2, [r3, #30]
 8011e20:	4b7b      	ldr	r3, [pc, #492]	; (8012010 <tcp_slowtmr+0x264>)
 8011e22:	781b      	ldrb	r3, [r3, #0]
 8011e24:	429a      	cmp	r2, r3
 8011e26:	d105      	bne.n	8011e34 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8011e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e2a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e2e:	68db      	ldr	r3, [r3, #12]
 8011e30:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8011e32:	e270      	b.n	8012316 <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8011e34:	4b76      	ldr	r3, [pc, #472]	; (8012010 <tcp_slowtmr+0x264>)
 8011e36:	781a      	ldrb	r2, [r3, #0]
 8011e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e3a:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8011e3c:	2300      	movs	r3, #0
 8011e3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8011e42:	2300      	movs	r3, #0
 8011e44:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8011e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e4a:	7d1b      	ldrb	r3, [r3, #20]
 8011e4c:	2b02      	cmp	r3, #2
 8011e4e:	d10a      	bne.n	8011e66 <tcp_slowtmr+0xba>
 8011e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e52:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011e56:	2b05      	cmp	r3, #5
 8011e58:	d905      	bls.n	8011e66 <tcp_slowtmr+0xba>
      ++pcb_remove;
 8011e5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011e5e:	3301      	adds	r3, #1
 8011e60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011e64:	e11e      	b.n	80120a4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8011e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e68:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011e6c:	2b0b      	cmp	r3, #11
 8011e6e:	d905      	bls.n	8011e7c <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8011e70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011e74:	3301      	adds	r3, #1
 8011e76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011e7a:	e113      	b.n	80120a4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8011e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e7e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d075      	beq.n	8011f72 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8011e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d006      	beq.n	8011e9c <tcp_slowtmr+0xf0>
 8011e8e:	4b62      	ldr	r3, [pc, #392]	; (8012018 <tcp_slowtmr+0x26c>)
 8011e90:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8011e94:	4965      	ldr	r1, [pc, #404]	; (801202c <tcp_slowtmr+0x280>)
 8011e96:	4862      	ldr	r0, [pc, #392]	; (8012020 <tcp_slowtmr+0x274>)
 8011e98:	f008 f81e 	bl	8019ed8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8011e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d106      	bne.n	8011eb2 <tcp_slowtmr+0x106>
 8011ea4:	4b5c      	ldr	r3, [pc, #368]	; (8012018 <tcp_slowtmr+0x26c>)
 8011ea6:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8011eaa:	4961      	ldr	r1, [pc, #388]	; (8012030 <tcp_slowtmr+0x284>)
 8011eac:	485c      	ldr	r0, [pc, #368]	; (8012020 <tcp_slowtmr+0x274>)
 8011eae:	f008 f813 	bl	8019ed8 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8011eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011eb4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8011eb8:	2b0b      	cmp	r3, #11
 8011eba:	d905      	bls.n	8011ec8 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8011ebc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ec0:	3301      	adds	r3, #1
 8011ec2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011ec6:	e0ed      	b.n	80120a4 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8011ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011eca:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011ece:	3b01      	subs	r3, #1
 8011ed0:	4a58      	ldr	r2, [pc, #352]	; (8012034 <tcp_slowtmr+0x288>)
 8011ed2:	5cd3      	ldrb	r3, [r2, r3]
 8011ed4:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8011ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ed8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011edc:	7c7a      	ldrb	r2, [r7, #17]
 8011ede:	429a      	cmp	r2, r3
 8011ee0:	d907      	bls.n	8011ef2 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8011ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ee4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011ee8:	3301      	adds	r3, #1
 8011eea:	b2da      	uxtb	r2, r3
 8011eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011eee:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8011ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ef4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011ef8:	7c7a      	ldrb	r2, [r7, #17]
 8011efa:	429a      	cmp	r2, r3
 8011efc:	f200 80d2 	bhi.w	80120a4 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8011f00:	2301      	movs	r3, #1
 8011f02:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8011f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d108      	bne.n	8011f20 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8011f0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011f10:	f004 fc2c 	bl	801676c <tcp_zero_window_probe>
 8011f14:	4603      	mov	r3, r0
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d014      	beq.n	8011f44 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8011f1a:	2300      	movs	r3, #0
 8011f1c:	623b      	str	r3, [r7, #32]
 8011f1e:	e011      	b.n	8011f44 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8011f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011f26:	4619      	mov	r1, r3
 8011f28:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011f2a:	f003 faf1 	bl	8015510 <tcp_split_unsent_seg>
 8011f2e:	4603      	mov	r3, r0
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d107      	bne.n	8011f44 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8011f34:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011f36:	f003 fd71 	bl	8015a1c <tcp_output>
 8011f3a:	4603      	mov	r3, r0
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d101      	bne.n	8011f44 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8011f40:	2300      	movs	r3, #0
 8011f42:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8011f44:	6a3b      	ldr	r3, [r7, #32]
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	f000 80ac 	beq.w	80120a4 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8011f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f4e:	2200      	movs	r2, #0
 8011f50:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8011f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f56:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011f5a:	2b06      	cmp	r3, #6
 8011f5c:	f200 80a2 	bhi.w	80120a4 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8011f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f62:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011f66:	3301      	adds	r3, #1
 8011f68:	b2da      	uxtb	r2, r3
 8011f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f6c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8011f70:	e098      	b.n	80120a4 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8011f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f74:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	db0f      	blt.n	8011f9c <tcp_slowtmr+0x1f0>
 8011f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f7e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011f82:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011f86:	4293      	cmp	r3, r2
 8011f88:	d008      	beq.n	8011f9c <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8011f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f8c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011f90:	b29b      	uxth	r3, r3
 8011f92:	3301      	adds	r3, #1
 8011f94:	b29b      	uxth	r3, r3
 8011f96:	b21a      	sxth	r2, r3
 8011f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f9a:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8011f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f9e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8011fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fa4:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011fa8:	429a      	cmp	r2, r3
 8011faa:	db7b      	blt.n	80120a4 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8011fac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011fae:	f004 f829 	bl	8016004 <tcp_rexmit_rto_prepare>
 8011fb2:	4603      	mov	r3, r0
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d007      	beq.n	8011fc8 <tcp_slowtmr+0x21c>
 8011fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d171      	bne.n	80120a4 <tcp_slowtmr+0x2f8>
 8011fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d06d      	beq.n	80120a4 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8011fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fca:	7d1b      	ldrb	r3, [r3, #20]
 8011fcc:	2b02      	cmp	r3, #2
 8011fce:	d03a      	beq.n	8012046 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8011fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fd2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011fd6:	2b0c      	cmp	r3, #12
 8011fd8:	bf28      	it	cs
 8011fda:	230c      	movcs	r3, #12
 8011fdc:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8011fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fe0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011fe4:	10db      	asrs	r3, r3, #3
 8011fe6:	b21b      	sxth	r3, r3
 8011fe8:	461a      	mov	r2, r3
 8011fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fec:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011ff0:	4413      	add	r3, r2
 8011ff2:	7efa      	ldrb	r2, [r7, #27]
 8011ff4:	4910      	ldr	r1, [pc, #64]	; (8012038 <tcp_slowtmr+0x28c>)
 8011ff6:	5c8a      	ldrb	r2, [r1, r2]
 8011ff8:	4093      	lsls	r3, r2
 8011ffa:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8011ffc:	697b      	ldr	r3, [r7, #20]
 8011ffe:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8012002:	4293      	cmp	r3, r2
 8012004:	dc1a      	bgt.n	801203c <tcp_slowtmr+0x290>
 8012006:	697b      	ldr	r3, [r7, #20]
 8012008:	b21a      	sxth	r2, r3
 801200a:	e019      	b.n	8012040 <tcp_slowtmr+0x294>
 801200c:	200070bc 	.word	0x200070bc
 8012010:	200070d2 	.word	0x200070d2
 8012014:	200070c8 	.word	0x200070c8
 8012018:	0801d504 	.word	0x0801d504
 801201c:	0801d848 	.word	0x0801d848
 8012020:	0801d548 	.word	0x0801d548
 8012024:	0801d874 	.word	0x0801d874
 8012028:	0801d8a0 	.word	0x0801d8a0
 801202c:	0801d8d0 	.word	0x0801d8d0
 8012030:	0801d904 	.word	0x0801d904
 8012034:	0801f51c 	.word	0x0801f51c
 8012038:	0801f50c 	.word	0x0801f50c
 801203c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8012040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012042:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8012046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012048:	2200      	movs	r2, #0
 801204a:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801204c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801204e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012054:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012058:	4293      	cmp	r3, r2
 801205a:	bf28      	it	cs
 801205c:	4613      	movcs	r3, r2
 801205e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8012060:	8a7b      	ldrh	r3, [r7, #18]
 8012062:	085b      	lsrs	r3, r3, #1
 8012064:	b29a      	uxth	r2, r3
 8012066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012068:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801206c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801206e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8012072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012074:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012076:	005b      	lsls	r3, r3, #1
 8012078:	b29b      	uxth	r3, r3
 801207a:	429a      	cmp	r2, r3
 801207c:	d206      	bcs.n	801208c <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801207e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012080:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012082:	005b      	lsls	r3, r3, #1
 8012084:	b29a      	uxth	r2, r3
 8012086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012088:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 801208c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801208e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8012090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012092:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8012096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012098:	2200      	movs	r2, #0
 801209a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 801209e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80120a0:	f004 f820 	bl	80160e4 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80120a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120a6:	7d1b      	ldrb	r3, [r3, #20]
 80120a8:	2b06      	cmp	r3, #6
 80120aa:	d111      	bne.n	80120d0 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80120ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120ae:	8b5b      	ldrh	r3, [r3, #26]
 80120b0:	f003 0310 	and.w	r3, r3, #16
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d00b      	beq.n	80120d0 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80120b8:	4b9c      	ldr	r3, [pc, #624]	; (801232c <tcp_slowtmr+0x580>)
 80120ba:	681a      	ldr	r2, [r3, #0]
 80120bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120be:	6a1b      	ldr	r3, [r3, #32]
 80120c0:	1ad3      	subs	r3, r2, r3
 80120c2:	2b28      	cmp	r3, #40	; 0x28
 80120c4:	d904      	bls.n	80120d0 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 80120c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80120ca:	3301      	adds	r3, #1
 80120cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80120d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120d2:	7a5b      	ldrb	r3, [r3, #9]
 80120d4:	f003 0308 	and.w	r3, r3, #8
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d04a      	beq.n	8012172 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 80120dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120de:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80120e0:	2b04      	cmp	r3, #4
 80120e2:	d003      	beq.n	80120ec <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80120e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120e6:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80120e8:	2b07      	cmp	r3, #7
 80120ea:	d142      	bne.n	8012172 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80120ec:	4b8f      	ldr	r3, [pc, #572]	; (801232c <tcp_slowtmr+0x580>)
 80120ee:	681a      	ldr	r2, [r3, #0]
 80120f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120f2:	6a1b      	ldr	r3, [r3, #32]
 80120f4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80120f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120f8:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80120fc:	4b8c      	ldr	r3, [pc, #560]	; (8012330 <tcp_slowtmr+0x584>)
 80120fe:	440b      	add	r3, r1
 8012100:	498c      	ldr	r1, [pc, #560]	; (8012334 <tcp_slowtmr+0x588>)
 8012102:	fba1 1303 	umull	r1, r3, r1, r3
 8012106:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012108:	429a      	cmp	r2, r3
 801210a:	d90a      	bls.n	8012122 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 801210c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012110:	3301      	adds	r3, #1
 8012112:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8012116:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801211a:	3301      	adds	r3, #1
 801211c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8012120:	e027      	b.n	8012172 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012122:	4b82      	ldr	r3, [pc, #520]	; (801232c <tcp_slowtmr+0x580>)
 8012124:	681a      	ldr	r2, [r3, #0]
 8012126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012128:	6a1b      	ldr	r3, [r3, #32]
 801212a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 801212c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801212e:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8012132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012134:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8012138:	4618      	mov	r0, r3
 801213a:	4b7f      	ldr	r3, [pc, #508]	; (8012338 <tcp_slowtmr+0x58c>)
 801213c:	fb00 f303 	mul.w	r3, r0, r3
 8012140:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8012142:	497c      	ldr	r1, [pc, #496]	; (8012334 <tcp_slowtmr+0x588>)
 8012144:	fba1 1303 	umull	r1, r3, r1, r3
 8012148:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801214a:	429a      	cmp	r2, r3
 801214c:	d911      	bls.n	8012172 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 801214e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012150:	f004 facc 	bl	80166ec <tcp_keepalive>
 8012154:	4603      	mov	r3, r0
 8012156:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 801215a:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 801215e:	2b00      	cmp	r3, #0
 8012160:	d107      	bne.n	8012172 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 8012162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012164:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8012168:	3301      	adds	r3, #1
 801216a:	b2da      	uxtb	r2, r3
 801216c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801216e:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8012172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012174:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012176:	2b00      	cmp	r3, #0
 8012178:	d011      	beq.n	801219e <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801217a:	4b6c      	ldr	r3, [pc, #432]	; (801232c <tcp_slowtmr+0x580>)
 801217c:	681a      	ldr	r2, [r3, #0]
 801217e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012180:	6a1b      	ldr	r3, [r3, #32]
 8012182:	1ad2      	subs	r2, r2, r3
 8012184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012186:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801218a:	4619      	mov	r1, r3
 801218c:	460b      	mov	r3, r1
 801218e:	005b      	lsls	r3, r3, #1
 8012190:	440b      	add	r3, r1
 8012192:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8012194:	429a      	cmp	r2, r3
 8012196:	d302      	bcc.n	801219e <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8012198:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801219a:	f000 fddf 	bl	8012d5c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 801219e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121a0:	7d1b      	ldrb	r3, [r3, #20]
 80121a2:	2b03      	cmp	r3, #3
 80121a4:	d10b      	bne.n	80121be <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80121a6:	4b61      	ldr	r3, [pc, #388]	; (801232c <tcp_slowtmr+0x580>)
 80121a8:	681a      	ldr	r2, [r3, #0]
 80121aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121ac:	6a1b      	ldr	r3, [r3, #32]
 80121ae:	1ad3      	subs	r3, r2, r3
 80121b0:	2b28      	cmp	r3, #40	; 0x28
 80121b2:	d904      	bls.n	80121be <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80121b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80121b8:	3301      	adds	r3, #1
 80121ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80121be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121c0:	7d1b      	ldrb	r3, [r3, #20]
 80121c2:	2b09      	cmp	r3, #9
 80121c4:	d10b      	bne.n	80121de <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80121c6:	4b59      	ldr	r3, [pc, #356]	; (801232c <tcp_slowtmr+0x580>)
 80121c8:	681a      	ldr	r2, [r3, #0]
 80121ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121cc:	6a1b      	ldr	r3, [r3, #32]
 80121ce:	1ad3      	subs	r3, r2, r3
 80121d0:	2bf0      	cmp	r3, #240	; 0xf0
 80121d2:	d904      	bls.n	80121de <tcp_slowtmr+0x432>
        ++pcb_remove;
 80121d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80121d8:	3301      	adds	r3, #1
 80121da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80121de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d060      	beq.n	80122a8 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80121e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80121ec:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80121ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80121f0:	f000 fc00 	bl	80129f4 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 80121f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d010      	beq.n	801221c <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80121fa:	4b50      	ldr	r3, [pc, #320]	; (801233c <tcp_slowtmr+0x590>)
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012200:	429a      	cmp	r2, r3
 8012202:	d106      	bne.n	8012212 <tcp_slowtmr+0x466>
 8012204:	4b4e      	ldr	r3, [pc, #312]	; (8012340 <tcp_slowtmr+0x594>)
 8012206:	f240 526d 	movw	r2, #1389	; 0x56d
 801220a:	494e      	ldr	r1, [pc, #312]	; (8012344 <tcp_slowtmr+0x598>)
 801220c:	484e      	ldr	r0, [pc, #312]	; (8012348 <tcp_slowtmr+0x59c>)
 801220e:	f007 fe63 	bl	8019ed8 <iprintf>
        prev->next = pcb->next;
 8012212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012214:	68da      	ldr	r2, [r3, #12]
 8012216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012218:	60da      	str	r2, [r3, #12]
 801221a:	e00f      	b.n	801223c <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 801221c:	4b47      	ldr	r3, [pc, #284]	; (801233c <tcp_slowtmr+0x590>)
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012222:	429a      	cmp	r2, r3
 8012224:	d006      	beq.n	8012234 <tcp_slowtmr+0x488>
 8012226:	4b46      	ldr	r3, [pc, #280]	; (8012340 <tcp_slowtmr+0x594>)
 8012228:	f240 5271 	movw	r2, #1393	; 0x571
 801222c:	4947      	ldr	r1, [pc, #284]	; (801234c <tcp_slowtmr+0x5a0>)
 801222e:	4846      	ldr	r0, [pc, #280]	; (8012348 <tcp_slowtmr+0x59c>)
 8012230:	f007 fe52 	bl	8019ed8 <iprintf>
        tcp_active_pcbs = pcb->next;
 8012234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012236:	68db      	ldr	r3, [r3, #12]
 8012238:	4a40      	ldr	r2, [pc, #256]	; (801233c <tcp_slowtmr+0x590>)
 801223a:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 801223c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012240:	2b00      	cmp	r3, #0
 8012242:	d013      	beq.n	801226c <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8012244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012246:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8012248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801224a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801224c:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 801224e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012250:	3304      	adds	r3, #4
 8012252:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012254:	8ad2      	ldrh	r2, [r2, #22]
 8012256:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012258:	8b09      	ldrh	r1, [r1, #24]
 801225a:	9102      	str	r1, [sp, #8]
 801225c:	9201      	str	r2, [sp, #4]
 801225e:	9300      	str	r3, [sp, #0]
 8012260:	462b      	mov	r3, r5
 8012262:	4622      	mov	r2, r4
 8012264:	4601      	mov	r1, r0
 8012266:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012268:	f004 f98c 	bl	8016584 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 801226c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801226e:	691b      	ldr	r3, [r3, #16]
 8012270:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8012272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012274:	7d1b      	ldrb	r3, [r3, #20]
 8012276:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8012278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801227a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 801227c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801227e:	68db      	ldr	r3, [r3, #12]
 8012280:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8012282:	6838      	ldr	r0, [r7, #0]
 8012284:	f7ff f9f2 	bl	801166c <tcp_free>

      tcp_active_pcbs_changed = 0;
 8012288:	4b31      	ldr	r3, [pc, #196]	; (8012350 <tcp_slowtmr+0x5a4>)
 801228a:	2200      	movs	r2, #0
 801228c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801228e:	68fb      	ldr	r3, [r7, #12]
 8012290:	2b00      	cmp	r3, #0
 8012292:	d004      	beq.n	801229e <tcp_slowtmr+0x4f2>
 8012294:	68fb      	ldr	r3, [r7, #12]
 8012296:	f06f 010c 	mvn.w	r1, #12
 801229a:	68b8      	ldr	r0, [r7, #8]
 801229c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 801229e:	4b2c      	ldr	r3, [pc, #176]	; (8012350 <tcp_slowtmr+0x5a4>)
 80122a0:	781b      	ldrb	r3, [r3, #0]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d037      	beq.n	8012316 <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 80122a6:	e592      	b.n	8011dce <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80122a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80122aa:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80122ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80122ae:	68db      	ldr	r3, [r3, #12]
 80122b0:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80122b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122b4:	7f1b      	ldrb	r3, [r3, #28]
 80122b6:	3301      	adds	r3, #1
 80122b8:	b2da      	uxtb	r2, r3
 80122ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122bc:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80122be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122c0:	7f1a      	ldrb	r2, [r3, #28]
 80122c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122c4:	7f5b      	ldrb	r3, [r3, #29]
 80122c6:	429a      	cmp	r2, r3
 80122c8:	d325      	bcc.n	8012316 <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 80122ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122cc:	2200      	movs	r2, #0
 80122ce:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80122d0:	4b1f      	ldr	r3, [pc, #124]	; (8012350 <tcp_slowtmr+0x5a4>)
 80122d2:	2200      	movs	r2, #0
 80122d4:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80122d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d00b      	beq.n	80122f8 <tcp_slowtmr+0x54c>
 80122e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80122e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80122e8:	6912      	ldr	r2, [r2, #16]
 80122ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80122ec:	4610      	mov	r0, r2
 80122ee:	4798      	blx	r3
 80122f0:	4603      	mov	r3, r0
 80122f2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80122f6:	e002      	b.n	80122fe <tcp_slowtmr+0x552>
 80122f8:	2300      	movs	r3, #0
 80122fa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 80122fe:	4b14      	ldr	r3, [pc, #80]	; (8012350 <tcp_slowtmr+0x5a4>)
 8012300:	781b      	ldrb	r3, [r3, #0]
 8012302:	2b00      	cmp	r3, #0
 8012304:	d000      	beq.n	8012308 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 8012306:	e562      	b.n	8011dce <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8012308:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 801230c:	2b00      	cmp	r3, #0
 801230e:	d102      	bne.n	8012316 <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8012310:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012312:	f003 fb83 	bl	8015a1c <tcp_output>
  while (pcb != NULL) {
 8012316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012318:	2b00      	cmp	r3, #0
 801231a:	f47f ad5e 	bne.w	8011dda <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 801231e:	2300      	movs	r3, #0
 8012320:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8012322:	4b0c      	ldr	r3, [pc, #48]	; (8012354 <tcp_slowtmr+0x5a8>)
 8012324:	681b      	ldr	r3, [r3, #0]
 8012326:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8012328:	e069      	b.n	80123fe <tcp_slowtmr+0x652>
 801232a:	bf00      	nop
 801232c:	200070bc 	.word	0x200070bc
 8012330:	000a4cb8 	.word	0x000a4cb8
 8012334:	10624dd3 	.word	0x10624dd3
 8012338:	000124f8 	.word	0x000124f8
 801233c:	200070c8 	.word	0x200070c8
 8012340:	0801d504 	.word	0x0801d504
 8012344:	0801d93c 	.word	0x0801d93c
 8012348:	0801d548 	.word	0x0801d548
 801234c:	0801d968 	.word	0x0801d968
 8012350:	200070d0 	.word	0x200070d0
 8012354:	200070cc 	.word	0x200070cc
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801235a:	7d1b      	ldrb	r3, [r3, #20]
 801235c:	2b0a      	cmp	r3, #10
 801235e:	d006      	beq.n	801236e <tcp_slowtmr+0x5c2>
 8012360:	4b2b      	ldr	r3, [pc, #172]	; (8012410 <tcp_slowtmr+0x664>)
 8012362:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8012366:	492b      	ldr	r1, [pc, #172]	; (8012414 <tcp_slowtmr+0x668>)
 8012368:	482b      	ldr	r0, [pc, #172]	; (8012418 <tcp_slowtmr+0x66c>)
 801236a:	f007 fdb5 	bl	8019ed8 <iprintf>
    pcb_remove = 0;
 801236e:	2300      	movs	r3, #0
 8012370:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8012374:	4b29      	ldr	r3, [pc, #164]	; (801241c <tcp_slowtmr+0x670>)
 8012376:	681a      	ldr	r2, [r3, #0]
 8012378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801237a:	6a1b      	ldr	r3, [r3, #32]
 801237c:	1ad3      	subs	r3, r2, r3
 801237e:	2bf0      	cmp	r3, #240	; 0xf0
 8012380:	d904      	bls.n	801238c <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8012382:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012386:	3301      	adds	r3, #1
 8012388:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801238c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012390:	2b00      	cmp	r3, #0
 8012392:	d02f      	beq.n	80123f4 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8012394:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012396:	f000 fb2d 	bl	80129f4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801239a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801239c:	2b00      	cmp	r3, #0
 801239e:	d010      	beq.n	80123c2 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80123a0:	4b1f      	ldr	r3, [pc, #124]	; (8012420 <tcp_slowtmr+0x674>)
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80123a6:	429a      	cmp	r2, r3
 80123a8:	d106      	bne.n	80123b8 <tcp_slowtmr+0x60c>
 80123aa:	4b19      	ldr	r3, [pc, #100]	; (8012410 <tcp_slowtmr+0x664>)
 80123ac:	f240 52af 	movw	r2, #1455	; 0x5af
 80123b0:	491c      	ldr	r1, [pc, #112]	; (8012424 <tcp_slowtmr+0x678>)
 80123b2:	4819      	ldr	r0, [pc, #100]	; (8012418 <tcp_slowtmr+0x66c>)
 80123b4:	f007 fd90 	bl	8019ed8 <iprintf>
        prev->next = pcb->next;
 80123b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123ba:	68da      	ldr	r2, [r3, #12]
 80123bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123be:	60da      	str	r2, [r3, #12]
 80123c0:	e00f      	b.n	80123e2 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80123c2:	4b17      	ldr	r3, [pc, #92]	; (8012420 <tcp_slowtmr+0x674>)
 80123c4:	681b      	ldr	r3, [r3, #0]
 80123c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80123c8:	429a      	cmp	r2, r3
 80123ca:	d006      	beq.n	80123da <tcp_slowtmr+0x62e>
 80123cc:	4b10      	ldr	r3, [pc, #64]	; (8012410 <tcp_slowtmr+0x664>)
 80123ce:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80123d2:	4915      	ldr	r1, [pc, #84]	; (8012428 <tcp_slowtmr+0x67c>)
 80123d4:	4810      	ldr	r0, [pc, #64]	; (8012418 <tcp_slowtmr+0x66c>)
 80123d6:	f007 fd7f 	bl	8019ed8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80123da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123dc:	68db      	ldr	r3, [r3, #12]
 80123de:	4a10      	ldr	r2, [pc, #64]	; (8012420 <tcp_slowtmr+0x674>)
 80123e0:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80123e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123e4:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80123e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123e8:	68db      	ldr	r3, [r3, #12]
 80123ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80123ec:	69f8      	ldr	r0, [r7, #28]
 80123ee:	f7ff f93d 	bl	801166c <tcp_free>
 80123f2:	e004      	b.n	80123fe <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80123f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123f6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80123f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123fa:	68db      	ldr	r3, [r3, #12]
 80123fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80123fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012400:	2b00      	cmp	r3, #0
 8012402:	d1a9      	bne.n	8012358 <tcp_slowtmr+0x5ac>
    }
  }
}
 8012404:	bf00      	nop
 8012406:	bf00      	nop
 8012408:	3730      	adds	r7, #48	; 0x30
 801240a:	46bd      	mov	sp, r7
 801240c:	bdb0      	pop	{r4, r5, r7, pc}
 801240e:	bf00      	nop
 8012410:	0801d504 	.word	0x0801d504
 8012414:	0801d994 	.word	0x0801d994
 8012418:	0801d548 	.word	0x0801d548
 801241c:	200070bc 	.word	0x200070bc
 8012420:	200070cc 	.word	0x200070cc
 8012424:	0801d9c4 	.word	0x0801d9c4
 8012428:	0801d9ec 	.word	0x0801d9ec

0801242c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801242c:	b580      	push	{r7, lr}
 801242e:	b082      	sub	sp, #8
 8012430:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8012432:	4b2d      	ldr	r3, [pc, #180]	; (80124e8 <tcp_fasttmr+0xbc>)
 8012434:	781b      	ldrb	r3, [r3, #0]
 8012436:	3301      	adds	r3, #1
 8012438:	b2da      	uxtb	r2, r3
 801243a:	4b2b      	ldr	r3, [pc, #172]	; (80124e8 <tcp_fasttmr+0xbc>)
 801243c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801243e:	4b2b      	ldr	r3, [pc, #172]	; (80124ec <tcp_fasttmr+0xc0>)
 8012440:	681b      	ldr	r3, [r3, #0]
 8012442:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8012444:	e048      	b.n	80124d8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	7f9a      	ldrb	r2, [r3, #30]
 801244a:	4b27      	ldr	r3, [pc, #156]	; (80124e8 <tcp_fasttmr+0xbc>)
 801244c:	781b      	ldrb	r3, [r3, #0]
 801244e:	429a      	cmp	r2, r3
 8012450:	d03f      	beq.n	80124d2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8012452:	4b25      	ldr	r3, [pc, #148]	; (80124e8 <tcp_fasttmr+0xbc>)
 8012454:	781a      	ldrb	r2, [r3, #0]
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	8b5b      	ldrh	r3, [r3, #26]
 801245e:	f003 0301 	and.w	r3, r3, #1
 8012462:	2b00      	cmp	r3, #0
 8012464:	d010      	beq.n	8012488 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	8b5b      	ldrh	r3, [r3, #26]
 801246a:	f043 0302 	orr.w	r3, r3, #2
 801246e:	b29a      	uxth	r2, r3
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8012474:	6878      	ldr	r0, [r7, #4]
 8012476:	f003 fad1 	bl	8015a1c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	8b5b      	ldrh	r3, [r3, #26]
 801247e:	f023 0303 	bic.w	r3, r3, #3
 8012482:	b29a      	uxth	r2, r3
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	8b5b      	ldrh	r3, [r3, #26]
 801248c:	f003 0308 	and.w	r3, r3, #8
 8012490:	2b00      	cmp	r3, #0
 8012492:	d009      	beq.n	80124a8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	8b5b      	ldrh	r3, [r3, #26]
 8012498:	f023 0308 	bic.w	r3, r3, #8
 801249c:	b29a      	uxth	r2, r3
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80124a2:	6878      	ldr	r0, [r7, #4]
 80124a4:	f7ff fa76 	bl	8011994 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	68db      	ldr	r3, [r3, #12]
 80124ac:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d00a      	beq.n	80124cc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80124b6:	4b0e      	ldr	r3, [pc, #56]	; (80124f0 <tcp_fasttmr+0xc4>)
 80124b8:	2200      	movs	r2, #0
 80124ba:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80124bc:	6878      	ldr	r0, [r7, #4]
 80124be:	f000 f819 	bl	80124f4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80124c2:	4b0b      	ldr	r3, [pc, #44]	; (80124f0 <tcp_fasttmr+0xc4>)
 80124c4:	781b      	ldrb	r3, [r3, #0]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d000      	beq.n	80124cc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80124ca:	e7b8      	b.n	801243e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80124cc:	683b      	ldr	r3, [r7, #0]
 80124ce:	607b      	str	r3, [r7, #4]
 80124d0:	e002      	b.n	80124d8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	68db      	ldr	r3, [r3, #12]
 80124d6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d1b3      	bne.n	8012446 <tcp_fasttmr+0x1a>
    }
  }
}
 80124de:	bf00      	nop
 80124e0:	bf00      	nop
 80124e2:	3708      	adds	r7, #8
 80124e4:	46bd      	mov	sp, r7
 80124e6:	bd80      	pop	{r7, pc}
 80124e8:	200070d2 	.word	0x200070d2
 80124ec:	200070c8 	.word	0x200070c8
 80124f0:	200070d0 	.word	0x200070d0

080124f4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80124f4:	b590      	push	{r4, r7, lr}
 80124f6:	b085      	sub	sp, #20
 80124f8:	af00      	add	r7, sp, #0
 80124fa:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d109      	bne.n	8012516 <tcp_process_refused_data+0x22>
 8012502:	4b38      	ldr	r3, [pc, #224]	; (80125e4 <tcp_process_refused_data+0xf0>)
 8012504:	f240 6209 	movw	r2, #1545	; 0x609
 8012508:	4937      	ldr	r1, [pc, #220]	; (80125e8 <tcp_process_refused_data+0xf4>)
 801250a:	4838      	ldr	r0, [pc, #224]	; (80125ec <tcp_process_refused_data+0xf8>)
 801250c:	f007 fce4 	bl	8019ed8 <iprintf>
 8012510:	f06f 030f 	mvn.w	r3, #15
 8012514:	e061      	b.n	80125da <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801251a:	7b5b      	ldrb	r3, [r3, #13]
 801251c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012522:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	2200      	movs	r2, #0
 8012528:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012530:	2b00      	cmp	r3, #0
 8012532:	d00b      	beq.n	801254c <tcp_process_refused_data+0x58>
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	6918      	ldr	r0, [r3, #16]
 801253e:	2300      	movs	r3, #0
 8012540:	68ba      	ldr	r2, [r7, #8]
 8012542:	6879      	ldr	r1, [r7, #4]
 8012544:	47a0      	blx	r4
 8012546:	4603      	mov	r3, r0
 8012548:	73fb      	strb	r3, [r7, #15]
 801254a:	e007      	b.n	801255c <tcp_process_refused_data+0x68>
 801254c:	2300      	movs	r3, #0
 801254e:	68ba      	ldr	r2, [r7, #8]
 8012550:	6879      	ldr	r1, [r7, #4]
 8012552:	2000      	movs	r0, #0
 8012554:	f000 f8a6 	bl	80126a4 <tcp_recv_null>
 8012558:	4603      	mov	r3, r0
 801255a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801255c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012560:	2b00      	cmp	r3, #0
 8012562:	d12b      	bne.n	80125bc <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8012564:	7bbb      	ldrb	r3, [r7, #14]
 8012566:	f003 0320 	and.w	r3, r3, #32
 801256a:	2b00      	cmp	r3, #0
 801256c:	d034      	beq.n	80125d8 <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012572:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8012576:	4293      	cmp	r3, r2
 8012578:	d005      	beq.n	8012586 <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801257e:	3301      	adds	r3, #1
 8012580:	b29a      	uxth	r2, r3
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801258c:	2b00      	cmp	r3, #0
 801258e:	d00b      	beq.n	80125a8 <tcp_process_refused_data+0xb4>
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	6918      	ldr	r0, [r3, #16]
 801259a:	2300      	movs	r3, #0
 801259c:	2200      	movs	r2, #0
 801259e:	6879      	ldr	r1, [r7, #4]
 80125a0:	47a0      	blx	r4
 80125a2:	4603      	mov	r3, r0
 80125a4:	73fb      	strb	r3, [r7, #15]
 80125a6:	e001      	b.n	80125ac <tcp_process_refused_data+0xb8>
 80125a8:	2300      	movs	r3, #0
 80125aa:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80125ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80125b0:	f113 0f0d 	cmn.w	r3, #13
 80125b4:	d110      	bne.n	80125d8 <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 80125b6:	f06f 030c 	mvn.w	r3, #12
 80125ba:	e00e      	b.n	80125da <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 80125bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80125c0:	f113 0f0d 	cmn.w	r3, #13
 80125c4:	d102      	bne.n	80125cc <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80125c6:	f06f 030c 	mvn.w	r3, #12
 80125ca:	e006      	b.n	80125da <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	68ba      	ldr	r2, [r7, #8]
 80125d0:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 80125d2:	f06f 0304 	mvn.w	r3, #4
 80125d6:	e000      	b.n	80125da <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 80125d8:	2300      	movs	r3, #0
}
 80125da:	4618      	mov	r0, r3
 80125dc:	3714      	adds	r7, #20
 80125de:	46bd      	mov	sp, r7
 80125e0:	bd90      	pop	{r4, r7, pc}
 80125e2:	bf00      	nop
 80125e4:	0801d504 	.word	0x0801d504
 80125e8:	0801da14 	.word	0x0801da14
 80125ec:	0801d548 	.word	0x0801d548

080125f0 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80125f0:	b580      	push	{r7, lr}
 80125f2:	b084      	sub	sp, #16
 80125f4:	af00      	add	r7, sp, #0
 80125f6:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80125f8:	e007      	b.n	801260a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8012600:	6878      	ldr	r0, [r7, #4]
 8012602:	f000 f80a 	bl	801261a <tcp_seg_free>
    seg = next;
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	2b00      	cmp	r3, #0
 801260e:	d1f4      	bne.n	80125fa <tcp_segs_free+0xa>
  }
}
 8012610:	bf00      	nop
 8012612:	bf00      	nop
 8012614:	3710      	adds	r7, #16
 8012616:	46bd      	mov	sp, r7
 8012618:	bd80      	pop	{r7, pc}

0801261a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801261a:	b580      	push	{r7, lr}
 801261c:	b082      	sub	sp, #8
 801261e:	af00      	add	r7, sp, #0
 8012620:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	2b00      	cmp	r3, #0
 8012626:	d00c      	beq.n	8012642 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	685b      	ldr	r3, [r3, #4]
 801262c:	2b00      	cmp	r3, #0
 801262e:	d004      	beq.n	801263a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	685b      	ldr	r3, [r3, #4]
 8012634:	4618      	mov	r0, r3
 8012636:	f7fe fd79 	bl	801112c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801263a:	6879      	ldr	r1, [r7, #4]
 801263c:	2003      	movs	r0, #3
 801263e:	f7fd ff1f 	bl	8010480 <memp_free>
  }
}
 8012642:	bf00      	nop
 8012644:	3708      	adds	r7, #8
 8012646:	46bd      	mov	sp, r7
 8012648:	bd80      	pop	{r7, pc}
	...

0801264c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 801264c:	b580      	push	{r7, lr}
 801264e:	b084      	sub	sp, #16
 8012650:	af00      	add	r7, sp, #0
 8012652:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	2b00      	cmp	r3, #0
 8012658:	d106      	bne.n	8012668 <tcp_seg_copy+0x1c>
 801265a:	4b0f      	ldr	r3, [pc, #60]	; (8012698 <tcp_seg_copy+0x4c>)
 801265c:	f240 6282 	movw	r2, #1666	; 0x682
 8012660:	490e      	ldr	r1, [pc, #56]	; (801269c <tcp_seg_copy+0x50>)
 8012662:	480f      	ldr	r0, [pc, #60]	; (80126a0 <tcp_seg_copy+0x54>)
 8012664:	f007 fc38 	bl	8019ed8 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8012668:	2003      	movs	r0, #3
 801266a:	f7fd fe99 	bl	80103a0 <memp_malloc>
 801266e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8012670:	68fb      	ldr	r3, [r7, #12]
 8012672:	2b00      	cmp	r3, #0
 8012674:	d101      	bne.n	801267a <tcp_seg_copy+0x2e>
    return NULL;
 8012676:	2300      	movs	r3, #0
 8012678:	e00a      	b.n	8012690 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801267a:	2210      	movs	r2, #16
 801267c:	6879      	ldr	r1, [r7, #4]
 801267e:	68f8      	ldr	r0, [r7, #12]
 8012680:	f007 fdf9 	bl	801a276 <memcpy>
  pbuf_ref(cseg->p);
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	685b      	ldr	r3, [r3, #4]
 8012688:	4618      	mov	r0, r3
 801268a:	f7fe fdef 	bl	801126c <pbuf_ref>
  return cseg;
 801268e:	68fb      	ldr	r3, [r7, #12]
}
 8012690:	4618      	mov	r0, r3
 8012692:	3710      	adds	r7, #16
 8012694:	46bd      	mov	sp, r7
 8012696:	bd80      	pop	{r7, pc}
 8012698:	0801d504 	.word	0x0801d504
 801269c:	0801da58 	.word	0x0801da58
 80126a0:	0801d548 	.word	0x0801d548

080126a4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80126a4:	b580      	push	{r7, lr}
 80126a6:	b084      	sub	sp, #16
 80126a8:	af00      	add	r7, sp, #0
 80126aa:	60f8      	str	r0, [r7, #12]
 80126ac:	60b9      	str	r1, [r7, #8]
 80126ae:	607a      	str	r2, [r7, #4]
 80126b0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80126b2:	68bb      	ldr	r3, [r7, #8]
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d109      	bne.n	80126cc <tcp_recv_null+0x28>
 80126b8:	4b12      	ldr	r3, [pc, #72]	; (8012704 <tcp_recv_null+0x60>)
 80126ba:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80126be:	4912      	ldr	r1, [pc, #72]	; (8012708 <tcp_recv_null+0x64>)
 80126c0:	4812      	ldr	r0, [pc, #72]	; (801270c <tcp_recv_null+0x68>)
 80126c2:	f007 fc09 	bl	8019ed8 <iprintf>
 80126c6:	f06f 030f 	mvn.w	r3, #15
 80126ca:	e016      	b.n	80126fa <tcp_recv_null+0x56>

  if (p != NULL) {
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d009      	beq.n	80126e6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	891b      	ldrh	r3, [r3, #8]
 80126d6:	4619      	mov	r1, r3
 80126d8:	68b8      	ldr	r0, [r7, #8]
 80126da:	f7ff fb15 	bl	8011d08 <tcp_recved>
    pbuf_free(p);
 80126de:	6878      	ldr	r0, [r7, #4]
 80126e0:	f7fe fd24 	bl	801112c <pbuf_free>
 80126e4:	e008      	b.n	80126f8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80126e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	d104      	bne.n	80126f8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80126ee:	68b8      	ldr	r0, [r7, #8]
 80126f0:	f7ff f9ba 	bl	8011a68 <tcp_close>
 80126f4:	4603      	mov	r3, r0
 80126f6:	e000      	b.n	80126fa <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80126f8:	2300      	movs	r3, #0
}
 80126fa:	4618      	mov	r0, r3
 80126fc:	3710      	adds	r7, #16
 80126fe:	46bd      	mov	sp, r7
 8012700:	bd80      	pop	{r7, pc}
 8012702:	bf00      	nop
 8012704:	0801d504 	.word	0x0801d504
 8012708:	0801da74 	.word	0x0801da74
 801270c:	0801d548 	.word	0x0801d548

08012710 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012710:	b580      	push	{r7, lr}
 8012712:	b086      	sub	sp, #24
 8012714:	af00      	add	r7, sp, #0
 8012716:	4603      	mov	r3, r0
 8012718:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801271a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801271e:	2b00      	cmp	r3, #0
 8012720:	db01      	blt.n	8012726 <tcp_kill_prio+0x16>
 8012722:	79fb      	ldrb	r3, [r7, #7]
 8012724:	e000      	b.n	8012728 <tcp_kill_prio+0x18>
 8012726:	237f      	movs	r3, #127	; 0x7f
 8012728:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 801272a:	7afb      	ldrb	r3, [r7, #11]
 801272c:	2b00      	cmp	r3, #0
 801272e:	d034      	beq.n	801279a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8012730:	7afb      	ldrb	r3, [r7, #11]
 8012732:	3b01      	subs	r3, #1
 8012734:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8012736:	2300      	movs	r3, #0
 8012738:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801273a:	2300      	movs	r3, #0
 801273c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801273e:	4b19      	ldr	r3, [pc, #100]	; (80127a4 <tcp_kill_prio+0x94>)
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	617b      	str	r3, [r7, #20]
 8012744:	e01f      	b.n	8012786 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8012746:	697b      	ldr	r3, [r7, #20]
 8012748:	7d5b      	ldrb	r3, [r3, #21]
 801274a:	7afa      	ldrb	r2, [r7, #11]
 801274c:	429a      	cmp	r2, r3
 801274e:	d80c      	bhi.n	801276a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012750:	697b      	ldr	r3, [r7, #20]
 8012752:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8012754:	7afa      	ldrb	r2, [r7, #11]
 8012756:	429a      	cmp	r2, r3
 8012758:	d112      	bne.n	8012780 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801275a:	4b13      	ldr	r3, [pc, #76]	; (80127a8 <tcp_kill_prio+0x98>)
 801275c:	681a      	ldr	r2, [r3, #0]
 801275e:	697b      	ldr	r3, [r7, #20]
 8012760:	6a1b      	ldr	r3, [r3, #32]
 8012762:	1ad3      	subs	r3, r2, r3
 8012764:	68fa      	ldr	r2, [r7, #12]
 8012766:	429a      	cmp	r2, r3
 8012768:	d80a      	bhi.n	8012780 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 801276a:	4b0f      	ldr	r3, [pc, #60]	; (80127a8 <tcp_kill_prio+0x98>)
 801276c:	681a      	ldr	r2, [r3, #0]
 801276e:	697b      	ldr	r3, [r7, #20]
 8012770:	6a1b      	ldr	r3, [r3, #32]
 8012772:	1ad3      	subs	r3, r2, r3
 8012774:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8012776:	697b      	ldr	r3, [r7, #20]
 8012778:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 801277a:	697b      	ldr	r3, [r7, #20]
 801277c:	7d5b      	ldrb	r3, [r3, #21]
 801277e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012780:	697b      	ldr	r3, [r7, #20]
 8012782:	68db      	ldr	r3, [r3, #12]
 8012784:	617b      	str	r3, [r7, #20]
 8012786:	697b      	ldr	r3, [r7, #20]
 8012788:	2b00      	cmp	r3, #0
 801278a:	d1dc      	bne.n	8012746 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 801278c:	693b      	ldr	r3, [r7, #16]
 801278e:	2b00      	cmp	r3, #0
 8012790:	d004      	beq.n	801279c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012792:	6938      	ldr	r0, [r7, #16]
 8012794:	f7ff fa52 	bl	8011c3c <tcp_abort>
 8012798:	e000      	b.n	801279c <tcp_kill_prio+0x8c>
    return;
 801279a:	bf00      	nop
  }
}
 801279c:	3718      	adds	r7, #24
 801279e:	46bd      	mov	sp, r7
 80127a0:	bd80      	pop	{r7, pc}
 80127a2:	bf00      	nop
 80127a4:	200070c8 	.word	0x200070c8
 80127a8:	200070bc 	.word	0x200070bc

080127ac <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80127ac:	b580      	push	{r7, lr}
 80127ae:	b086      	sub	sp, #24
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	4603      	mov	r3, r0
 80127b4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80127b6:	79fb      	ldrb	r3, [r7, #7]
 80127b8:	2b08      	cmp	r3, #8
 80127ba:	d009      	beq.n	80127d0 <tcp_kill_state+0x24>
 80127bc:	79fb      	ldrb	r3, [r7, #7]
 80127be:	2b09      	cmp	r3, #9
 80127c0:	d006      	beq.n	80127d0 <tcp_kill_state+0x24>
 80127c2:	4b1a      	ldr	r3, [pc, #104]	; (801282c <tcp_kill_state+0x80>)
 80127c4:	f240 62dd 	movw	r2, #1757	; 0x6dd
 80127c8:	4919      	ldr	r1, [pc, #100]	; (8012830 <tcp_kill_state+0x84>)
 80127ca:	481a      	ldr	r0, [pc, #104]	; (8012834 <tcp_kill_state+0x88>)
 80127cc:	f007 fb84 	bl	8019ed8 <iprintf>

  inactivity = 0;
 80127d0:	2300      	movs	r3, #0
 80127d2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80127d4:	2300      	movs	r3, #0
 80127d6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80127d8:	4b17      	ldr	r3, [pc, #92]	; (8012838 <tcp_kill_state+0x8c>)
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	617b      	str	r3, [r7, #20]
 80127de:	e017      	b.n	8012810 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80127e0:	697b      	ldr	r3, [r7, #20]
 80127e2:	7d1b      	ldrb	r3, [r3, #20]
 80127e4:	79fa      	ldrb	r2, [r7, #7]
 80127e6:	429a      	cmp	r2, r3
 80127e8:	d10f      	bne.n	801280a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80127ea:	4b14      	ldr	r3, [pc, #80]	; (801283c <tcp_kill_state+0x90>)
 80127ec:	681a      	ldr	r2, [r3, #0]
 80127ee:	697b      	ldr	r3, [r7, #20]
 80127f0:	6a1b      	ldr	r3, [r3, #32]
 80127f2:	1ad3      	subs	r3, r2, r3
 80127f4:	68fa      	ldr	r2, [r7, #12]
 80127f6:	429a      	cmp	r2, r3
 80127f8:	d807      	bhi.n	801280a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80127fa:	4b10      	ldr	r3, [pc, #64]	; (801283c <tcp_kill_state+0x90>)
 80127fc:	681a      	ldr	r2, [r3, #0]
 80127fe:	697b      	ldr	r3, [r7, #20]
 8012800:	6a1b      	ldr	r3, [r3, #32]
 8012802:	1ad3      	subs	r3, r2, r3
 8012804:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8012806:	697b      	ldr	r3, [r7, #20]
 8012808:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801280a:	697b      	ldr	r3, [r7, #20]
 801280c:	68db      	ldr	r3, [r3, #12]
 801280e:	617b      	str	r3, [r7, #20]
 8012810:	697b      	ldr	r3, [r7, #20]
 8012812:	2b00      	cmp	r3, #0
 8012814:	d1e4      	bne.n	80127e0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8012816:	693b      	ldr	r3, [r7, #16]
 8012818:	2b00      	cmp	r3, #0
 801281a:	d003      	beq.n	8012824 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 801281c:	2100      	movs	r1, #0
 801281e:	6938      	ldr	r0, [r7, #16]
 8012820:	f7ff f94e 	bl	8011ac0 <tcp_abandon>
  }
}
 8012824:	bf00      	nop
 8012826:	3718      	adds	r7, #24
 8012828:	46bd      	mov	sp, r7
 801282a:	bd80      	pop	{r7, pc}
 801282c:	0801d504 	.word	0x0801d504
 8012830:	0801da90 	.word	0x0801da90
 8012834:	0801d548 	.word	0x0801d548
 8012838:	200070c8 	.word	0x200070c8
 801283c:	200070bc 	.word	0x200070bc

08012840 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8012840:	b580      	push	{r7, lr}
 8012842:	b084      	sub	sp, #16
 8012844:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8012846:	2300      	movs	r3, #0
 8012848:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801284a:	2300      	movs	r3, #0
 801284c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801284e:	4b12      	ldr	r3, [pc, #72]	; (8012898 <tcp_kill_timewait+0x58>)
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	60fb      	str	r3, [r7, #12]
 8012854:	e012      	b.n	801287c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012856:	4b11      	ldr	r3, [pc, #68]	; (801289c <tcp_kill_timewait+0x5c>)
 8012858:	681a      	ldr	r2, [r3, #0]
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	6a1b      	ldr	r3, [r3, #32]
 801285e:	1ad3      	subs	r3, r2, r3
 8012860:	687a      	ldr	r2, [r7, #4]
 8012862:	429a      	cmp	r2, r3
 8012864:	d807      	bhi.n	8012876 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8012866:	4b0d      	ldr	r3, [pc, #52]	; (801289c <tcp_kill_timewait+0x5c>)
 8012868:	681a      	ldr	r2, [r3, #0]
 801286a:	68fb      	ldr	r3, [r7, #12]
 801286c:	6a1b      	ldr	r3, [r3, #32]
 801286e:	1ad3      	subs	r3, r2, r3
 8012870:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012876:	68fb      	ldr	r3, [r7, #12]
 8012878:	68db      	ldr	r3, [r3, #12]
 801287a:	60fb      	str	r3, [r7, #12]
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d1e9      	bne.n	8012856 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8012882:	68bb      	ldr	r3, [r7, #8]
 8012884:	2b00      	cmp	r3, #0
 8012886:	d002      	beq.n	801288e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012888:	68b8      	ldr	r0, [r7, #8]
 801288a:	f7ff f9d7 	bl	8011c3c <tcp_abort>
  }
}
 801288e:	bf00      	nop
 8012890:	3710      	adds	r7, #16
 8012892:	46bd      	mov	sp, r7
 8012894:	bd80      	pop	{r7, pc}
 8012896:	bf00      	nop
 8012898:	200070cc 	.word	0x200070cc
 801289c:	200070bc 	.word	0x200070bc

080128a0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80128a0:	b580      	push	{r7, lr}
 80128a2:	b082      	sub	sp, #8
 80128a4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80128a6:	4b10      	ldr	r3, [pc, #64]	; (80128e8 <tcp_handle_closepend+0x48>)
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80128ac:	e014      	b.n	80128d8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	68db      	ldr	r3, [r3, #12]
 80128b2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	8b5b      	ldrh	r3, [r3, #26]
 80128b8:	f003 0308 	and.w	r3, r3, #8
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d009      	beq.n	80128d4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	8b5b      	ldrh	r3, [r3, #26]
 80128c4:	f023 0308 	bic.w	r3, r3, #8
 80128c8:	b29a      	uxth	r2, r3
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80128ce:	6878      	ldr	r0, [r7, #4]
 80128d0:	f7ff f860 	bl	8011994 <tcp_close_shutdown_fin>
    }
    pcb = next;
 80128d4:	683b      	ldr	r3, [r7, #0]
 80128d6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d1e7      	bne.n	80128ae <tcp_handle_closepend+0xe>
  }
}
 80128de:	bf00      	nop
 80128e0:	bf00      	nop
 80128e2:	3708      	adds	r7, #8
 80128e4:	46bd      	mov	sp, r7
 80128e6:	bd80      	pop	{r7, pc}
 80128e8:	200070c8 	.word	0x200070c8

080128ec <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80128ec:	b580      	push	{r7, lr}
 80128ee:	b084      	sub	sp, #16
 80128f0:	af00      	add	r7, sp, #0
 80128f2:	4603      	mov	r3, r0
 80128f4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80128f6:	2001      	movs	r0, #1
 80128f8:	f7fd fd52 	bl	80103a0 <memp_malloc>
 80128fc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80128fe:	68fb      	ldr	r3, [r7, #12]
 8012900:	2b00      	cmp	r3, #0
 8012902:	d126      	bne.n	8012952 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8012904:	f7ff ffcc 	bl	80128a0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8012908:	f7ff ff9a 	bl	8012840 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801290c:	2001      	movs	r0, #1
 801290e:	f7fd fd47 	bl	80103a0 <memp_malloc>
 8012912:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	2b00      	cmp	r3, #0
 8012918:	d11b      	bne.n	8012952 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801291a:	2009      	movs	r0, #9
 801291c:	f7ff ff46 	bl	80127ac <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012920:	2001      	movs	r0, #1
 8012922:	f7fd fd3d 	bl	80103a0 <memp_malloc>
 8012926:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	2b00      	cmp	r3, #0
 801292c:	d111      	bne.n	8012952 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801292e:	2008      	movs	r0, #8
 8012930:	f7ff ff3c 	bl	80127ac <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012934:	2001      	movs	r0, #1
 8012936:	f7fd fd33 	bl	80103a0 <memp_malloc>
 801293a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d107      	bne.n	8012952 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8012942:	79fb      	ldrb	r3, [r7, #7]
 8012944:	4618      	mov	r0, r3
 8012946:	f7ff fee3 	bl	8012710 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801294a:	2001      	movs	r0, #1
 801294c:	f7fd fd28 	bl	80103a0 <memp_malloc>
 8012950:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8012952:	68fb      	ldr	r3, [r7, #12]
 8012954:	2b00      	cmp	r3, #0
 8012956:	d03f      	beq.n	80129d8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8012958:	229c      	movs	r2, #156	; 0x9c
 801295a:	2100      	movs	r1, #0
 801295c:	68f8      	ldr	r0, [r7, #12]
 801295e:	f007 fc11 	bl	801a184 <memset>
    pcb->prio = prio;
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	79fa      	ldrb	r2, [r7, #7]
 8012966:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	f241 62d0 	movw	r2, #5840	; 0x16d0
 801296e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8012978:	855a      	strh	r2, [r3, #42]	; 0x2a
 801297a:	68fb      	ldr	r3, [r7, #12]
 801297c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	22ff      	movs	r2, #255	; 0xff
 8012986:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	f44f 7206 	mov.w	r2, #536	; 0x218
 801298e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	2206      	movs	r2, #6
 8012994:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	2206      	movs	r2, #6
 801299c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80129a4:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	2201      	movs	r2, #1
 80129aa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80129ae:	4b0d      	ldr	r3, [pc, #52]	; (80129e4 <tcp_alloc+0xf8>)
 80129b0:	681a      	ldr	r2, [r3, #0]
 80129b2:	68fb      	ldr	r3, [r7, #12]
 80129b4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80129b6:	4b0c      	ldr	r3, [pc, #48]	; (80129e8 <tcp_alloc+0xfc>)
 80129b8:	781a      	ldrb	r2, [r3, #0]
 80129ba:	68fb      	ldr	r3, [r7, #12]
 80129bc:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	f241 62d0 	movw	r2, #5840	; 0x16d0
 80129c4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	4a08      	ldr	r2, [pc, #32]	; (80129ec <tcp_alloc+0x100>)
 80129cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	4a07      	ldr	r2, [pc, #28]	; (80129f0 <tcp_alloc+0x104>)
 80129d4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80129d8:	68fb      	ldr	r3, [r7, #12]
}
 80129da:	4618      	mov	r0, r3
 80129dc:	3710      	adds	r7, #16
 80129de:	46bd      	mov	sp, r7
 80129e0:	bd80      	pop	{r7, pc}
 80129e2:	bf00      	nop
 80129e4:	200070bc 	.word	0x200070bc
 80129e8:	200070d2 	.word	0x200070d2
 80129ec:	080126a5 	.word	0x080126a5
 80129f0:	006ddd00 	.word	0x006ddd00

080129f4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80129f4:	b580      	push	{r7, lr}
 80129f6:	b082      	sub	sp, #8
 80129f8:	af00      	add	r7, sp, #0
 80129fa:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d107      	bne.n	8012a12 <tcp_pcb_purge+0x1e>
 8012a02:	4b21      	ldr	r3, [pc, #132]	; (8012a88 <tcp_pcb_purge+0x94>)
 8012a04:	f640 0251 	movw	r2, #2129	; 0x851
 8012a08:	4920      	ldr	r1, [pc, #128]	; (8012a8c <tcp_pcb_purge+0x98>)
 8012a0a:	4821      	ldr	r0, [pc, #132]	; (8012a90 <tcp_pcb_purge+0x9c>)
 8012a0c:	f007 fa64 	bl	8019ed8 <iprintf>
 8012a10:	e037      	b.n	8012a82 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	7d1b      	ldrb	r3, [r3, #20]
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d033      	beq.n	8012a82 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8012a1e:	2b0a      	cmp	r3, #10
 8012a20:	d02f      	beq.n	8012a82 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8012a26:	2b01      	cmp	r3, #1
 8012a28:	d02b      	beq.n	8012a82 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d007      	beq.n	8012a42 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012a36:	4618      	mov	r0, r3
 8012a38:	f7fe fb78 	bl	801112c <pbuf_free>
      pcb->refused_data = NULL;
 8012a3c:	687b      	ldr	r3, [r7, #4]
 8012a3e:	2200      	movs	r2, #0
 8012a40:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d002      	beq.n	8012a50 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8012a4a:	6878      	ldr	r0, [r7, #4]
 8012a4c:	f000 f986 	bl	8012d5c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012a56:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012a5c:	4618      	mov	r0, r3
 8012a5e:	f7ff fdc7 	bl	80125f0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a66:	4618      	mov	r0, r3
 8012a68:	f7ff fdc2 	bl	80125f0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	2200      	movs	r2, #0
 8012a70:	66da      	str	r2, [r3, #108]	; 0x6c
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	2200      	movs	r2, #0
 8012a7e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8012a82:	3708      	adds	r7, #8
 8012a84:	46bd      	mov	sp, r7
 8012a86:	bd80      	pop	{r7, pc}
 8012a88:	0801d504 	.word	0x0801d504
 8012a8c:	0801db50 	.word	0x0801db50
 8012a90:	0801d548 	.word	0x0801d548

08012a94 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8012a94:	b580      	push	{r7, lr}
 8012a96:	b084      	sub	sp, #16
 8012a98:	af00      	add	r7, sp, #0
 8012a9a:	6078      	str	r0, [r7, #4]
 8012a9c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8012a9e:	683b      	ldr	r3, [r7, #0]
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d106      	bne.n	8012ab2 <tcp_pcb_remove+0x1e>
 8012aa4:	4b3e      	ldr	r3, [pc, #248]	; (8012ba0 <tcp_pcb_remove+0x10c>)
 8012aa6:	f640 0283 	movw	r2, #2179	; 0x883
 8012aaa:	493e      	ldr	r1, [pc, #248]	; (8012ba4 <tcp_pcb_remove+0x110>)
 8012aac:	483e      	ldr	r0, [pc, #248]	; (8012ba8 <tcp_pcb_remove+0x114>)
 8012aae:	f007 fa13 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d106      	bne.n	8012ac6 <tcp_pcb_remove+0x32>
 8012ab8:	4b39      	ldr	r3, [pc, #228]	; (8012ba0 <tcp_pcb_remove+0x10c>)
 8012aba:	f640 0284 	movw	r2, #2180	; 0x884
 8012abe:	493b      	ldr	r1, [pc, #236]	; (8012bac <tcp_pcb_remove+0x118>)
 8012ac0:	4839      	ldr	r0, [pc, #228]	; (8012ba8 <tcp_pcb_remove+0x114>)
 8012ac2:	f007 fa09 	bl	8019ed8 <iprintf>

  TCP_RMV(pcblist, pcb);
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	681b      	ldr	r3, [r3, #0]
 8012aca:	683a      	ldr	r2, [r7, #0]
 8012acc:	429a      	cmp	r2, r3
 8012ace:	d105      	bne.n	8012adc <tcp_pcb_remove+0x48>
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	68da      	ldr	r2, [r3, #12]
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	601a      	str	r2, [r3, #0]
 8012ada:	e013      	b.n	8012b04 <tcp_pcb_remove+0x70>
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	60fb      	str	r3, [r7, #12]
 8012ae2:	e00c      	b.n	8012afe <tcp_pcb_remove+0x6a>
 8012ae4:	68fb      	ldr	r3, [r7, #12]
 8012ae6:	68db      	ldr	r3, [r3, #12]
 8012ae8:	683a      	ldr	r2, [r7, #0]
 8012aea:	429a      	cmp	r2, r3
 8012aec:	d104      	bne.n	8012af8 <tcp_pcb_remove+0x64>
 8012aee:	683b      	ldr	r3, [r7, #0]
 8012af0:	68da      	ldr	r2, [r3, #12]
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	60da      	str	r2, [r3, #12]
 8012af6:	e005      	b.n	8012b04 <tcp_pcb_remove+0x70>
 8012af8:	68fb      	ldr	r3, [r7, #12]
 8012afa:	68db      	ldr	r3, [r3, #12]
 8012afc:	60fb      	str	r3, [r7, #12]
 8012afe:	68fb      	ldr	r3, [r7, #12]
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d1ef      	bne.n	8012ae4 <tcp_pcb_remove+0x50>
 8012b04:	683b      	ldr	r3, [r7, #0]
 8012b06:	2200      	movs	r2, #0
 8012b08:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8012b0a:	6838      	ldr	r0, [r7, #0]
 8012b0c:	f7ff ff72 	bl	80129f4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	7d1b      	ldrb	r3, [r3, #20]
 8012b14:	2b0a      	cmp	r3, #10
 8012b16:	d013      	beq.n	8012b40 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8012b18:	683b      	ldr	r3, [r7, #0]
 8012b1a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8012b1c:	2b01      	cmp	r3, #1
 8012b1e:	d00f      	beq.n	8012b40 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8012b20:	683b      	ldr	r3, [r7, #0]
 8012b22:	8b5b      	ldrh	r3, [r3, #26]
 8012b24:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d009      	beq.n	8012b40 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8012b2c:	683b      	ldr	r3, [r7, #0]
 8012b2e:	8b5b      	ldrh	r3, [r3, #26]
 8012b30:	f043 0302 	orr.w	r3, r3, #2
 8012b34:	b29a      	uxth	r2, r3
 8012b36:	683b      	ldr	r3, [r7, #0]
 8012b38:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012b3a:	6838      	ldr	r0, [r7, #0]
 8012b3c:	f002 ff6e 	bl	8015a1c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8012b40:	683b      	ldr	r3, [r7, #0]
 8012b42:	7d1b      	ldrb	r3, [r3, #20]
 8012b44:	2b01      	cmp	r3, #1
 8012b46:	d020      	beq.n	8012b8a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8012b48:	683b      	ldr	r3, [r7, #0]
 8012b4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d006      	beq.n	8012b5e <tcp_pcb_remove+0xca>
 8012b50:	4b13      	ldr	r3, [pc, #76]	; (8012ba0 <tcp_pcb_remove+0x10c>)
 8012b52:	f640 0293 	movw	r2, #2195	; 0x893
 8012b56:	4916      	ldr	r1, [pc, #88]	; (8012bb0 <tcp_pcb_remove+0x11c>)
 8012b58:	4813      	ldr	r0, [pc, #76]	; (8012ba8 <tcp_pcb_remove+0x114>)
 8012b5a:	f007 f9bd 	bl	8019ed8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8012b5e:	683b      	ldr	r3, [r7, #0]
 8012b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d006      	beq.n	8012b74 <tcp_pcb_remove+0xe0>
 8012b66:	4b0e      	ldr	r3, [pc, #56]	; (8012ba0 <tcp_pcb_remove+0x10c>)
 8012b68:	f640 0294 	movw	r2, #2196	; 0x894
 8012b6c:	4911      	ldr	r1, [pc, #68]	; (8012bb4 <tcp_pcb_remove+0x120>)
 8012b6e:	480e      	ldr	r0, [pc, #56]	; (8012ba8 <tcp_pcb_remove+0x114>)
 8012b70:	f007 f9b2 	bl	8019ed8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8012b74:	683b      	ldr	r3, [r7, #0]
 8012b76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012b78:	2b00      	cmp	r3, #0
 8012b7a:	d006      	beq.n	8012b8a <tcp_pcb_remove+0xf6>
 8012b7c:	4b08      	ldr	r3, [pc, #32]	; (8012ba0 <tcp_pcb_remove+0x10c>)
 8012b7e:	f640 0296 	movw	r2, #2198	; 0x896
 8012b82:	490d      	ldr	r1, [pc, #52]	; (8012bb8 <tcp_pcb_remove+0x124>)
 8012b84:	4808      	ldr	r0, [pc, #32]	; (8012ba8 <tcp_pcb_remove+0x114>)
 8012b86:	f007 f9a7 	bl	8019ed8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8012b8a:	683b      	ldr	r3, [r7, #0]
 8012b8c:	2200      	movs	r2, #0
 8012b8e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8012b90:	683b      	ldr	r3, [r7, #0]
 8012b92:	2200      	movs	r2, #0
 8012b94:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8012b96:	bf00      	nop
 8012b98:	3710      	adds	r7, #16
 8012b9a:	46bd      	mov	sp, r7
 8012b9c:	bd80      	pop	{r7, pc}
 8012b9e:	bf00      	nop
 8012ba0:	0801d504 	.word	0x0801d504
 8012ba4:	0801db6c 	.word	0x0801db6c
 8012ba8:	0801d548 	.word	0x0801d548
 8012bac:	0801db88 	.word	0x0801db88
 8012bb0:	0801dba8 	.word	0x0801dba8
 8012bb4:	0801dbc0 	.word	0x0801dbc0
 8012bb8:	0801dbdc 	.word	0x0801dbdc

08012bbc <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8012bbc:	b580      	push	{r7, lr}
 8012bbe:	b082      	sub	sp, #8
 8012bc0:	af00      	add	r7, sp, #0
 8012bc2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d106      	bne.n	8012bd8 <tcp_next_iss+0x1c>
 8012bca:	4b0a      	ldr	r3, [pc, #40]	; (8012bf4 <tcp_next_iss+0x38>)
 8012bcc:	f640 02af 	movw	r2, #2223	; 0x8af
 8012bd0:	4909      	ldr	r1, [pc, #36]	; (8012bf8 <tcp_next_iss+0x3c>)
 8012bd2:	480a      	ldr	r0, [pc, #40]	; (8012bfc <tcp_next_iss+0x40>)
 8012bd4:	f007 f980 	bl	8019ed8 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8012bd8:	4b09      	ldr	r3, [pc, #36]	; (8012c00 <tcp_next_iss+0x44>)
 8012bda:	681a      	ldr	r2, [r3, #0]
 8012bdc:	4b09      	ldr	r3, [pc, #36]	; (8012c04 <tcp_next_iss+0x48>)
 8012bde:	681b      	ldr	r3, [r3, #0]
 8012be0:	4413      	add	r3, r2
 8012be2:	4a07      	ldr	r2, [pc, #28]	; (8012c00 <tcp_next_iss+0x44>)
 8012be4:	6013      	str	r3, [r2, #0]
  return iss;
 8012be6:	4b06      	ldr	r3, [pc, #24]	; (8012c00 <tcp_next_iss+0x44>)
 8012be8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8012bea:	4618      	mov	r0, r3
 8012bec:	3708      	adds	r7, #8
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	bd80      	pop	{r7, pc}
 8012bf2:	bf00      	nop
 8012bf4:	0801d504 	.word	0x0801d504
 8012bf8:	0801dbf4 	.word	0x0801dbf4
 8012bfc:	0801d548 	.word	0x0801d548
 8012c00:	2000005c 	.word	0x2000005c
 8012c04:	200070bc 	.word	0x200070bc

08012c08 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8012c08:	b580      	push	{r7, lr}
 8012c0a:	b086      	sub	sp, #24
 8012c0c:	af00      	add	r7, sp, #0
 8012c0e:	4603      	mov	r3, r0
 8012c10:	60b9      	str	r1, [r7, #8]
 8012c12:	607a      	str	r2, [r7, #4]
 8012c14:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d106      	bne.n	8012c2a <tcp_eff_send_mss_netif+0x22>
 8012c1c:	4b14      	ldr	r3, [pc, #80]	; (8012c70 <tcp_eff_send_mss_netif+0x68>)
 8012c1e:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8012c22:	4914      	ldr	r1, [pc, #80]	; (8012c74 <tcp_eff_send_mss_netif+0x6c>)
 8012c24:	4814      	ldr	r0, [pc, #80]	; (8012c78 <tcp_eff_send_mss_netif+0x70>)
 8012c26:	f007 f957 	bl	8019ed8 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8012c2a:	68bb      	ldr	r3, [r7, #8]
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d101      	bne.n	8012c34 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8012c30:	89fb      	ldrh	r3, [r7, #14]
 8012c32:	e019      	b.n	8012c68 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8012c34:	68bb      	ldr	r3, [r7, #8]
 8012c36:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012c38:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8012c3a:	8afb      	ldrh	r3, [r7, #22]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d012      	beq.n	8012c66 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8012c40:	2328      	movs	r3, #40	; 0x28
 8012c42:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8012c44:	8afa      	ldrh	r2, [r7, #22]
 8012c46:	8abb      	ldrh	r3, [r7, #20]
 8012c48:	429a      	cmp	r2, r3
 8012c4a:	d904      	bls.n	8012c56 <tcp_eff_send_mss_netif+0x4e>
 8012c4c:	8afa      	ldrh	r2, [r7, #22]
 8012c4e:	8abb      	ldrh	r3, [r7, #20]
 8012c50:	1ad3      	subs	r3, r2, r3
 8012c52:	b29b      	uxth	r3, r3
 8012c54:	e000      	b.n	8012c58 <tcp_eff_send_mss_netif+0x50>
 8012c56:	2300      	movs	r3, #0
 8012c58:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8012c5a:	8a7a      	ldrh	r2, [r7, #18]
 8012c5c:	89fb      	ldrh	r3, [r7, #14]
 8012c5e:	4293      	cmp	r3, r2
 8012c60:	bf28      	it	cs
 8012c62:	4613      	movcs	r3, r2
 8012c64:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8012c66:	89fb      	ldrh	r3, [r7, #14]
}
 8012c68:	4618      	mov	r0, r3
 8012c6a:	3718      	adds	r7, #24
 8012c6c:	46bd      	mov	sp, r7
 8012c6e:	bd80      	pop	{r7, pc}
 8012c70:	0801d504 	.word	0x0801d504
 8012c74:	0801dc10 	.word	0x0801dc10
 8012c78:	0801d548 	.word	0x0801d548

08012c7c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8012c7c:	b580      	push	{r7, lr}
 8012c7e:	b084      	sub	sp, #16
 8012c80:	af00      	add	r7, sp, #0
 8012c82:	6078      	str	r0, [r7, #4]
 8012c84:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8012c86:	683b      	ldr	r3, [r7, #0]
 8012c88:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d119      	bne.n	8012cc4 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8012c90:	4b10      	ldr	r3, [pc, #64]	; (8012cd4 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8012c92:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8012c96:	4910      	ldr	r1, [pc, #64]	; (8012cd8 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8012c98:	4810      	ldr	r0, [pc, #64]	; (8012cdc <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8012c9a:	f007 f91d 	bl	8019ed8 <iprintf>

  while (pcb != NULL) {
 8012c9e:	e011      	b.n	8012cc4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8012ca0:	68fb      	ldr	r3, [r7, #12]
 8012ca2:	681a      	ldr	r2, [r3, #0]
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	681b      	ldr	r3, [r3, #0]
 8012ca8:	429a      	cmp	r2, r3
 8012caa:	d108      	bne.n	8012cbe <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8012cac:	68fb      	ldr	r3, [r7, #12]
 8012cae:	68db      	ldr	r3, [r3, #12]
 8012cb0:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8012cb2:	68f8      	ldr	r0, [r7, #12]
 8012cb4:	f7fe ffc2 	bl	8011c3c <tcp_abort>
      pcb = next;
 8012cb8:	68bb      	ldr	r3, [r7, #8]
 8012cba:	60fb      	str	r3, [r7, #12]
 8012cbc:	e002      	b.n	8012cc4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	68db      	ldr	r3, [r3, #12]
 8012cc2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d1ea      	bne.n	8012ca0 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8012cca:	bf00      	nop
 8012ccc:	bf00      	nop
 8012cce:	3710      	adds	r7, #16
 8012cd0:	46bd      	mov	sp, r7
 8012cd2:	bd80      	pop	{r7, pc}
 8012cd4:	0801d504 	.word	0x0801d504
 8012cd8:	0801dc38 	.word	0x0801dc38
 8012cdc:	0801d548 	.word	0x0801d548

08012ce0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012ce0:	b580      	push	{r7, lr}
 8012ce2:	b084      	sub	sp, #16
 8012ce4:	af00      	add	r7, sp, #0
 8012ce6:	6078      	str	r0, [r7, #4]
 8012ce8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d02a      	beq.n	8012d46 <tcp_netif_ip_addr_changed+0x66>
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	681b      	ldr	r3, [r3, #0]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d026      	beq.n	8012d46 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8012cf8:	4b15      	ldr	r3, [pc, #84]	; (8012d50 <tcp_netif_ip_addr_changed+0x70>)
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	4619      	mov	r1, r3
 8012cfe:	6878      	ldr	r0, [r7, #4]
 8012d00:	f7ff ffbc 	bl	8012c7c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8012d04:	4b13      	ldr	r3, [pc, #76]	; (8012d54 <tcp_netif_ip_addr_changed+0x74>)
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	4619      	mov	r1, r3
 8012d0a:	6878      	ldr	r0, [r7, #4]
 8012d0c:	f7ff ffb6 	bl	8012c7c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8012d10:	683b      	ldr	r3, [r7, #0]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d017      	beq.n	8012d46 <tcp_netif_ip_addr_changed+0x66>
 8012d16:	683b      	ldr	r3, [r7, #0]
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d013      	beq.n	8012d46 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012d1e:	4b0e      	ldr	r3, [pc, #56]	; (8012d58 <tcp_netif_ip_addr_changed+0x78>)
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	60fb      	str	r3, [r7, #12]
 8012d24:	e00c      	b.n	8012d40 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	681a      	ldr	r2, [r3, #0]
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	429a      	cmp	r2, r3
 8012d30:	d103      	bne.n	8012d3a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8012d32:	683b      	ldr	r3, [r7, #0]
 8012d34:	681a      	ldr	r2, [r3, #0]
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	68db      	ldr	r3, [r3, #12]
 8012d3e:	60fb      	str	r3, [r7, #12]
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d1ef      	bne.n	8012d26 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8012d46:	bf00      	nop
 8012d48:	3710      	adds	r7, #16
 8012d4a:	46bd      	mov	sp, r7
 8012d4c:	bd80      	pop	{r7, pc}
 8012d4e:	bf00      	nop
 8012d50:	200070c8 	.word	0x200070c8
 8012d54:	200070c0 	.word	0x200070c0
 8012d58:	200070c4 	.word	0x200070c4

08012d5c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8012d5c:	b580      	push	{r7, lr}
 8012d5e:	b082      	sub	sp, #8
 8012d60:	af00      	add	r7, sp, #0
 8012d62:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d007      	beq.n	8012d7c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012d70:	4618      	mov	r0, r3
 8012d72:	f7ff fc3d 	bl	80125f0 <tcp_segs_free>
    pcb->ooseq = NULL;
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	2200      	movs	r2, #0
 8012d7a:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8012d7c:	bf00      	nop
 8012d7e:	3708      	adds	r7, #8
 8012d80:	46bd      	mov	sp, r7
 8012d82:	bd80      	pop	{r7, pc}

08012d84 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8012d84:	b590      	push	{r4, r7, lr}
 8012d86:	b08d      	sub	sp, #52	; 0x34
 8012d88:	af04      	add	r7, sp, #16
 8012d8a:	6078      	str	r0, [r7, #4]
 8012d8c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d105      	bne.n	8012da0 <tcp_input+0x1c>
 8012d94:	4b9b      	ldr	r3, [pc, #620]	; (8013004 <tcp_input+0x280>)
 8012d96:	2283      	movs	r2, #131	; 0x83
 8012d98:	499b      	ldr	r1, [pc, #620]	; (8013008 <tcp_input+0x284>)
 8012d9a:	489c      	ldr	r0, [pc, #624]	; (801300c <tcp_input+0x288>)
 8012d9c:	f007 f89c 	bl	8019ed8 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	685b      	ldr	r3, [r3, #4]
 8012da4:	4a9a      	ldr	r2, [pc, #616]	; (8013010 <tcp_input+0x28c>)
 8012da6:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	895b      	ldrh	r3, [r3, #10]
 8012dac:	2b13      	cmp	r3, #19
 8012dae:	f240 83d1 	bls.w	8013554 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8012db2:	4b98      	ldr	r3, [pc, #608]	; (8013014 <tcp_input+0x290>)
 8012db4:	695b      	ldr	r3, [r3, #20]
 8012db6:	4a97      	ldr	r2, [pc, #604]	; (8013014 <tcp_input+0x290>)
 8012db8:	6812      	ldr	r2, [r2, #0]
 8012dba:	4611      	mov	r1, r2
 8012dbc:	4618      	mov	r0, r3
 8012dbe:	f005 fbfb 	bl	80185b8 <ip4_addr_isbroadcast_u32>
 8012dc2:	4603      	mov	r3, r0
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	f040 83c7 	bne.w	8013558 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8012dca:	4b92      	ldr	r3, [pc, #584]	; (8013014 <tcp_input+0x290>)
 8012dcc:	695b      	ldr	r3, [r3, #20]
 8012dce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8012dd2:	2be0      	cmp	r3, #224	; 0xe0
 8012dd4:	f000 83c0 	beq.w	8013558 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8012dd8:	4b8d      	ldr	r3, [pc, #564]	; (8013010 <tcp_input+0x28c>)
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	899b      	ldrh	r3, [r3, #12]
 8012dde:	b29b      	uxth	r3, r3
 8012de0:	4618      	mov	r0, r3
 8012de2:	f7fc fdbf 	bl	800f964 <lwip_htons>
 8012de6:	4603      	mov	r3, r0
 8012de8:	0b1b      	lsrs	r3, r3, #12
 8012dea:	b29b      	uxth	r3, r3
 8012dec:	b2db      	uxtb	r3, r3
 8012dee:	009b      	lsls	r3, r3, #2
 8012df0:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8012df2:	7cbb      	ldrb	r3, [r7, #18]
 8012df4:	2b13      	cmp	r3, #19
 8012df6:	f240 83b1 	bls.w	801355c <tcp_input+0x7d8>
 8012dfa:	7cbb      	ldrb	r3, [r7, #18]
 8012dfc:	b29a      	uxth	r2, r3
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	891b      	ldrh	r3, [r3, #8]
 8012e02:	429a      	cmp	r2, r3
 8012e04:	f200 83aa 	bhi.w	801355c <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8012e08:	7cbb      	ldrb	r3, [r7, #18]
 8012e0a:	b29b      	uxth	r3, r3
 8012e0c:	3b14      	subs	r3, #20
 8012e0e:	b29a      	uxth	r2, r3
 8012e10:	4b81      	ldr	r3, [pc, #516]	; (8013018 <tcp_input+0x294>)
 8012e12:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8012e14:	4b81      	ldr	r3, [pc, #516]	; (801301c <tcp_input+0x298>)
 8012e16:	2200      	movs	r2, #0
 8012e18:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	895a      	ldrh	r2, [r3, #10]
 8012e1e:	7cbb      	ldrb	r3, [r7, #18]
 8012e20:	b29b      	uxth	r3, r3
 8012e22:	429a      	cmp	r2, r3
 8012e24:	d309      	bcc.n	8012e3a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8012e26:	4b7c      	ldr	r3, [pc, #496]	; (8013018 <tcp_input+0x294>)
 8012e28:	881a      	ldrh	r2, [r3, #0]
 8012e2a:	4b7d      	ldr	r3, [pc, #500]	; (8013020 <tcp_input+0x29c>)
 8012e2c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8012e2e:	7cbb      	ldrb	r3, [r7, #18]
 8012e30:	4619      	mov	r1, r3
 8012e32:	6878      	ldr	r0, [r7, #4]
 8012e34:	f7fe f8f4 	bl	8011020 <pbuf_remove_header>
 8012e38:	e04e      	b.n	8012ed8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	681b      	ldr	r3, [r3, #0]
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	d105      	bne.n	8012e4e <tcp_input+0xca>
 8012e42:	4b70      	ldr	r3, [pc, #448]	; (8013004 <tcp_input+0x280>)
 8012e44:	22c2      	movs	r2, #194	; 0xc2
 8012e46:	4977      	ldr	r1, [pc, #476]	; (8013024 <tcp_input+0x2a0>)
 8012e48:	4870      	ldr	r0, [pc, #448]	; (801300c <tcp_input+0x288>)
 8012e4a:	f007 f845 	bl	8019ed8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8012e4e:	2114      	movs	r1, #20
 8012e50:	6878      	ldr	r0, [r7, #4]
 8012e52:	f7fe f8e5 	bl	8011020 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	895a      	ldrh	r2, [r3, #10]
 8012e5a:	4b71      	ldr	r3, [pc, #452]	; (8013020 <tcp_input+0x29c>)
 8012e5c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8012e5e:	4b6e      	ldr	r3, [pc, #440]	; (8013018 <tcp_input+0x294>)
 8012e60:	881a      	ldrh	r2, [r3, #0]
 8012e62:	4b6f      	ldr	r3, [pc, #444]	; (8013020 <tcp_input+0x29c>)
 8012e64:	881b      	ldrh	r3, [r3, #0]
 8012e66:	1ad3      	subs	r3, r2, r3
 8012e68:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8012e6a:	4b6d      	ldr	r3, [pc, #436]	; (8013020 <tcp_input+0x29c>)
 8012e6c:	881b      	ldrh	r3, [r3, #0]
 8012e6e:	4619      	mov	r1, r3
 8012e70:	6878      	ldr	r0, [r7, #4]
 8012e72:	f7fe f8d5 	bl	8011020 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	681b      	ldr	r3, [r3, #0]
 8012e7a:	895b      	ldrh	r3, [r3, #10]
 8012e7c:	8a3a      	ldrh	r2, [r7, #16]
 8012e7e:	429a      	cmp	r2, r3
 8012e80:	f200 836e 	bhi.w	8013560 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	681b      	ldr	r3, [r3, #0]
 8012e88:	685b      	ldr	r3, [r3, #4]
 8012e8a:	4a64      	ldr	r2, [pc, #400]	; (801301c <tcp_input+0x298>)
 8012e8c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	681b      	ldr	r3, [r3, #0]
 8012e92:	8a3a      	ldrh	r2, [r7, #16]
 8012e94:	4611      	mov	r1, r2
 8012e96:	4618      	mov	r0, r3
 8012e98:	f7fe f8c2 	bl	8011020 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	891a      	ldrh	r2, [r3, #8]
 8012ea0:	8a3b      	ldrh	r3, [r7, #16]
 8012ea2:	1ad3      	subs	r3, r2, r3
 8012ea4:	b29a      	uxth	r2, r3
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	895b      	ldrh	r3, [r3, #10]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d005      	beq.n	8012ebe <tcp_input+0x13a>
 8012eb2:	4b54      	ldr	r3, [pc, #336]	; (8013004 <tcp_input+0x280>)
 8012eb4:	22df      	movs	r2, #223	; 0xdf
 8012eb6:	495c      	ldr	r1, [pc, #368]	; (8013028 <tcp_input+0x2a4>)
 8012eb8:	4854      	ldr	r0, [pc, #336]	; (801300c <tcp_input+0x288>)
 8012eba:	f007 f80d 	bl	8019ed8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	891a      	ldrh	r2, [r3, #8]
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	891b      	ldrh	r3, [r3, #8]
 8012ec8:	429a      	cmp	r2, r3
 8012eca:	d005      	beq.n	8012ed8 <tcp_input+0x154>
 8012ecc:	4b4d      	ldr	r3, [pc, #308]	; (8013004 <tcp_input+0x280>)
 8012ece:	22e0      	movs	r2, #224	; 0xe0
 8012ed0:	4956      	ldr	r1, [pc, #344]	; (801302c <tcp_input+0x2a8>)
 8012ed2:	484e      	ldr	r0, [pc, #312]	; (801300c <tcp_input+0x288>)
 8012ed4:	f007 f800 	bl	8019ed8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8012ed8:	4b4d      	ldr	r3, [pc, #308]	; (8013010 <tcp_input+0x28c>)
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	881b      	ldrh	r3, [r3, #0]
 8012ede:	b29b      	uxth	r3, r3
 8012ee0:	4a4b      	ldr	r2, [pc, #300]	; (8013010 <tcp_input+0x28c>)
 8012ee2:	6814      	ldr	r4, [r2, #0]
 8012ee4:	4618      	mov	r0, r3
 8012ee6:	f7fc fd3d 	bl	800f964 <lwip_htons>
 8012eea:	4603      	mov	r3, r0
 8012eec:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8012eee:	4b48      	ldr	r3, [pc, #288]	; (8013010 <tcp_input+0x28c>)
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	885b      	ldrh	r3, [r3, #2]
 8012ef4:	b29b      	uxth	r3, r3
 8012ef6:	4a46      	ldr	r2, [pc, #280]	; (8013010 <tcp_input+0x28c>)
 8012ef8:	6814      	ldr	r4, [r2, #0]
 8012efa:	4618      	mov	r0, r3
 8012efc:	f7fc fd32 	bl	800f964 <lwip_htons>
 8012f00:	4603      	mov	r3, r0
 8012f02:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8012f04:	4b42      	ldr	r3, [pc, #264]	; (8013010 <tcp_input+0x28c>)
 8012f06:	681b      	ldr	r3, [r3, #0]
 8012f08:	685b      	ldr	r3, [r3, #4]
 8012f0a:	4a41      	ldr	r2, [pc, #260]	; (8013010 <tcp_input+0x28c>)
 8012f0c:	6814      	ldr	r4, [r2, #0]
 8012f0e:	4618      	mov	r0, r3
 8012f10:	f7fc fd3d 	bl	800f98e <lwip_htonl>
 8012f14:	4603      	mov	r3, r0
 8012f16:	6063      	str	r3, [r4, #4]
 8012f18:	6863      	ldr	r3, [r4, #4]
 8012f1a:	4a45      	ldr	r2, [pc, #276]	; (8013030 <tcp_input+0x2ac>)
 8012f1c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8012f1e:	4b3c      	ldr	r3, [pc, #240]	; (8013010 <tcp_input+0x28c>)
 8012f20:	681b      	ldr	r3, [r3, #0]
 8012f22:	689b      	ldr	r3, [r3, #8]
 8012f24:	4a3a      	ldr	r2, [pc, #232]	; (8013010 <tcp_input+0x28c>)
 8012f26:	6814      	ldr	r4, [r2, #0]
 8012f28:	4618      	mov	r0, r3
 8012f2a:	f7fc fd30 	bl	800f98e <lwip_htonl>
 8012f2e:	4603      	mov	r3, r0
 8012f30:	60a3      	str	r3, [r4, #8]
 8012f32:	68a3      	ldr	r3, [r4, #8]
 8012f34:	4a3f      	ldr	r2, [pc, #252]	; (8013034 <tcp_input+0x2b0>)
 8012f36:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8012f38:	4b35      	ldr	r3, [pc, #212]	; (8013010 <tcp_input+0x28c>)
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	89db      	ldrh	r3, [r3, #14]
 8012f3e:	b29b      	uxth	r3, r3
 8012f40:	4a33      	ldr	r2, [pc, #204]	; (8013010 <tcp_input+0x28c>)
 8012f42:	6814      	ldr	r4, [r2, #0]
 8012f44:	4618      	mov	r0, r3
 8012f46:	f7fc fd0d 	bl	800f964 <lwip_htons>
 8012f4a:	4603      	mov	r3, r0
 8012f4c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8012f4e:	4b30      	ldr	r3, [pc, #192]	; (8013010 <tcp_input+0x28c>)
 8012f50:	681b      	ldr	r3, [r3, #0]
 8012f52:	899b      	ldrh	r3, [r3, #12]
 8012f54:	b29b      	uxth	r3, r3
 8012f56:	4618      	mov	r0, r3
 8012f58:	f7fc fd04 	bl	800f964 <lwip_htons>
 8012f5c:	4603      	mov	r3, r0
 8012f5e:	b2db      	uxtb	r3, r3
 8012f60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012f64:	b2da      	uxtb	r2, r3
 8012f66:	4b34      	ldr	r3, [pc, #208]	; (8013038 <tcp_input+0x2b4>)
 8012f68:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	891a      	ldrh	r2, [r3, #8]
 8012f6e:	4b33      	ldr	r3, [pc, #204]	; (801303c <tcp_input+0x2b8>)
 8012f70:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8012f72:	4b31      	ldr	r3, [pc, #196]	; (8013038 <tcp_input+0x2b4>)
 8012f74:	781b      	ldrb	r3, [r3, #0]
 8012f76:	f003 0303 	and.w	r3, r3, #3
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d00c      	beq.n	8012f98 <tcp_input+0x214>
    tcplen++;
 8012f7e:	4b2f      	ldr	r3, [pc, #188]	; (801303c <tcp_input+0x2b8>)
 8012f80:	881b      	ldrh	r3, [r3, #0]
 8012f82:	3301      	adds	r3, #1
 8012f84:	b29a      	uxth	r2, r3
 8012f86:	4b2d      	ldr	r3, [pc, #180]	; (801303c <tcp_input+0x2b8>)
 8012f88:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	891a      	ldrh	r2, [r3, #8]
 8012f8e:	4b2b      	ldr	r3, [pc, #172]	; (801303c <tcp_input+0x2b8>)
 8012f90:	881b      	ldrh	r3, [r3, #0]
 8012f92:	429a      	cmp	r2, r3
 8012f94:	f200 82e6 	bhi.w	8013564 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8012f98:	2300      	movs	r3, #0
 8012f9a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012f9c:	4b28      	ldr	r3, [pc, #160]	; (8013040 <tcp_input+0x2bc>)
 8012f9e:	681b      	ldr	r3, [r3, #0]
 8012fa0:	61fb      	str	r3, [r7, #28]
 8012fa2:	e09d      	b.n	80130e0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8012fa4:	69fb      	ldr	r3, [r7, #28]
 8012fa6:	7d1b      	ldrb	r3, [r3, #20]
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d105      	bne.n	8012fb8 <tcp_input+0x234>
 8012fac:	4b15      	ldr	r3, [pc, #84]	; (8013004 <tcp_input+0x280>)
 8012fae:	22fb      	movs	r2, #251	; 0xfb
 8012fb0:	4924      	ldr	r1, [pc, #144]	; (8013044 <tcp_input+0x2c0>)
 8012fb2:	4816      	ldr	r0, [pc, #88]	; (801300c <tcp_input+0x288>)
 8012fb4:	f006 ff90 	bl	8019ed8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8012fb8:	69fb      	ldr	r3, [r7, #28]
 8012fba:	7d1b      	ldrb	r3, [r3, #20]
 8012fbc:	2b0a      	cmp	r3, #10
 8012fbe:	d105      	bne.n	8012fcc <tcp_input+0x248>
 8012fc0:	4b10      	ldr	r3, [pc, #64]	; (8013004 <tcp_input+0x280>)
 8012fc2:	22fc      	movs	r2, #252	; 0xfc
 8012fc4:	4920      	ldr	r1, [pc, #128]	; (8013048 <tcp_input+0x2c4>)
 8012fc6:	4811      	ldr	r0, [pc, #68]	; (801300c <tcp_input+0x288>)
 8012fc8:	f006 ff86 	bl	8019ed8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8012fcc:	69fb      	ldr	r3, [r7, #28]
 8012fce:	7d1b      	ldrb	r3, [r3, #20]
 8012fd0:	2b01      	cmp	r3, #1
 8012fd2:	d105      	bne.n	8012fe0 <tcp_input+0x25c>
 8012fd4:	4b0b      	ldr	r3, [pc, #44]	; (8013004 <tcp_input+0x280>)
 8012fd6:	22fd      	movs	r2, #253	; 0xfd
 8012fd8:	491c      	ldr	r1, [pc, #112]	; (801304c <tcp_input+0x2c8>)
 8012fda:	480c      	ldr	r0, [pc, #48]	; (801300c <tcp_input+0x288>)
 8012fdc:	f006 ff7c 	bl	8019ed8 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012fe0:	69fb      	ldr	r3, [r7, #28]
 8012fe2:	7a1b      	ldrb	r3, [r3, #8]
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	d033      	beq.n	8013050 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012fe8:	69fb      	ldr	r3, [r7, #28]
 8012fea:	7a1a      	ldrb	r2, [r3, #8]
 8012fec:	4b09      	ldr	r3, [pc, #36]	; (8013014 <tcp_input+0x290>)
 8012fee:	685b      	ldr	r3, [r3, #4]
 8012ff0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012ff4:	3301      	adds	r3, #1
 8012ff6:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012ff8:	429a      	cmp	r2, r3
 8012ffa:	d029      	beq.n	8013050 <tcp_input+0x2cc>
      prev = pcb;
 8012ffc:	69fb      	ldr	r3, [r7, #28]
 8012ffe:	61bb      	str	r3, [r7, #24]
      continue;
 8013000:	e06b      	b.n	80130da <tcp_input+0x356>
 8013002:	bf00      	nop
 8013004:	0801dc6c 	.word	0x0801dc6c
 8013008:	0801dca0 	.word	0x0801dca0
 801300c:	0801dcb8 	.word	0x0801dcb8
 8013010:	200070e4 	.word	0x200070e4
 8013014:	200007e0 	.word	0x200007e0
 8013018:	200070e8 	.word	0x200070e8
 801301c:	200070ec 	.word	0x200070ec
 8013020:	200070ea 	.word	0x200070ea
 8013024:	0801dce0 	.word	0x0801dce0
 8013028:	0801dcf0 	.word	0x0801dcf0
 801302c:	0801dcfc 	.word	0x0801dcfc
 8013030:	200070f4 	.word	0x200070f4
 8013034:	200070f8 	.word	0x200070f8
 8013038:	20007100 	.word	0x20007100
 801303c:	200070fe 	.word	0x200070fe
 8013040:	200070c8 	.word	0x200070c8
 8013044:	0801dd1c 	.word	0x0801dd1c
 8013048:	0801dd44 	.word	0x0801dd44
 801304c:	0801dd70 	.word	0x0801dd70
    }

    if (pcb->remote_port == tcphdr->src &&
 8013050:	69fb      	ldr	r3, [r7, #28]
 8013052:	8b1a      	ldrh	r2, [r3, #24]
 8013054:	4b72      	ldr	r3, [pc, #456]	; (8013220 <tcp_input+0x49c>)
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	881b      	ldrh	r3, [r3, #0]
 801305a:	b29b      	uxth	r3, r3
 801305c:	429a      	cmp	r2, r3
 801305e:	d13a      	bne.n	80130d6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8013060:	69fb      	ldr	r3, [r7, #28]
 8013062:	8ada      	ldrh	r2, [r3, #22]
 8013064:	4b6e      	ldr	r3, [pc, #440]	; (8013220 <tcp_input+0x49c>)
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	885b      	ldrh	r3, [r3, #2]
 801306a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 801306c:	429a      	cmp	r2, r3
 801306e:	d132      	bne.n	80130d6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013070:	69fb      	ldr	r3, [r7, #28]
 8013072:	685a      	ldr	r2, [r3, #4]
 8013074:	4b6b      	ldr	r3, [pc, #428]	; (8013224 <tcp_input+0x4a0>)
 8013076:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8013078:	429a      	cmp	r2, r3
 801307a:	d12c      	bne.n	80130d6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801307c:	69fb      	ldr	r3, [r7, #28]
 801307e:	681a      	ldr	r2, [r3, #0]
 8013080:	4b68      	ldr	r3, [pc, #416]	; (8013224 <tcp_input+0x4a0>)
 8013082:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013084:	429a      	cmp	r2, r3
 8013086:	d126      	bne.n	80130d6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8013088:	69fb      	ldr	r3, [r7, #28]
 801308a:	68db      	ldr	r3, [r3, #12]
 801308c:	69fa      	ldr	r2, [r7, #28]
 801308e:	429a      	cmp	r2, r3
 8013090:	d106      	bne.n	80130a0 <tcp_input+0x31c>
 8013092:	4b65      	ldr	r3, [pc, #404]	; (8013228 <tcp_input+0x4a4>)
 8013094:	f240 120d 	movw	r2, #269	; 0x10d
 8013098:	4964      	ldr	r1, [pc, #400]	; (801322c <tcp_input+0x4a8>)
 801309a:	4865      	ldr	r0, [pc, #404]	; (8013230 <tcp_input+0x4ac>)
 801309c:	f006 ff1c 	bl	8019ed8 <iprintf>
      if (prev != NULL) {
 80130a0:	69bb      	ldr	r3, [r7, #24]
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	d00a      	beq.n	80130bc <tcp_input+0x338>
        prev->next = pcb->next;
 80130a6:	69fb      	ldr	r3, [r7, #28]
 80130a8:	68da      	ldr	r2, [r3, #12]
 80130aa:	69bb      	ldr	r3, [r7, #24]
 80130ac:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80130ae:	4b61      	ldr	r3, [pc, #388]	; (8013234 <tcp_input+0x4b0>)
 80130b0:	681a      	ldr	r2, [r3, #0]
 80130b2:	69fb      	ldr	r3, [r7, #28]
 80130b4:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80130b6:	4a5f      	ldr	r2, [pc, #380]	; (8013234 <tcp_input+0x4b0>)
 80130b8:	69fb      	ldr	r3, [r7, #28]
 80130ba:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80130bc:	69fb      	ldr	r3, [r7, #28]
 80130be:	68db      	ldr	r3, [r3, #12]
 80130c0:	69fa      	ldr	r2, [r7, #28]
 80130c2:	429a      	cmp	r2, r3
 80130c4:	d111      	bne.n	80130ea <tcp_input+0x366>
 80130c6:	4b58      	ldr	r3, [pc, #352]	; (8013228 <tcp_input+0x4a4>)
 80130c8:	f240 1215 	movw	r2, #277	; 0x115
 80130cc:	495a      	ldr	r1, [pc, #360]	; (8013238 <tcp_input+0x4b4>)
 80130ce:	4858      	ldr	r0, [pc, #352]	; (8013230 <tcp_input+0x4ac>)
 80130d0:	f006 ff02 	bl	8019ed8 <iprintf>
      break;
 80130d4:	e009      	b.n	80130ea <tcp_input+0x366>
    }
    prev = pcb;
 80130d6:	69fb      	ldr	r3, [r7, #28]
 80130d8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80130da:	69fb      	ldr	r3, [r7, #28]
 80130dc:	68db      	ldr	r3, [r3, #12]
 80130de:	61fb      	str	r3, [r7, #28]
 80130e0:	69fb      	ldr	r3, [r7, #28]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	f47f af5e 	bne.w	8012fa4 <tcp_input+0x220>
 80130e8:	e000      	b.n	80130ec <tcp_input+0x368>
      break;
 80130ea:	bf00      	nop
  }

  if (pcb == NULL) {
 80130ec:	69fb      	ldr	r3, [r7, #28]
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	f040 80aa 	bne.w	8013248 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80130f4:	4b51      	ldr	r3, [pc, #324]	; (801323c <tcp_input+0x4b8>)
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	61fb      	str	r3, [r7, #28]
 80130fa:	e03f      	b.n	801317c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80130fc:	69fb      	ldr	r3, [r7, #28]
 80130fe:	7d1b      	ldrb	r3, [r3, #20]
 8013100:	2b0a      	cmp	r3, #10
 8013102:	d006      	beq.n	8013112 <tcp_input+0x38e>
 8013104:	4b48      	ldr	r3, [pc, #288]	; (8013228 <tcp_input+0x4a4>)
 8013106:	f240 121f 	movw	r2, #287	; 0x11f
 801310a:	494d      	ldr	r1, [pc, #308]	; (8013240 <tcp_input+0x4bc>)
 801310c:	4848      	ldr	r0, [pc, #288]	; (8013230 <tcp_input+0x4ac>)
 801310e:	f006 fee3 	bl	8019ed8 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013112:	69fb      	ldr	r3, [r7, #28]
 8013114:	7a1b      	ldrb	r3, [r3, #8]
 8013116:	2b00      	cmp	r3, #0
 8013118:	d009      	beq.n	801312e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801311a:	69fb      	ldr	r3, [r7, #28]
 801311c:	7a1a      	ldrb	r2, [r3, #8]
 801311e:	4b41      	ldr	r3, [pc, #260]	; (8013224 <tcp_input+0x4a0>)
 8013120:	685b      	ldr	r3, [r3, #4]
 8013122:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013126:	3301      	adds	r3, #1
 8013128:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801312a:	429a      	cmp	r2, r3
 801312c:	d122      	bne.n	8013174 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801312e:	69fb      	ldr	r3, [r7, #28]
 8013130:	8b1a      	ldrh	r2, [r3, #24]
 8013132:	4b3b      	ldr	r3, [pc, #236]	; (8013220 <tcp_input+0x49c>)
 8013134:	681b      	ldr	r3, [r3, #0]
 8013136:	881b      	ldrh	r3, [r3, #0]
 8013138:	b29b      	uxth	r3, r3
 801313a:	429a      	cmp	r2, r3
 801313c:	d11b      	bne.n	8013176 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801313e:	69fb      	ldr	r3, [r7, #28]
 8013140:	8ada      	ldrh	r2, [r3, #22]
 8013142:	4b37      	ldr	r3, [pc, #220]	; (8013220 <tcp_input+0x49c>)
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	885b      	ldrh	r3, [r3, #2]
 8013148:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801314a:	429a      	cmp	r2, r3
 801314c:	d113      	bne.n	8013176 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801314e:	69fb      	ldr	r3, [r7, #28]
 8013150:	685a      	ldr	r2, [r3, #4]
 8013152:	4b34      	ldr	r3, [pc, #208]	; (8013224 <tcp_input+0x4a0>)
 8013154:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8013156:	429a      	cmp	r2, r3
 8013158:	d10d      	bne.n	8013176 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801315a:	69fb      	ldr	r3, [r7, #28]
 801315c:	681a      	ldr	r2, [r3, #0]
 801315e:	4b31      	ldr	r3, [pc, #196]	; (8013224 <tcp_input+0x4a0>)
 8013160:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013162:	429a      	cmp	r2, r3
 8013164:	d107      	bne.n	8013176 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8013166:	69f8      	ldr	r0, [r7, #28]
 8013168:	f000 fb56 	bl	8013818 <tcp_timewait_input>
        }
        pbuf_free(p);
 801316c:	6878      	ldr	r0, [r7, #4]
 801316e:	f7fd ffdd 	bl	801112c <pbuf_free>
        return;
 8013172:	e1fd      	b.n	8013570 <tcp_input+0x7ec>
        continue;
 8013174:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013176:	69fb      	ldr	r3, [r7, #28]
 8013178:	68db      	ldr	r3, [r3, #12]
 801317a:	61fb      	str	r3, [r7, #28]
 801317c:	69fb      	ldr	r3, [r7, #28]
 801317e:	2b00      	cmp	r3, #0
 8013180:	d1bc      	bne.n	80130fc <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8013182:	2300      	movs	r3, #0
 8013184:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013186:	4b2f      	ldr	r3, [pc, #188]	; (8013244 <tcp_input+0x4c0>)
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	617b      	str	r3, [r7, #20]
 801318c:	e02a      	b.n	80131e4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801318e:	697b      	ldr	r3, [r7, #20]
 8013190:	7a1b      	ldrb	r3, [r3, #8]
 8013192:	2b00      	cmp	r3, #0
 8013194:	d00c      	beq.n	80131b0 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013196:	697b      	ldr	r3, [r7, #20]
 8013198:	7a1a      	ldrb	r2, [r3, #8]
 801319a:	4b22      	ldr	r3, [pc, #136]	; (8013224 <tcp_input+0x4a0>)
 801319c:	685b      	ldr	r3, [r3, #4]
 801319e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80131a2:	3301      	adds	r3, #1
 80131a4:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80131a6:	429a      	cmp	r2, r3
 80131a8:	d002      	beq.n	80131b0 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80131aa:	697b      	ldr	r3, [r7, #20]
 80131ac:	61bb      	str	r3, [r7, #24]
        continue;
 80131ae:	e016      	b.n	80131de <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80131b0:	697b      	ldr	r3, [r7, #20]
 80131b2:	8ada      	ldrh	r2, [r3, #22]
 80131b4:	4b1a      	ldr	r3, [pc, #104]	; (8013220 <tcp_input+0x49c>)
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	885b      	ldrh	r3, [r3, #2]
 80131ba:	b29b      	uxth	r3, r3
 80131bc:	429a      	cmp	r2, r3
 80131be:	d10c      	bne.n	80131da <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80131c0:	697b      	ldr	r3, [r7, #20]
 80131c2:	681a      	ldr	r2, [r3, #0]
 80131c4:	4b17      	ldr	r3, [pc, #92]	; (8013224 <tcp_input+0x4a0>)
 80131c6:	695b      	ldr	r3, [r3, #20]
 80131c8:	429a      	cmp	r2, r3
 80131ca:	d00f      	beq.n	80131ec <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80131cc:	697b      	ldr	r3, [r7, #20]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d00d      	beq.n	80131ee <tcp_input+0x46a>
 80131d2:	697b      	ldr	r3, [r7, #20]
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	d009      	beq.n	80131ee <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80131da:	697b      	ldr	r3, [r7, #20]
 80131dc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80131de:	697b      	ldr	r3, [r7, #20]
 80131e0:	68db      	ldr	r3, [r3, #12]
 80131e2:	617b      	str	r3, [r7, #20]
 80131e4:	697b      	ldr	r3, [r7, #20]
 80131e6:	2b00      	cmp	r3, #0
 80131e8:	d1d1      	bne.n	801318e <tcp_input+0x40a>
 80131ea:	e000      	b.n	80131ee <tcp_input+0x46a>
            break;
 80131ec:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80131ee:	697b      	ldr	r3, [r7, #20]
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d029      	beq.n	8013248 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80131f4:	69bb      	ldr	r3, [r7, #24]
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d00a      	beq.n	8013210 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80131fa:	697b      	ldr	r3, [r7, #20]
 80131fc:	68da      	ldr	r2, [r3, #12]
 80131fe:	69bb      	ldr	r3, [r7, #24]
 8013200:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8013202:	4b10      	ldr	r3, [pc, #64]	; (8013244 <tcp_input+0x4c0>)
 8013204:	681a      	ldr	r2, [r3, #0]
 8013206:	697b      	ldr	r3, [r7, #20]
 8013208:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801320a:	4a0e      	ldr	r2, [pc, #56]	; (8013244 <tcp_input+0x4c0>)
 801320c:	697b      	ldr	r3, [r7, #20]
 801320e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8013210:	6978      	ldr	r0, [r7, #20]
 8013212:	f000 fa03 	bl	801361c <tcp_listen_input>
      }
      pbuf_free(p);
 8013216:	6878      	ldr	r0, [r7, #4]
 8013218:	f7fd ff88 	bl	801112c <pbuf_free>
      return;
 801321c:	e1a8      	b.n	8013570 <tcp_input+0x7ec>
 801321e:	bf00      	nop
 8013220:	200070e4 	.word	0x200070e4
 8013224:	200007e0 	.word	0x200007e0
 8013228:	0801dc6c 	.word	0x0801dc6c
 801322c:	0801dd98 	.word	0x0801dd98
 8013230:	0801dcb8 	.word	0x0801dcb8
 8013234:	200070c8 	.word	0x200070c8
 8013238:	0801ddc4 	.word	0x0801ddc4
 801323c:	200070cc 	.word	0x200070cc
 8013240:	0801ddf0 	.word	0x0801ddf0
 8013244:	200070c4 	.word	0x200070c4
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8013248:	69fb      	ldr	r3, [r7, #28]
 801324a:	2b00      	cmp	r3, #0
 801324c:	f000 8158 	beq.w	8013500 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8013250:	4b95      	ldr	r3, [pc, #596]	; (80134a8 <tcp_input+0x724>)
 8013252:	2200      	movs	r2, #0
 8013254:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	891a      	ldrh	r2, [r3, #8]
 801325a:	4b93      	ldr	r3, [pc, #588]	; (80134a8 <tcp_input+0x724>)
 801325c:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801325e:	4a92      	ldr	r2, [pc, #584]	; (80134a8 <tcp_input+0x724>)
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8013264:	4b91      	ldr	r3, [pc, #580]	; (80134ac <tcp_input+0x728>)
 8013266:	681b      	ldr	r3, [r3, #0]
 8013268:	4a8f      	ldr	r2, [pc, #572]	; (80134a8 <tcp_input+0x724>)
 801326a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 801326c:	4b90      	ldr	r3, [pc, #576]	; (80134b0 <tcp_input+0x72c>)
 801326e:	2200      	movs	r2, #0
 8013270:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8013272:	4b90      	ldr	r3, [pc, #576]	; (80134b4 <tcp_input+0x730>)
 8013274:	2200      	movs	r2, #0
 8013276:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8013278:	4b8f      	ldr	r3, [pc, #572]	; (80134b8 <tcp_input+0x734>)
 801327a:	2200      	movs	r2, #0
 801327c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801327e:	4b8f      	ldr	r3, [pc, #572]	; (80134bc <tcp_input+0x738>)
 8013280:	781b      	ldrb	r3, [r3, #0]
 8013282:	f003 0308 	and.w	r3, r3, #8
 8013286:	2b00      	cmp	r3, #0
 8013288:	d006      	beq.n	8013298 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	7b5b      	ldrb	r3, [r3, #13]
 801328e:	f043 0301 	orr.w	r3, r3, #1
 8013292:	b2da      	uxtb	r2, r3
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8013298:	69fb      	ldr	r3, [r7, #28]
 801329a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801329c:	2b00      	cmp	r3, #0
 801329e:	d017      	beq.n	80132d0 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80132a0:	69f8      	ldr	r0, [r7, #28]
 80132a2:	f7ff f927 	bl	80124f4 <tcp_process_refused_data>
 80132a6:	4603      	mov	r3, r0
 80132a8:	f113 0f0d 	cmn.w	r3, #13
 80132ac:	d007      	beq.n	80132be <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80132ae:	69fb      	ldr	r3, [r7, #28]
 80132b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d00c      	beq.n	80132d0 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80132b6:	4b82      	ldr	r3, [pc, #520]	; (80134c0 <tcp_input+0x73c>)
 80132b8:	881b      	ldrh	r3, [r3, #0]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d008      	beq.n	80132d0 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80132be:	69fb      	ldr	r3, [r7, #28]
 80132c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	f040 80e4 	bne.w	8013490 <tcp_input+0x70c>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80132c8:	69f8      	ldr	r0, [r7, #28]
 80132ca:	f003 f9ad 	bl	8016628 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80132ce:	e0df      	b.n	8013490 <tcp_input+0x70c>
      }
    }
    tcp_input_pcb = pcb;
 80132d0:	4a7c      	ldr	r2, [pc, #496]	; (80134c4 <tcp_input+0x740>)
 80132d2:	69fb      	ldr	r3, [r7, #28]
 80132d4:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80132d6:	69f8      	ldr	r0, [r7, #28]
 80132d8:	f000 fb18 	bl	801390c <tcp_process>
 80132dc:	4603      	mov	r3, r0
 80132de:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80132e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80132e4:	f113 0f0d 	cmn.w	r3, #13
 80132e8:	f000 80d4 	beq.w	8013494 <tcp_input+0x710>
      if (recv_flags & TF_RESET) {
 80132ec:	4b71      	ldr	r3, [pc, #452]	; (80134b4 <tcp_input+0x730>)
 80132ee:	781b      	ldrb	r3, [r3, #0]
 80132f0:	f003 0308 	and.w	r3, r3, #8
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	d015      	beq.n	8013324 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80132f8:	69fb      	ldr	r3, [r7, #28]
 80132fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80132fe:	2b00      	cmp	r3, #0
 8013300:	d008      	beq.n	8013314 <tcp_input+0x590>
 8013302:	69fb      	ldr	r3, [r7, #28]
 8013304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013308:	69fa      	ldr	r2, [r7, #28]
 801330a:	6912      	ldr	r2, [r2, #16]
 801330c:	f06f 010d 	mvn.w	r1, #13
 8013310:	4610      	mov	r0, r2
 8013312:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013314:	69f9      	ldr	r1, [r7, #28]
 8013316:	486c      	ldr	r0, [pc, #432]	; (80134c8 <tcp_input+0x744>)
 8013318:	f7ff fbbc 	bl	8012a94 <tcp_pcb_remove>
        tcp_free(pcb);
 801331c:	69f8      	ldr	r0, [r7, #28]
 801331e:	f7fe f9a5 	bl	801166c <tcp_free>
 8013322:	e0da      	b.n	80134da <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8013324:	2300      	movs	r3, #0
 8013326:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8013328:	4b63      	ldr	r3, [pc, #396]	; (80134b8 <tcp_input+0x734>)
 801332a:	881b      	ldrh	r3, [r3, #0]
 801332c:	2b00      	cmp	r3, #0
 801332e:	d01d      	beq.n	801336c <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8013330:	4b61      	ldr	r3, [pc, #388]	; (80134b8 <tcp_input+0x734>)
 8013332:	881b      	ldrh	r3, [r3, #0]
 8013334:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8013336:	69fb      	ldr	r3, [r7, #28]
 8013338:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801333c:	2b00      	cmp	r3, #0
 801333e:	d00a      	beq.n	8013356 <tcp_input+0x5d2>
 8013340:	69fb      	ldr	r3, [r7, #28]
 8013342:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013346:	69fa      	ldr	r2, [r7, #28]
 8013348:	6910      	ldr	r0, [r2, #16]
 801334a:	89fa      	ldrh	r2, [r7, #14]
 801334c:	69f9      	ldr	r1, [r7, #28]
 801334e:	4798      	blx	r3
 8013350:	4603      	mov	r3, r0
 8013352:	74fb      	strb	r3, [r7, #19]
 8013354:	e001      	b.n	801335a <tcp_input+0x5d6>
 8013356:	2300      	movs	r3, #0
 8013358:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801335a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801335e:	f113 0f0d 	cmn.w	r3, #13
 8013362:	f000 8099 	beq.w	8013498 <tcp_input+0x714>
              goto aborted;
            }
          }
          recv_acked = 0;
 8013366:	4b54      	ldr	r3, [pc, #336]	; (80134b8 <tcp_input+0x734>)
 8013368:	2200      	movs	r2, #0
 801336a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 801336c:	69f8      	ldr	r0, [r7, #28]
 801336e:	f000 f915 	bl	801359c <tcp_input_delayed_close>
 8013372:	4603      	mov	r3, r0
 8013374:	2b00      	cmp	r3, #0
 8013376:	f040 8091 	bne.w	801349c <tcp_input+0x718>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801337a:	4b4d      	ldr	r3, [pc, #308]	; (80134b0 <tcp_input+0x72c>)
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	2b00      	cmp	r3, #0
 8013380:	d041      	beq.n	8013406 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8013382:	69fb      	ldr	r3, [r7, #28]
 8013384:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013386:	2b00      	cmp	r3, #0
 8013388:	d006      	beq.n	8013398 <tcp_input+0x614>
 801338a:	4b50      	ldr	r3, [pc, #320]	; (80134cc <tcp_input+0x748>)
 801338c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8013390:	494f      	ldr	r1, [pc, #316]	; (80134d0 <tcp_input+0x74c>)
 8013392:	4850      	ldr	r0, [pc, #320]	; (80134d4 <tcp_input+0x750>)
 8013394:	f006 fda0 	bl	8019ed8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8013398:	69fb      	ldr	r3, [r7, #28]
 801339a:	8b5b      	ldrh	r3, [r3, #26]
 801339c:	f003 0310 	and.w	r3, r3, #16
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	d008      	beq.n	80133b6 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80133a4:	4b42      	ldr	r3, [pc, #264]	; (80134b0 <tcp_input+0x72c>)
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	4618      	mov	r0, r3
 80133aa:	f7fd febf 	bl	801112c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80133ae:	69f8      	ldr	r0, [r7, #28]
 80133b0:	f7fe fc44 	bl	8011c3c <tcp_abort>
            goto aborted;
 80133b4:	e091      	b.n	80134da <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80133b6:	69fb      	ldr	r3, [r7, #28]
 80133b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d00c      	beq.n	80133da <tcp_input+0x656>
 80133c0:	69fb      	ldr	r3, [r7, #28]
 80133c2:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80133c6:	69fb      	ldr	r3, [r7, #28]
 80133c8:	6918      	ldr	r0, [r3, #16]
 80133ca:	4b39      	ldr	r3, [pc, #228]	; (80134b0 <tcp_input+0x72c>)
 80133cc:	681a      	ldr	r2, [r3, #0]
 80133ce:	2300      	movs	r3, #0
 80133d0:	69f9      	ldr	r1, [r7, #28]
 80133d2:	47a0      	blx	r4
 80133d4:	4603      	mov	r3, r0
 80133d6:	74fb      	strb	r3, [r7, #19]
 80133d8:	e008      	b.n	80133ec <tcp_input+0x668>
 80133da:	4b35      	ldr	r3, [pc, #212]	; (80134b0 <tcp_input+0x72c>)
 80133dc:	681a      	ldr	r2, [r3, #0]
 80133de:	2300      	movs	r3, #0
 80133e0:	69f9      	ldr	r1, [r7, #28]
 80133e2:	2000      	movs	r0, #0
 80133e4:	f7ff f95e 	bl	80126a4 <tcp_recv_null>
 80133e8:	4603      	mov	r3, r0
 80133ea:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80133ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80133f0:	f113 0f0d 	cmn.w	r3, #13
 80133f4:	d054      	beq.n	80134a0 <tcp_input+0x71c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80133f6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d003      	beq.n	8013406 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80133fe:	4b2c      	ldr	r3, [pc, #176]	; (80134b0 <tcp_input+0x72c>)
 8013400:	681a      	ldr	r2, [r3, #0]
 8013402:	69fb      	ldr	r3, [r7, #28]
 8013404:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8013406:	4b2b      	ldr	r3, [pc, #172]	; (80134b4 <tcp_input+0x730>)
 8013408:	781b      	ldrb	r3, [r3, #0]
 801340a:	f003 0320 	and.w	r3, r3, #32
 801340e:	2b00      	cmp	r3, #0
 8013410:	d031      	beq.n	8013476 <tcp_input+0x6f2>
          if (pcb->refused_data != NULL) {
 8013412:	69fb      	ldr	r3, [r7, #28]
 8013414:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013416:	2b00      	cmp	r3, #0
 8013418:	d009      	beq.n	801342e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801341a:	69fb      	ldr	r3, [r7, #28]
 801341c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801341e:	7b5a      	ldrb	r2, [r3, #13]
 8013420:	69fb      	ldr	r3, [r7, #28]
 8013422:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013424:	f042 0220 	orr.w	r2, r2, #32
 8013428:	b2d2      	uxtb	r2, r2
 801342a:	735a      	strb	r2, [r3, #13]
 801342c:	e023      	b.n	8013476 <tcp_input+0x6f2>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801342e:	69fb      	ldr	r3, [r7, #28]
 8013430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013432:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8013436:	4293      	cmp	r3, r2
 8013438:	d005      	beq.n	8013446 <tcp_input+0x6c2>
              pcb->rcv_wnd++;
 801343a:	69fb      	ldr	r3, [r7, #28]
 801343c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801343e:	3301      	adds	r3, #1
 8013440:	b29a      	uxth	r2, r3
 8013442:	69fb      	ldr	r3, [r7, #28]
 8013444:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8013446:	69fb      	ldr	r3, [r7, #28]
 8013448:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801344c:	2b00      	cmp	r3, #0
 801344e:	d00b      	beq.n	8013468 <tcp_input+0x6e4>
 8013450:	69fb      	ldr	r3, [r7, #28]
 8013452:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013456:	69fb      	ldr	r3, [r7, #28]
 8013458:	6918      	ldr	r0, [r3, #16]
 801345a:	2300      	movs	r3, #0
 801345c:	2200      	movs	r2, #0
 801345e:	69f9      	ldr	r1, [r7, #28]
 8013460:	47a0      	blx	r4
 8013462:	4603      	mov	r3, r0
 8013464:	74fb      	strb	r3, [r7, #19]
 8013466:	e001      	b.n	801346c <tcp_input+0x6e8>
 8013468:	2300      	movs	r3, #0
 801346a:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801346c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013470:	f113 0f0d 	cmn.w	r3, #13
 8013474:	d016      	beq.n	80134a4 <tcp_input+0x720>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8013476:	4b13      	ldr	r3, [pc, #76]	; (80134c4 <tcp_input+0x740>)
 8013478:	2200      	movs	r2, #0
 801347a:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801347c:	69f8      	ldr	r0, [r7, #28]
 801347e:	f000 f88d 	bl	801359c <tcp_input_delayed_close>
 8013482:	4603      	mov	r3, r0
 8013484:	2b00      	cmp	r3, #0
 8013486:	d127      	bne.n	80134d8 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8013488:	69f8      	ldr	r0, [r7, #28]
 801348a:	f002 fac7 	bl	8015a1c <tcp_output>
 801348e:	e024      	b.n	80134da <tcp_input+0x756>
        goto aborted;
 8013490:	bf00      	nop
 8013492:	e022      	b.n	80134da <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8013494:	bf00      	nop
 8013496:	e020      	b.n	80134da <tcp_input+0x756>
              goto aborted;
 8013498:	bf00      	nop
 801349a:	e01e      	b.n	80134da <tcp_input+0x756>
          goto aborted;
 801349c:	bf00      	nop
 801349e:	e01c      	b.n	80134da <tcp_input+0x756>
            goto aborted;
 80134a0:	bf00      	nop
 80134a2:	e01a      	b.n	80134da <tcp_input+0x756>
              goto aborted;
 80134a4:	bf00      	nop
 80134a6:	e018      	b.n	80134da <tcp_input+0x756>
 80134a8:	200070d4 	.word	0x200070d4
 80134ac:	200070e4 	.word	0x200070e4
 80134b0:	20007104 	.word	0x20007104
 80134b4:	20007101 	.word	0x20007101
 80134b8:	200070fc 	.word	0x200070fc
 80134bc:	20007100 	.word	0x20007100
 80134c0:	200070fe 	.word	0x200070fe
 80134c4:	20007108 	.word	0x20007108
 80134c8:	200070c8 	.word	0x200070c8
 80134cc:	0801dc6c 	.word	0x0801dc6c
 80134d0:	0801de20 	.word	0x0801de20
 80134d4:	0801dcb8 	.word	0x0801dcb8
          goto aborted;
 80134d8:	bf00      	nop
    tcp_input_pcb = NULL;
 80134da:	4b27      	ldr	r3, [pc, #156]	; (8013578 <tcp_input+0x7f4>)
 80134dc:	2200      	movs	r2, #0
 80134de:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80134e0:	4b26      	ldr	r3, [pc, #152]	; (801357c <tcp_input+0x7f8>)
 80134e2:	2200      	movs	r2, #0
 80134e4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80134e6:	4b26      	ldr	r3, [pc, #152]	; (8013580 <tcp_input+0x7fc>)
 80134e8:	685b      	ldr	r3, [r3, #4]
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d03f      	beq.n	801356e <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80134ee:	4b24      	ldr	r3, [pc, #144]	; (8013580 <tcp_input+0x7fc>)
 80134f0:	685b      	ldr	r3, [r3, #4]
 80134f2:	4618      	mov	r0, r3
 80134f4:	f7fd fe1a 	bl	801112c <pbuf_free>
      inseg.p = NULL;
 80134f8:	4b21      	ldr	r3, [pc, #132]	; (8013580 <tcp_input+0x7fc>)
 80134fa:	2200      	movs	r2, #0
 80134fc:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80134fe:	e036      	b.n	801356e <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8013500:	4b20      	ldr	r3, [pc, #128]	; (8013584 <tcp_input+0x800>)
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	899b      	ldrh	r3, [r3, #12]
 8013506:	b29b      	uxth	r3, r3
 8013508:	4618      	mov	r0, r3
 801350a:	f7fc fa2b 	bl	800f964 <lwip_htons>
 801350e:	4603      	mov	r3, r0
 8013510:	b2db      	uxtb	r3, r3
 8013512:	f003 0304 	and.w	r3, r3, #4
 8013516:	2b00      	cmp	r3, #0
 8013518:	d118      	bne.n	801354c <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801351a:	4b1b      	ldr	r3, [pc, #108]	; (8013588 <tcp_input+0x804>)
 801351c:	6819      	ldr	r1, [r3, #0]
 801351e:	4b1b      	ldr	r3, [pc, #108]	; (801358c <tcp_input+0x808>)
 8013520:	881b      	ldrh	r3, [r3, #0]
 8013522:	461a      	mov	r2, r3
 8013524:	4b1a      	ldr	r3, [pc, #104]	; (8013590 <tcp_input+0x80c>)
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801352a:	4b16      	ldr	r3, [pc, #88]	; (8013584 <tcp_input+0x800>)
 801352c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801352e:	885b      	ldrh	r3, [r3, #2]
 8013530:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013532:	4a14      	ldr	r2, [pc, #80]	; (8013584 <tcp_input+0x800>)
 8013534:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013536:	8812      	ldrh	r2, [r2, #0]
 8013538:	b292      	uxth	r2, r2
 801353a:	9202      	str	r2, [sp, #8]
 801353c:	9301      	str	r3, [sp, #4]
 801353e:	4b15      	ldr	r3, [pc, #84]	; (8013594 <tcp_input+0x810>)
 8013540:	9300      	str	r3, [sp, #0]
 8013542:	4b15      	ldr	r3, [pc, #84]	; (8013598 <tcp_input+0x814>)
 8013544:	4602      	mov	r2, r0
 8013546:	2000      	movs	r0, #0
 8013548:	f003 f81c 	bl	8016584 <tcp_rst>
    pbuf_free(p);
 801354c:	6878      	ldr	r0, [r7, #4]
 801354e:	f7fd fded 	bl	801112c <pbuf_free>
  return;
 8013552:	e00c      	b.n	801356e <tcp_input+0x7ea>
    goto dropped;
 8013554:	bf00      	nop
 8013556:	e006      	b.n	8013566 <tcp_input+0x7e2>
    goto dropped;
 8013558:	bf00      	nop
 801355a:	e004      	b.n	8013566 <tcp_input+0x7e2>
    goto dropped;
 801355c:	bf00      	nop
 801355e:	e002      	b.n	8013566 <tcp_input+0x7e2>
      goto dropped;
 8013560:	bf00      	nop
 8013562:	e000      	b.n	8013566 <tcp_input+0x7e2>
      goto dropped;
 8013564:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8013566:	6878      	ldr	r0, [r7, #4]
 8013568:	f7fd fde0 	bl	801112c <pbuf_free>
 801356c:	e000      	b.n	8013570 <tcp_input+0x7ec>
  return;
 801356e:	bf00      	nop
}
 8013570:	3724      	adds	r7, #36	; 0x24
 8013572:	46bd      	mov	sp, r7
 8013574:	bd90      	pop	{r4, r7, pc}
 8013576:	bf00      	nop
 8013578:	20007108 	.word	0x20007108
 801357c:	20007104 	.word	0x20007104
 8013580:	200070d4 	.word	0x200070d4
 8013584:	200070e4 	.word	0x200070e4
 8013588:	200070f8 	.word	0x200070f8
 801358c:	200070fe 	.word	0x200070fe
 8013590:	200070f4 	.word	0x200070f4
 8013594:	200007f0 	.word	0x200007f0
 8013598:	200007f4 	.word	0x200007f4

0801359c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 801359c:	b580      	push	{r7, lr}
 801359e:	b082      	sub	sp, #8
 80135a0:	af00      	add	r7, sp, #0
 80135a2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d106      	bne.n	80135b8 <tcp_input_delayed_close+0x1c>
 80135aa:	4b17      	ldr	r3, [pc, #92]	; (8013608 <tcp_input_delayed_close+0x6c>)
 80135ac:	f240 225a 	movw	r2, #602	; 0x25a
 80135b0:	4916      	ldr	r1, [pc, #88]	; (801360c <tcp_input_delayed_close+0x70>)
 80135b2:	4817      	ldr	r0, [pc, #92]	; (8013610 <tcp_input_delayed_close+0x74>)
 80135b4:	f006 fc90 	bl	8019ed8 <iprintf>

  if (recv_flags & TF_CLOSED) {
 80135b8:	4b16      	ldr	r3, [pc, #88]	; (8013614 <tcp_input_delayed_close+0x78>)
 80135ba:	781b      	ldrb	r3, [r3, #0]
 80135bc:	f003 0310 	and.w	r3, r3, #16
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	d01c      	beq.n	80135fe <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	8b5b      	ldrh	r3, [r3, #26]
 80135c8:	f003 0310 	and.w	r3, r3, #16
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d10d      	bne.n	80135ec <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d008      	beq.n	80135ec <tcp_input_delayed_close+0x50>
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80135e0:	687a      	ldr	r2, [r7, #4]
 80135e2:	6912      	ldr	r2, [r2, #16]
 80135e4:	f06f 010e 	mvn.w	r1, #14
 80135e8:	4610      	mov	r0, r2
 80135ea:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80135ec:	6879      	ldr	r1, [r7, #4]
 80135ee:	480a      	ldr	r0, [pc, #40]	; (8013618 <tcp_input_delayed_close+0x7c>)
 80135f0:	f7ff fa50 	bl	8012a94 <tcp_pcb_remove>
    tcp_free(pcb);
 80135f4:	6878      	ldr	r0, [r7, #4]
 80135f6:	f7fe f839 	bl	801166c <tcp_free>
    return 1;
 80135fa:	2301      	movs	r3, #1
 80135fc:	e000      	b.n	8013600 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80135fe:	2300      	movs	r3, #0
}
 8013600:	4618      	mov	r0, r3
 8013602:	3708      	adds	r7, #8
 8013604:	46bd      	mov	sp, r7
 8013606:	bd80      	pop	{r7, pc}
 8013608:	0801dc6c 	.word	0x0801dc6c
 801360c:	0801de3c 	.word	0x0801de3c
 8013610:	0801dcb8 	.word	0x0801dcb8
 8013614:	20007101 	.word	0x20007101
 8013618:	200070c8 	.word	0x200070c8

0801361c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 801361c:	b590      	push	{r4, r7, lr}
 801361e:	b08b      	sub	sp, #44	; 0x2c
 8013620:	af04      	add	r7, sp, #16
 8013622:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8013624:	4b6f      	ldr	r3, [pc, #444]	; (80137e4 <tcp_listen_input+0x1c8>)
 8013626:	781b      	ldrb	r3, [r3, #0]
 8013628:	f003 0304 	and.w	r3, r3, #4
 801362c:	2b00      	cmp	r3, #0
 801362e:	f040 80d2 	bne.w	80137d6 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	2b00      	cmp	r3, #0
 8013636:	d106      	bne.n	8013646 <tcp_listen_input+0x2a>
 8013638:	4b6b      	ldr	r3, [pc, #428]	; (80137e8 <tcp_listen_input+0x1cc>)
 801363a:	f240 2281 	movw	r2, #641	; 0x281
 801363e:	496b      	ldr	r1, [pc, #428]	; (80137ec <tcp_listen_input+0x1d0>)
 8013640:	486b      	ldr	r0, [pc, #428]	; (80137f0 <tcp_listen_input+0x1d4>)
 8013642:	f006 fc49 	bl	8019ed8 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8013646:	4b67      	ldr	r3, [pc, #412]	; (80137e4 <tcp_listen_input+0x1c8>)
 8013648:	781b      	ldrb	r3, [r3, #0]
 801364a:	f003 0310 	and.w	r3, r3, #16
 801364e:	2b00      	cmp	r3, #0
 8013650:	d019      	beq.n	8013686 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013652:	4b68      	ldr	r3, [pc, #416]	; (80137f4 <tcp_listen_input+0x1d8>)
 8013654:	6819      	ldr	r1, [r3, #0]
 8013656:	4b68      	ldr	r3, [pc, #416]	; (80137f8 <tcp_listen_input+0x1dc>)
 8013658:	881b      	ldrh	r3, [r3, #0]
 801365a:	461a      	mov	r2, r3
 801365c:	4b67      	ldr	r3, [pc, #412]	; (80137fc <tcp_listen_input+0x1e0>)
 801365e:	681b      	ldr	r3, [r3, #0]
 8013660:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013662:	4b67      	ldr	r3, [pc, #412]	; (8013800 <tcp_listen_input+0x1e4>)
 8013664:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013666:	885b      	ldrh	r3, [r3, #2]
 8013668:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801366a:	4a65      	ldr	r2, [pc, #404]	; (8013800 <tcp_listen_input+0x1e4>)
 801366c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801366e:	8812      	ldrh	r2, [r2, #0]
 8013670:	b292      	uxth	r2, r2
 8013672:	9202      	str	r2, [sp, #8]
 8013674:	9301      	str	r3, [sp, #4]
 8013676:	4b63      	ldr	r3, [pc, #396]	; (8013804 <tcp_listen_input+0x1e8>)
 8013678:	9300      	str	r3, [sp, #0]
 801367a:	4b63      	ldr	r3, [pc, #396]	; (8013808 <tcp_listen_input+0x1ec>)
 801367c:	4602      	mov	r2, r0
 801367e:	6878      	ldr	r0, [r7, #4]
 8013680:	f002 ff80 	bl	8016584 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8013684:	e0a9      	b.n	80137da <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8013686:	4b57      	ldr	r3, [pc, #348]	; (80137e4 <tcp_listen_input+0x1c8>)
 8013688:	781b      	ldrb	r3, [r3, #0]
 801368a:	f003 0302 	and.w	r3, r3, #2
 801368e:	2b00      	cmp	r3, #0
 8013690:	f000 80a3 	beq.w	80137da <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	7d5b      	ldrb	r3, [r3, #21]
 8013698:	4618      	mov	r0, r3
 801369a:	f7ff f927 	bl	80128ec <tcp_alloc>
 801369e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80136a0:	697b      	ldr	r3, [r7, #20]
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	d111      	bne.n	80136ca <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	699b      	ldr	r3, [r3, #24]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d00a      	beq.n	80136c4 <tcp_listen_input+0xa8>
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	699b      	ldr	r3, [r3, #24]
 80136b2:	687a      	ldr	r2, [r7, #4]
 80136b4:	6910      	ldr	r0, [r2, #16]
 80136b6:	f04f 32ff 	mov.w	r2, #4294967295
 80136ba:	2100      	movs	r1, #0
 80136bc:	4798      	blx	r3
 80136be:	4603      	mov	r3, r0
 80136c0:	73bb      	strb	r3, [r7, #14]
      return;
 80136c2:	e08b      	b.n	80137dc <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80136c4:	23f0      	movs	r3, #240	; 0xf0
 80136c6:	73bb      	strb	r3, [r7, #14]
      return;
 80136c8:	e088      	b.n	80137dc <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80136ca:	4b50      	ldr	r3, [pc, #320]	; (801380c <tcp_listen_input+0x1f0>)
 80136cc:	695a      	ldr	r2, [r3, #20]
 80136ce:	697b      	ldr	r3, [r7, #20]
 80136d0:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80136d2:	4b4e      	ldr	r3, [pc, #312]	; (801380c <tcp_listen_input+0x1f0>)
 80136d4:	691a      	ldr	r2, [r3, #16]
 80136d6:	697b      	ldr	r3, [r7, #20]
 80136d8:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	8ada      	ldrh	r2, [r3, #22]
 80136de:	697b      	ldr	r3, [r7, #20]
 80136e0:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80136e2:	4b47      	ldr	r3, [pc, #284]	; (8013800 <tcp_listen_input+0x1e4>)
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	881b      	ldrh	r3, [r3, #0]
 80136e8:	b29a      	uxth	r2, r3
 80136ea:	697b      	ldr	r3, [r7, #20]
 80136ec:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80136ee:	697b      	ldr	r3, [r7, #20]
 80136f0:	2203      	movs	r2, #3
 80136f2:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80136f4:	4b41      	ldr	r3, [pc, #260]	; (80137fc <tcp_listen_input+0x1e0>)
 80136f6:	681b      	ldr	r3, [r3, #0]
 80136f8:	1c5a      	adds	r2, r3, #1
 80136fa:	697b      	ldr	r3, [r7, #20]
 80136fc:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80136fe:	697b      	ldr	r3, [r7, #20]
 8013700:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013702:	697b      	ldr	r3, [r7, #20]
 8013704:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8013706:	6978      	ldr	r0, [r7, #20]
 8013708:	f7ff fa58 	bl	8012bbc <tcp_next_iss>
 801370c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801370e:	697b      	ldr	r3, [r7, #20]
 8013710:	693a      	ldr	r2, [r7, #16]
 8013712:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8013714:	697b      	ldr	r3, [r7, #20]
 8013716:	693a      	ldr	r2, [r7, #16]
 8013718:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 801371a:	697b      	ldr	r3, [r7, #20]
 801371c:	693a      	ldr	r2, [r7, #16]
 801371e:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8013720:	697b      	ldr	r3, [r7, #20]
 8013722:	693a      	ldr	r2, [r7, #16]
 8013724:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8013726:	4b35      	ldr	r3, [pc, #212]	; (80137fc <tcp_listen_input+0x1e0>)
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	1e5a      	subs	r2, r3, #1
 801372c:	697b      	ldr	r3, [r7, #20]
 801372e:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	691a      	ldr	r2, [r3, #16]
 8013734:	697b      	ldr	r3, [r7, #20]
 8013736:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8013738:	697b      	ldr	r3, [r7, #20]
 801373a:	687a      	ldr	r2, [r7, #4]
 801373c:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	7a5b      	ldrb	r3, [r3, #9]
 8013742:	f003 030c 	and.w	r3, r3, #12
 8013746:	b2da      	uxtb	r2, r3
 8013748:	697b      	ldr	r3, [r7, #20]
 801374a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	7a1a      	ldrb	r2, [r3, #8]
 8013750:	697b      	ldr	r3, [r7, #20]
 8013752:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8013754:	4b2e      	ldr	r3, [pc, #184]	; (8013810 <tcp_listen_input+0x1f4>)
 8013756:	681a      	ldr	r2, [r3, #0]
 8013758:	697b      	ldr	r3, [r7, #20]
 801375a:	60da      	str	r2, [r3, #12]
 801375c:	4a2c      	ldr	r2, [pc, #176]	; (8013810 <tcp_listen_input+0x1f4>)
 801375e:	697b      	ldr	r3, [r7, #20]
 8013760:	6013      	str	r3, [r2, #0]
 8013762:	f003 f8d1 	bl	8016908 <tcp_timer_needed>
 8013766:	4b2b      	ldr	r3, [pc, #172]	; (8013814 <tcp_listen_input+0x1f8>)
 8013768:	2201      	movs	r2, #1
 801376a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801376c:	6978      	ldr	r0, [r7, #20]
 801376e:	f001 fd8f 	bl	8015290 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8013772:	4b23      	ldr	r3, [pc, #140]	; (8013800 <tcp_listen_input+0x1e4>)
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	89db      	ldrh	r3, [r3, #14]
 8013778:	b29a      	uxth	r2, r3
 801377a:	697b      	ldr	r3, [r7, #20]
 801377c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8013780:	697b      	ldr	r3, [r7, #20]
 8013782:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013786:	697b      	ldr	r3, [r7, #20]
 8013788:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801378c:	697b      	ldr	r3, [r7, #20]
 801378e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8013790:	697b      	ldr	r3, [r7, #20]
 8013792:	3304      	adds	r3, #4
 8013794:	4618      	mov	r0, r3
 8013796:	f004 fc79 	bl	801808c <ip4_route>
 801379a:	4601      	mov	r1, r0
 801379c:	697b      	ldr	r3, [r7, #20]
 801379e:	3304      	adds	r3, #4
 80137a0:	461a      	mov	r2, r3
 80137a2:	4620      	mov	r0, r4
 80137a4:	f7ff fa30 	bl	8012c08 <tcp_eff_send_mss_netif>
 80137a8:	4603      	mov	r3, r0
 80137aa:	461a      	mov	r2, r3
 80137ac:	697b      	ldr	r3, [r7, #20]
 80137ae:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 80137b0:	2112      	movs	r1, #18
 80137b2:	6978      	ldr	r0, [r7, #20]
 80137b4:	f002 f844 	bl	8015840 <tcp_enqueue_flags>
 80137b8:	4603      	mov	r3, r0
 80137ba:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 80137bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d004      	beq.n	80137ce <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 80137c4:	2100      	movs	r1, #0
 80137c6:	6978      	ldr	r0, [r7, #20]
 80137c8:	f7fe f97a 	bl	8011ac0 <tcp_abandon>
      return;
 80137cc:	e006      	b.n	80137dc <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 80137ce:	6978      	ldr	r0, [r7, #20]
 80137d0:	f002 f924 	bl	8015a1c <tcp_output>
  return;
 80137d4:	e001      	b.n	80137da <tcp_listen_input+0x1be>
    return;
 80137d6:	bf00      	nop
 80137d8:	e000      	b.n	80137dc <tcp_listen_input+0x1c0>
  return;
 80137da:	bf00      	nop
}
 80137dc:	371c      	adds	r7, #28
 80137de:	46bd      	mov	sp, r7
 80137e0:	bd90      	pop	{r4, r7, pc}
 80137e2:	bf00      	nop
 80137e4:	20007100 	.word	0x20007100
 80137e8:	0801dc6c 	.word	0x0801dc6c
 80137ec:	0801de64 	.word	0x0801de64
 80137f0:	0801dcb8 	.word	0x0801dcb8
 80137f4:	200070f8 	.word	0x200070f8
 80137f8:	200070fe 	.word	0x200070fe
 80137fc:	200070f4 	.word	0x200070f4
 8013800:	200070e4 	.word	0x200070e4
 8013804:	200007f0 	.word	0x200007f0
 8013808:	200007f4 	.word	0x200007f4
 801380c:	200007e0 	.word	0x200007e0
 8013810:	200070c8 	.word	0x200070c8
 8013814:	200070d0 	.word	0x200070d0

08013818 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8013818:	b580      	push	{r7, lr}
 801381a:	b086      	sub	sp, #24
 801381c:	af04      	add	r7, sp, #16
 801381e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8013820:	4b2f      	ldr	r3, [pc, #188]	; (80138e0 <tcp_timewait_input+0xc8>)
 8013822:	781b      	ldrb	r3, [r3, #0]
 8013824:	f003 0304 	and.w	r3, r3, #4
 8013828:	2b00      	cmp	r3, #0
 801382a:	d153      	bne.n	80138d4 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	2b00      	cmp	r3, #0
 8013830:	d106      	bne.n	8013840 <tcp_timewait_input+0x28>
 8013832:	4b2c      	ldr	r3, [pc, #176]	; (80138e4 <tcp_timewait_input+0xcc>)
 8013834:	f240 22ee 	movw	r2, #750	; 0x2ee
 8013838:	492b      	ldr	r1, [pc, #172]	; (80138e8 <tcp_timewait_input+0xd0>)
 801383a:	482c      	ldr	r0, [pc, #176]	; (80138ec <tcp_timewait_input+0xd4>)
 801383c:	f006 fb4c 	bl	8019ed8 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8013840:	4b27      	ldr	r3, [pc, #156]	; (80138e0 <tcp_timewait_input+0xc8>)
 8013842:	781b      	ldrb	r3, [r3, #0]
 8013844:	f003 0302 	and.w	r3, r3, #2
 8013848:	2b00      	cmp	r3, #0
 801384a:	d02a      	beq.n	80138a2 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801384c:	4b28      	ldr	r3, [pc, #160]	; (80138f0 <tcp_timewait_input+0xd8>)
 801384e:	681a      	ldr	r2, [r3, #0]
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013854:	1ad3      	subs	r3, r2, r3
 8013856:	2b00      	cmp	r3, #0
 8013858:	db2d      	blt.n	80138b6 <tcp_timewait_input+0x9e>
 801385a:	4b25      	ldr	r3, [pc, #148]	; (80138f0 <tcp_timewait_input+0xd8>)
 801385c:	681a      	ldr	r2, [r3, #0]
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013862:	6879      	ldr	r1, [r7, #4]
 8013864:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013866:	440b      	add	r3, r1
 8013868:	1ad3      	subs	r3, r2, r3
 801386a:	2b00      	cmp	r3, #0
 801386c:	dc23      	bgt.n	80138b6 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801386e:	4b21      	ldr	r3, [pc, #132]	; (80138f4 <tcp_timewait_input+0xdc>)
 8013870:	6819      	ldr	r1, [r3, #0]
 8013872:	4b21      	ldr	r3, [pc, #132]	; (80138f8 <tcp_timewait_input+0xe0>)
 8013874:	881b      	ldrh	r3, [r3, #0]
 8013876:	461a      	mov	r2, r3
 8013878:	4b1d      	ldr	r3, [pc, #116]	; (80138f0 <tcp_timewait_input+0xd8>)
 801387a:	681b      	ldr	r3, [r3, #0]
 801387c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801387e:	4b1f      	ldr	r3, [pc, #124]	; (80138fc <tcp_timewait_input+0xe4>)
 8013880:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013882:	885b      	ldrh	r3, [r3, #2]
 8013884:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013886:	4a1d      	ldr	r2, [pc, #116]	; (80138fc <tcp_timewait_input+0xe4>)
 8013888:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801388a:	8812      	ldrh	r2, [r2, #0]
 801388c:	b292      	uxth	r2, r2
 801388e:	9202      	str	r2, [sp, #8]
 8013890:	9301      	str	r3, [sp, #4]
 8013892:	4b1b      	ldr	r3, [pc, #108]	; (8013900 <tcp_timewait_input+0xe8>)
 8013894:	9300      	str	r3, [sp, #0]
 8013896:	4b1b      	ldr	r3, [pc, #108]	; (8013904 <tcp_timewait_input+0xec>)
 8013898:	4602      	mov	r2, r0
 801389a:	6878      	ldr	r0, [r7, #4]
 801389c:	f002 fe72 	bl	8016584 <tcp_rst>
      return;
 80138a0:	e01b      	b.n	80138da <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 80138a2:	4b0f      	ldr	r3, [pc, #60]	; (80138e0 <tcp_timewait_input+0xc8>)
 80138a4:	781b      	ldrb	r3, [r3, #0]
 80138a6:	f003 0301 	and.w	r3, r3, #1
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d003      	beq.n	80138b6 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80138ae:	4b16      	ldr	r3, [pc, #88]	; (8013908 <tcp_timewait_input+0xf0>)
 80138b0:	681a      	ldr	r2, [r3, #0]
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80138b6:	4b10      	ldr	r3, [pc, #64]	; (80138f8 <tcp_timewait_input+0xe0>)
 80138b8:	881b      	ldrh	r3, [r3, #0]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d00c      	beq.n	80138d8 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	8b5b      	ldrh	r3, [r3, #26]
 80138c2:	f043 0302 	orr.w	r3, r3, #2
 80138c6:	b29a      	uxth	r2, r3
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80138cc:	6878      	ldr	r0, [r7, #4]
 80138ce:	f002 f8a5 	bl	8015a1c <tcp_output>
  }
  return;
 80138d2:	e001      	b.n	80138d8 <tcp_timewait_input+0xc0>
    return;
 80138d4:	bf00      	nop
 80138d6:	e000      	b.n	80138da <tcp_timewait_input+0xc2>
  return;
 80138d8:	bf00      	nop
}
 80138da:	3708      	adds	r7, #8
 80138dc:	46bd      	mov	sp, r7
 80138de:	bd80      	pop	{r7, pc}
 80138e0:	20007100 	.word	0x20007100
 80138e4:	0801dc6c 	.word	0x0801dc6c
 80138e8:	0801de84 	.word	0x0801de84
 80138ec:	0801dcb8 	.word	0x0801dcb8
 80138f0:	200070f4 	.word	0x200070f4
 80138f4:	200070f8 	.word	0x200070f8
 80138f8:	200070fe 	.word	0x200070fe
 80138fc:	200070e4 	.word	0x200070e4
 8013900:	200007f0 	.word	0x200007f0
 8013904:	200007f4 	.word	0x200007f4
 8013908:	200070bc 	.word	0x200070bc

0801390c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801390c:	b590      	push	{r4, r7, lr}
 801390e:	b08d      	sub	sp, #52	; 0x34
 8013910:	af04      	add	r7, sp, #16
 8013912:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8013914:	2300      	movs	r3, #0
 8013916:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8013918:	2300      	movs	r3, #0
 801391a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	2b00      	cmp	r3, #0
 8013920:	d106      	bne.n	8013930 <tcp_process+0x24>
 8013922:	4b9d      	ldr	r3, [pc, #628]	; (8013b98 <tcp_process+0x28c>)
 8013924:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8013928:	499c      	ldr	r1, [pc, #624]	; (8013b9c <tcp_process+0x290>)
 801392a:	489d      	ldr	r0, [pc, #628]	; (8013ba0 <tcp_process+0x294>)
 801392c:	f006 fad4 	bl	8019ed8 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8013930:	4b9c      	ldr	r3, [pc, #624]	; (8013ba4 <tcp_process+0x298>)
 8013932:	781b      	ldrb	r3, [r3, #0]
 8013934:	f003 0304 	and.w	r3, r3, #4
 8013938:	2b00      	cmp	r3, #0
 801393a:	d04e      	beq.n	80139da <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	7d1b      	ldrb	r3, [r3, #20]
 8013940:	2b02      	cmp	r3, #2
 8013942:	d108      	bne.n	8013956 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013948:	4b97      	ldr	r3, [pc, #604]	; (8013ba8 <tcp_process+0x29c>)
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	429a      	cmp	r2, r3
 801394e:	d123      	bne.n	8013998 <tcp_process+0x8c>
        acceptable = 1;
 8013950:	2301      	movs	r3, #1
 8013952:	76fb      	strb	r3, [r7, #27]
 8013954:	e020      	b.n	8013998 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801395a:	4b94      	ldr	r3, [pc, #592]	; (8013bac <tcp_process+0x2a0>)
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	429a      	cmp	r2, r3
 8013960:	d102      	bne.n	8013968 <tcp_process+0x5c>
        acceptable = 1;
 8013962:	2301      	movs	r3, #1
 8013964:	76fb      	strb	r3, [r7, #27]
 8013966:	e017      	b.n	8013998 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013968:	4b90      	ldr	r3, [pc, #576]	; (8013bac <tcp_process+0x2a0>)
 801396a:	681a      	ldr	r2, [r3, #0]
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013970:	1ad3      	subs	r3, r2, r3
 8013972:	2b00      	cmp	r3, #0
 8013974:	db10      	blt.n	8013998 <tcp_process+0x8c>
 8013976:	4b8d      	ldr	r3, [pc, #564]	; (8013bac <tcp_process+0x2a0>)
 8013978:	681a      	ldr	r2, [r3, #0]
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801397e:	6879      	ldr	r1, [r7, #4]
 8013980:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013982:	440b      	add	r3, r1
 8013984:	1ad3      	subs	r3, r2, r3
 8013986:	2b00      	cmp	r3, #0
 8013988:	dc06      	bgt.n	8013998 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	8b5b      	ldrh	r3, [r3, #26]
 801398e:	f043 0302 	orr.w	r3, r3, #2
 8013992:	b29a      	uxth	r2, r3
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8013998:	7efb      	ldrb	r3, [r7, #27]
 801399a:	2b00      	cmp	r3, #0
 801399c:	d01b      	beq.n	80139d6 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	7d1b      	ldrb	r3, [r3, #20]
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d106      	bne.n	80139b4 <tcp_process+0xa8>
 80139a6:	4b7c      	ldr	r3, [pc, #496]	; (8013b98 <tcp_process+0x28c>)
 80139a8:	f44f 724e 	mov.w	r2, #824	; 0x338
 80139ac:	4980      	ldr	r1, [pc, #512]	; (8013bb0 <tcp_process+0x2a4>)
 80139ae:	487c      	ldr	r0, [pc, #496]	; (8013ba0 <tcp_process+0x294>)
 80139b0:	f006 fa92 	bl	8019ed8 <iprintf>
      recv_flags |= TF_RESET;
 80139b4:	4b7f      	ldr	r3, [pc, #508]	; (8013bb4 <tcp_process+0x2a8>)
 80139b6:	781b      	ldrb	r3, [r3, #0]
 80139b8:	f043 0308 	orr.w	r3, r3, #8
 80139bc:	b2da      	uxtb	r2, r3
 80139be:	4b7d      	ldr	r3, [pc, #500]	; (8013bb4 <tcp_process+0x2a8>)
 80139c0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	8b5b      	ldrh	r3, [r3, #26]
 80139c6:	f023 0301 	bic.w	r3, r3, #1
 80139ca:	b29a      	uxth	r2, r3
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80139d0:	f06f 030d 	mvn.w	r3, #13
 80139d4:	e37a      	b.n	80140cc <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80139d6:	2300      	movs	r3, #0
 80139d8:	e378      	b.n	80140cc <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80139da:	4b72      	ldr	r3, [pc, #456]	; (8013ba4 <tcp_process+0x298>)
 80139dc:	781b      	ldrb	r3, [r3, #0]
 80139de:	f003 0302 	and.w	r3, r3, #2
 80139e2:	2b00      	cmp	r3, #0
 80139e4:	d010      	beq.n	8013a08 <tcp_process+0xfc>
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	7d1b      	ldrb	r3, [r3, #20]
 80139ea:	2b02      	cmp	r3, #2
 80139ec:	d00c      	beq.n	8013a08 <tcp_process+0xfc>
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	7d1b      	ldrb	r3, [r3, #20]
 80139f2:	2b03      	cmp	r3, #3
 80139f4:	d008      	beq.n	8013a08 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	8b5b      	ldrh	r3, [r3, #26]
 80139fa:	f043 0302 	orr.w	r3, r3, #2
 80139fe:	b29a      	uxth	r2, r3
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8013a04:	2300      	movs	r3, #0
 8013a06:	e361      	b.n	80140cc <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	8b5b      	ldrh	r3, [r3, #26]
 8013a0c:	f003 0310 	and.w	r3, r3, #16
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d103      	bne.n	8013a1c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8013a14:	4b68      	ldr	r3, [pc, #416]	; (8013bb8 <tcp_process+0x2ac>)
 8013a16:	681a      	ldr	r2, [r3, #0]
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	2200      	movs	r2, #0
 8013a20:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	2200      	movs	r2, #0
 8013a28:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8013a2c:	6878      	ldr	r0, [r7, #4]
 8013a2e:	f001 fc2f 	bl	8015290 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	7d1b      	ldrb	r3, [r3, #20]
 8013a36:	3b02      	subs	r3, #2
 8013a38:	2b07      	cmp	r3, #7
 8013a3a:	f200 8337 	bhi.w	80140ac <tcp_process+0x7a0>
 8013a3e:	a201      	add	r2, pc, #4	; (adr r2, 8013a44 <tcp_process+0x138>)
 8013a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a44:	08013a65 	.word	0x08013a65
 8013a48:	08013c95 	.word	0x08013c95
 8013a4c:	08013e0d 	.word	0x08013e0d
 8013a50:	08013e37 	.word	0x08013e37
 8013a54:	08013f5b 	.word	0x08013f5b
 8013a58:	08013e0d 	.word	0x08013e0d
 8013a5c:	08013fe7 	.word	0x08013fe7
 8013a60:	08014077 	.word	0x08014077
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8013a64:	4b4f      	ldr	r3, [pc, #316]	; (8013ba4 <tcp_process+0x298>)
 8013a66:	781b      	ldrb	r3, [r3, #0]
 8013a68:	f003 0310 	and.w	r3, r3, #16
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	f000 80e4 	beq.w	8013c3a <tcp_process+0x32e>
 8013a72:	4b4c      	ldr	r3, [pc, #304]	; (8013ba4 <tcp_process+0x298>)
 8013a74:	781b      	ldrb	r3, [r3, #0]
 8013a76:	f003 0302 	and.w	r3, r3, #2
 8013a7a:	2b00      	cmp	r3, #0
 8013a7c:	f000 80dd 	beq.w	8013c3a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013a84:	1c5a      	adds	r2, r3, #1
 8013a86:	4b48      	ldr	r3, [pc, #288]	; (8013ba8 <tcp_process+0x29c>)
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	429a      	cmp	r2, r3
 8013a8c:	f040 80d5 	bne.w	8013c3a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8013a90:	4b46      	ldr	r3, [pc, #280]	; (8013bac <tcp_process+0x2a0>)
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	1c5a      	adds	r2, r3, #1
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8013aa2:	4b41      	ldr	r3, [pc, #260]	; (8013ba8 <tcp_process+0x29c>)
 8013aa4:	681a      	ldr	r2, [r3, #0]
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8013aaa:	4b44      	ldr	r3, [pc, #272]	; (8013bbc <tcp_process+0x2b0>)
 8013aac:	681b      	ldr	r3, [r3, #0]
 8013aae:	89db      	ldrh	r3, [r3, #14]
 8013ab0:	b29a      	uxth	r2, r3
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8013ac4:	4b39      	ldr	r3, [pc, #228]	; (8013bac <tcp_process+0x2a0>)
 8013ac6:	681b      	ldr	r3, [r3, #0]
 8013ac8:	1e5a      	subs	r2, r3, #1
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	2204      	movs	r2, #4
 8013ad2:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	3304      	adds	r3, #4
 8013adc:	4618      	mov	r0, r3
 8013ade:	f004 fad5 	bl	801808c <ip4_route>
 8013ae2:	4601      	mov	r1, r0
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	3304      	adds	r3, #4
 8013ae8:	461a      	mov	r2, r3
 8013aea:	4620      	mov	r0, r4
 8013aec:	f7ff f88c 	bl	8012c08 <tcp_eff_send_mss_netif>
 8013af0:	4603      	mov	r3, r0
 8013af2:	461a      	mov	r2, r3
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013afc:	009a      	lsls	r2, r3, #2
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b02:	005b      	lsls	r3, r3, #1
 8013b04:	f241 111c 	movw	r1, #4380	; 0x111c
 8013b08:	428b      	cmp	r3, r1
 8013b0a:	bf38      	it	cc
 8013b0c:	460b      	movcc	r3, r1
 8013b0e:	429a      	cmp	r2, r3
 8013b10:	d204      	bcs.n	8013b1c <tcp_process+0x210>
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b16:	009b      	lsls	r3, r3, #2
 8013b18:	b29b      	uxth	r3, r3
 8013b1a:	e00d      	b.n	8013b38 <tcp_process+0x22c>
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b20:	005b      	lsls	r3, r3, #1
 8013b22:	f241 121c 	movw	r2, #4380	; 0x111c
 8013b26:	4293      	cmp	r3, r2
 8013b28:	d904      	bls.n	8013b34 <tcp_process+0x228>
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b2e:	005b      	lsls	r3, r3, #1
 8013b30:	b29b      	uxth	r3, r3
 8013b32:	e001      	b.n	8013b38 <tcp_process+0x22c>
 8013b34:	f241 131c 	movw	r3, #4380	; 0x111c
 8013b38:	687a      	ldr	r2, [r7, #4]
 8013b3a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8013b3e:	687b      	ldr	r3, [r7, #4]
 8013b40:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d106      	bne.n	8013b56 <tcp_process+0x24a>
 8013b48:	4b13      	ldr	r3, [pc, #76]	; (8013b98 <tcp_process+0x28c>)
 8013b4a:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8013b4e:	491c      	ldr	r1, [pc, #112]	; (8013bc0 <tcp_process+0x2b4>)
 8013b50:	4813      	ldr	r0, [pc, #76]	; (8013ba0 <tcp_process+0x294>)
 8013b52:	f006 f9c1 	bl	8019ed8 <iprintf>
        --pcb->snd_queuelen;
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013b5c:	3b01      	subs	r3, #1
 8013b5e:	b29a      	uxth	r2, r3
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b6a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8013b6c:	69fb      	ldr	r3, [r7, #28]
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d12a      	bne.n	8013bc8 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b76:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8013b78:	69fb      	ldr	r3, [r7, #28]
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d106      	bne.n	8013b8c <tcp_process+0x280>
 8013b7e:	4b06      	ldr	r3, [pc, #24]	; (8013b98 <tcp_process+0x28c>)
 8013b80:	f44f 725d 	mov.w	r2, #884	; 0x374
 8013b84:	490f      	ldr	r1, [pc, #60]	; (8013bc4 <tcp_process+0x2b8>)
 8013b86:	4806      	ldr	r0, [pc, #24]	; (8013ba0 <tcp_process+0x294>)
 8013b88:	f006 f9a6 	bl	8019ed8 <iprintf>
          pcb->unsent = rseg->next;
 8013b8c:	69fb      	ldr	r3, [r7, #28]
 8013b8e:	681a      	ldr	r2, [r3, #0]
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	66da      	str	r2, [r3, #108]	; 0x6c
 8013b94:	e01c      	b.n	8013bd0 <tcp_process+0x2c4>
 8013b96:	bf00      	nop
 8013b98:	0801dc6c 	.word	0x0801dc6c
 8013b9c:	0801dea4 	.word	0x0801dea4
 8013ba0:	0801dcb8 	.word	0x0801dcb8
 8013ba4:	20007100 	.word	0x20007100
 8013ba8:	200070f8 	.word	0x200070f8
 8013bac:	200070f4 	.word	0x200070f4
 8013bb0:	0801dec0 	.word	0x0801dec0
 8013bb4:	20007101 	.word	0x20007101
 8013bb8:	200070bc 	.word	0x200070bc
 8013bbc:	200070e4 	.word	0x200070e4
 8013bc0:	0801dee0 	.word	0x0801dee0
 8013bc4:	0801def8 	.word	0x0801def8
        } else {
          pcb->unacked = rseg->next;
 8013bc8:	69fb      	ldr	r3, [r7, #28]
 8013bca:	681a      	ldr	r2, [r3, #0]
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8013bd0:	69f8      	ldr	r0, [r7, #28]
 8013bd2:	f7fe fd22 	bl	801261a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013bda:	2b00      	cmp	r3, #0
 8013bdc:	d104      	bne.n	8013be8 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013be4:	861a      	strh	r2, [r3, #48]	; 0x30
 8013be6:	e006      	b.n	8013bf6 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	2200      	movs	r2, #0
 8013bec:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	2200      	movs	r2, #0
 8013bf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	d00a      	beq.n	8013c16 <tcp_process+0x30a>
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013c06:	687a      	ldr	r2, [r7, #4]
 8013c08:	6910      	ldr	r0, [r2, #16]
 8013c0a:	2200      	movs	r2, #0
 8013c0c:	6879      	ldr	r1, [r7, #4]
 8013c0e:	4798      	blx	r3
 8013c10:	4603      	mov	r3, r0
 8013c12:	76bb      	strb	r3, [r7, #26]
 8013c14:	e001      	b.n	8013c1a <tcp_process+0x30e>
 8013c16:	2300      	movs	r3, #0
 8013c18:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8013c1a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013c1e:	f113 0f0d 	cmn.w	r3, #13
 8013c22:	d102      	bne.n	8013c2a <tcp_process+0x31e>
          return ERR_ABRT;
 8013c24:	f06f 030c 	mvn.w	r3, #12
 8013c28:	e250      	b.n	80140cc <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	8b5b      	ldrh	r3, [r3, #26]
 8013c2e:	f043 0302 	orr.w	r3, r3, #2
 8013c32:	b29a      	uxth	r2, r3
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013c38:	e23a      	b.n	80140b0 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8013c3a:	4b98      	ldr	r3, [pc, #608]	; (8013e9c <tcp_process+0x590>)
 8013c3c:	781b      	ldrb	r3, [r3, #0]
 8013c3e:	f003 0310 	and.w	r3, r3, #16
 8013c42:	2b00      	cmp	r3, #0
 8013c44:	f000 8234 	beq.w	80140b0 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013c48:	4b95      	ldr	r3, [pc, #596]	; (8013ea0 <tcp_process+0x594>)
 8013c4a:	6819      	ldr	r1, [r3, #0]
 8013c4c:	4b95      	ldr	r3, [pc, #596]	; (8013ea4 <tcp_process+0x598>)
 8013c4e:	881b      	ldrh	r3, [r3, #0]
 8013c50:	461a      	mov	r2, r3
 8013c52:	4b95      	ldr	r3, [pc, #596]	; (8013ea8 <tcp_process+0x59c>)
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013c58:	4b94      	ldr	r3, [pc, #592]	; (8013eac <tcp_process+0x5a0>)
 8013c5a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013c5c:	885b      	ldrh	r3, [r3, #2]
 8013c5e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013c60:	4a92      	ldr	r2, [pc, #584]	; (8013eac <tcp_process+0x5a0>)
 8013c62:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013c64:	8812      	ldrh	r2, [r2, #0]
 8013c66:	b292      	uxth	r2, r2
 8013c68:	9202      	str	r2, [sp, #8]
 8013c6a:	9301      	str	r3, [sp, #4]
 8013c6c:	4b90      	ldr	r3, [pc, #576]	; (8013eb0 <tcp_process+0x5a4>)
 8013c6e:	9300      	str	r3, [sp, #0]
 8013c70:	4b90      	ldr	r3, [pc, #576]	; (8013eb4 <tcp_process+0x5a8>)
 8013c72:	4602      	mov	r2, r0
 8013c74:	6878      	ldr	r0, [r7, #4]
 8013c76:	f002 fc85 	bl	8016584 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013c80:	2b05      	cmp	r3, #5
 8013c82:	f200 8215 	bhi.w	80140b0 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	2200      	movs	r2, #0
 8013c8a:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8013c8c:	6878      	ldr	r0, [r7, #4]
 8013c8e:	f002 fa51 	bl	8016134 <tcp_rexmit_rto>
      break;
 8013c92:	e20d      	b.n	80140b0 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8013c94:	4b81      	ldr	r3, [pc, #516]	; (8013e9c <tcp_process+0x590>)
 8013c96:	781b      	ldrb	r3, [r3, #0]
 8013c98:	f003 0310 	and.w	r3, r3, #16
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	f000 80a1 	beq.w	8013de4 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013ca2:	4b7f      	ldr	r3, [pc, #508]	; (8013ea0 <tcp_process+0x594>)
 8013ca4:	681a      	ldr	r2, [r3, #0]
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013caa:	1ad3      	subs	r3, r2, r3
 8013cac:	3b01      	subs	r3, #1
 8013cae:	2b00      	cmp	r3, #0
 8013cb0:	db7e      	blt.n	8013db0 <tcp_process+0x4a4>
 8013cb2:	4b7b      	ldr	r3, [pc, #492]	; (8013ea0 <tcp_process+0x594>)
 8013cb4:	681a      	ldr	r2, [r3, #0]
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013cba:	1ad3      	subs	r3, r2, r3
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	dc77      	bgt.n	8013db0 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	2204      	movs	r2, #4
 8013cc4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d102      	bne.n	8013cd4 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8013cce:	23fa      	movs	r3, #250	; 0xfa
 8013cd0:	76bb      	strb	r3, [r7, #26]
 8013cd2:	e01d      	b.n	8013d10 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013cd8:	699b      	ldr	r3, [r3, #24]
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d106      	bne.n	8013cec <tcp_process+0x3e0>
 8013cde:	4b76      	ldr	r3, [pc, #472]	; (8013eb8 <tcp_process+0x5ac>)
 8013ce0:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8013ce4:	4975      	ldr	r1, [pc, #468]	; (8013ebc <tcp_process+0x5b0>)
 8013ce6:	4876      	ldr	r0, [pc, #472]	; (8013ec0 <tcp_process+0x5b4>)
 8013ce8:	f006 f8f6 	bl	8019ed8 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013cf0:	699b      	ldr	r3, [r3, #24]
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d00a      	beq.n	8013d0c <tcp_process+0x400>
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013cfa:	699b      	ldr	r3, [r3, #24]
 8013cfc:	687a      	ldr	r2, [r7, #4]
 8013cfe:	6910      	ldr	r0, [r2, #16]
 8013d00:	2200      	movs	r2, #0
 8013d02:	6879      	ldr	r1, [r7, #4]
 8013d04:	4798      	blx	r3
 8013d06:	4603      	mov	r3, r0
 8013d08:	76bb      	strb	r3, [r7, #26]
 8013d0a:	e001      	b.n	8013d10 <tcp_process+0x404>
 8013d0c:	23f0      	movs	r3, #240	; 0xf0
 8013d0e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8013d10:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	d00a      	beq.n	8013d2e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8013d18:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013d1c:	f113 0f0d 	cmn.w	r3, #13
 8013d20:	d002      	beq.n	8013d28 <tcp_process+0x41c>
              tcp_abort(pcb);
 8013d22:	6878      	ldr	r0, [r7, #4]
 8013d24:	f7fd ff8a 	bl	8011c3c <tcp_abort>
            }
            return ERR_ABRT;
 8013d28:	f06f 030c 	mvn.w	r3, #12
 8013d2c:	e1ce      	b.n	80140cc <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8013d2e:	6878      	ldr	r0, [r7, #4]
 8013d30:	f000 fae0 	bl	80142f4 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8013d34:	4b63      	ldr	r3, [pc, #396]	; (8013ec4 <tcp_process+0x5b8>)
 8013d36:	881b      	ldrh	r3, [r3, #0]
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d005      	beq.n	8013d48 <tcp_process+0x43c>
            recv_acked--;
 8013d3c:	4b61      	ldr	r3, [pc, #388]	; (8013ec4 <tcp_process+0x5b8>)
 8013d3e:	881b      	ldrh	r3, [r3, #0]
 8013d40:	3b01      	subs	r3, #1
 8013d42:	b29a      	uxth	r2, r3
 8013d44:	4b5f      	ldr	r3, [pc, #380]	; (8013ec4 <tcp_process+0x5b8>)
 8013d46:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013d4c:	009a      	lsls	r2, r3, #2
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013d52:	005b      	lsls	r3, r3, #1
 8013d54:	f241 111c 	movw	r1, #4380	; 0x111c
 8013d58:	428b      	cmp	r3, r1
 8013d5a:	bf38      	it	cc
 8013d5c:	460b      	movcc	r3, r1
 8013d5e:	429a      	cmp	r2, r3
 8013d60:	d204      	bcs.n	8013d6c <tcp_process+0x460>
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013d66:	009b      	lsls	r3, r3, #2
 8013d68:	b29b      	uxth	r3, r3
 8013d6a:	e00d      	b.n	8013d88 <tcp_process+0x47c>
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013d70:	005b      	lsls	r3, r3, #1
 8013d72:	f241 121c 	movw	r2, #4380	; 0x111c
 8013d76:	4293      	cmp	r3, r2
 8013d78:	d904      	bls.n	8013d84 <tcp_process+0x478>
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013d7e:	005b      	lsls	r3, r3, #1
 8013d80:	b29b      	uxth	r3, r3
 8013d82:	e001      	b.n	8013d88 <tcp_process+0x47c>
 8013d84:	f241 131c 	movw	r3, #4380	; 0x111c
 8013d88:	687a      	ldr	r2, [r7, #4]
 8013d8a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8013d8e:	4b4e      	ldr	r3, [pc, #312]	; (8013ec8 <tcp_process+0x5bc>)
 8013d90:	781b      	ldrb	r3, [r3, #0]
 8013d92:	f003 0320 	and.w	r3, r3, #32
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d037      	beq.n	8013e0a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	8b5b      	ldrh	r3, [r3, #26]
 8013d9e:	f043 0302 	orr.w	r3, r3, #2
 8013da2:	b29a      	uxth	r2, r3
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	2207      	movs	r2, #7
 8013dac:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8013dae:	e02c      	b.n	8013e0a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013db0:	4b3b      	ldr	r3, [pc, #236]	; (8013ea0 <tcp_process+0x594>)
 8013db2:	6819      	ldr	r1, [r3, #0]
 8013db4:	4b3b      	ldr	r3, [pc, #236]	; (8013ea4 <tcp_process+0x598>)
 8013db6:	881b      	ldrh	r3, [r3, #0]
 8013db8:	461a      	mov	r2, r3
 8013dba:	4b3b      	ldr	r3, [pc, #236]	; (8013ea8 <tcp_process+0x59c>)
 8013dbc:	681b      	ldr	r3, [r3, #0]
 8013dbe:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013dc0:	4b3a      	ldr	r3, [pc, #232]	; (8013eac <tcp_process+0x5a0>)
 8013dc2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013dc4:	885b      	ldrh	r3, [r3, #2]
 8013dc6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013dc8:	4a38      	ldr	r2, [pc, #224]	; (8013eac <tcp_process+0x5a0>)
 8013dca:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013dcc:	8812      	ldrh	r2, [r2, #0]
 8013dce:	b292      	uxth	r2, r2
 8013dd0:	9202      	str	r2, [sp, #8]
 8013dd2:	9301      	str	r3, [sp, #4]
 8013dd4:	4b36      	ldr	r3, [pc, #216]	; (8013eb0 <tcp_process+0x5a4>)
 8013dd6:	9300      	str	r3, [sp, #0]
 8013dd8:	4b36      	ldr	r3, [pc, #216]	; (8013eb4 <tcp_process+0x5a8>)
 8013dda:	4602      	mov	r2, r0
 8013ddc:	6878      	ldr	r0, [r7, #4]
 8013dde:	f002 fbd1 	bl	8016584 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8013de2:	e167      	b.n	80140b4 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8013de4:	4b2d      	ldr	r3, [pc, #180]	; (8013e9c <tcp_process+0x590>)
 8013de6:	781b      	ldrb	r3, [r3, #0]
 8013de8:	f003 0302 	and.w	r3, r3, #2
 8013dec:	2b00      	cmp	r3, #0
 8013dee:	f000 8161 	beq.w	80140b4 <tcp_process+0x7a8>
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013df6:	1e5a      	subs	r2, r3, #1
 8013df8:	4b2b      	ldr	r3, [pc, #172]	; (8013ea8 <tcp_process+0x59c>)
 8013dfa:	681b      	ldr	r3, [r3, #0]
 8013dfc:	429a      	cmp	r2, r3
 8013dfe:	f040 8159 	bne.w	80140b4 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8013e02:	6878      	ldr	r0, [r7, #4]
 8013e04:	f002 f9b8 	bl	8016178 <tcp_rexmit>
      break;
 8013e08:	e154      	b.n	80140b4 <tcp_process+0x7a8>
 8013e0a:	e153      	b.n	80140b4 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8013e0c:	6878      	ldr	r0, [r7, #4]
 8013e0e:	f000 fa71 	bl	80142f4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8013e12:	4b2d      	ldr	r3, [pc, #180]	; (8013ec8 <tcp_process+0x5bc>)
 8013e14:	781b      	ldrb	r3, [r3, #0]
 8013e16:	f003 0320 	and.w	r3, r3, #32
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	f000 814c 	beq.w	80140b8 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	8b5b      	ldrh	r3, [r3, #26]
 8013e24:	f043 0302 	orr.w	r3, r3, #2
 8013e28:	b29a      	uxth	r2, r3
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	2207      	movs	r2, #7
 8013e32:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013e34:	e140      	b.n	80140b8 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8013e36:	6878      	ldr	r0, [r7, #4]
 8013e38:	f000 fa5c 	bl	80142f4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013e3c:	4b22      	ldr	r3, [pc, #136]	; (8013ec8 <tcp_process+0x5bc>)
 8013e3e:	781b      	ldrb	r3, [r3, #0]
 8013e40:	f003 0320 	and.w	r3, r3, #32
 8013e44:	2b00      	cmp	r3, #0
 8013e46:	d071      	beq.n	8013f2c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013e48:	4b14      	ldr	r3, [pc, #80]	; (8013e9c <tcp_process+0x590>)
 8013e4a:	781b      	ldrb	r3, [r3, #0]
 8013e4c:	f003 0310 	and.w	r3, r3, #16
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d060      	beq.n	8013f16 <tcp_process+0x60a>
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013e58:	4b11      	ldr	r3, [pc, #68]	; (8013ea0 <tcp_process+0x594>)
 8013e5a:	681b      	ldr	r3, [r3, #0]
 8013e5c:	429a      	cmp	r2, r3
 8013e5e:	d15a      	bne.n	8013f16 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d156      	bne.n	8013f16 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	8b5b      	ldrh	r3, [r3, #26]
 8013e6c:	f043 0302 	orr.w	r3, r3, #2
 8013e70:	b29a      	uxth	r2, r3
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8013e76:	6878      	ldr	r0, [r7, #4]
 8013e78:	f7fe fdbc 	bl	80129f4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8013e7c:	4b13      	ldr	r3, [pc, #76]	; (8013ecc <tcp_process+0x5c0>)
 8013e7e:	681b      	ldr	r3, [r3, #0]
 8013e80:	687a      	ldr	r2, [r7, #4]
 8013e82:	429a      	cmp	r2, r3
 8013e84:	d105      	bne.n	8013e92 <tcp_process+0x586>
 8013e86:	4b11      	ldr	r3, [pc, #68]	; (8013ecc <tcp_process+0x5c0>)
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	68db      	ldr	r3, [r3, #12]
 8013e8c:	4a0f      	ldr	r2, [pc, #60]	; (8013ecc <tcp_process+0x5c0>)
 8013e8e:	6013      	str	r3, [r2, #0]
 8013e90:	e02e      	b.n	8013ef0 <tcp_process+0x5e4>
 8013e92:	4b0e      	ldr	r3, [pc, #56]	; (8013ecc <tcp_process+0x5c0>)
 8013e94:	681b      	ldr	r3, [r3, #0]
 8013e96:	617b      	str	r3, [r7, #20]
 8013e98:	e027      	b.n	8013eea <tcp_process+0x5de>
 8013e9a:	bf00      	nop
 8013e9c:	20007100 	.word	0x20007100
 8013ea0:	200070f8 	.word	0x200070f8
 8013ea4:	200070fe 	.word	0x200070fe
 8013ea8:	200070f4 	.word	0x200070f4
 8013eac:	200070e4 	.word	0x200070e4
 8013eb0:	200007f0 	.word	0x200007f0
 8013eb4:	200007f4 	.word	0x200007f4
 8013eb8:	0801dc6c 	.word	0x0801dc6c
 8013ebc:	0801df0c 	.word	0x0801df0c
 8013ec0:	0801dcb8 	.word	0x0801dcb8
 8013ec4:	200070fc 	.word	0x200070fc
 8013ec8:	20007101 	.word	0x20007101
 8013ecc:	200070c8 	.word	0x200070c8
 8013ed0:	697b      	ldr	r3, [r7, #20]
 8013ed2:	68db      	ldr	r3, [r3, #12]
 8013ed4:	687a      	ldr	r2, [r7, #4]
 8013ed6:	429a      	cmp	r2, r3
 8013ed8:	d104      	bne.n	8013ee4 <tcp_process+0x5d8>
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	68da      	ldr	r2, [r3, #12]
 8013ede:	697b      	ldr	r3, [r7, #20]
 8013ee0:	60da      	str	r2, [r3, #12]
 8013ee2:	e005      	b.n	8013ef0 <tcp_process+0x5e4>
 8013ee4:	697b      	ldr	r3, [r7, #20]
 8013ee6:	68db      	ldr	r3, [r3, #12]
 8013ee8:	617b      	str	r3, [r7, #20]
 8013eea:	697b      	ldr	r3, [r7, #20]
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d1ef      	bne.n	8013ed0 <tcp_process+0x5c4>
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	2200      	movs	r2, #0
 8013ef4:	60da      	str	r2, [r3, #12]
 8013ef6:	4b77      	ldr	r3, [pc, #476]	; (80140d4 <tcp_process+0x7c8>)
 8013ef8:	2201      	movs	r2, #1
 8013efa:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	220a      	movs	r2, #10
 8013f00:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8013f02:	4b75      	ldr	r3, [pc, #468]	; (80140d8 <tcp_process+0x7cc>)
 8013f04:	681a      	ldr	r2, [r3, #0]
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	60da      	str	r2, [r3, #12]
 8013f0a:	4a73      	ldr	r2, [pc, #460]	; (80140d8 <tcp_process+0x7cc>)
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	6013      	str	r3, [r2, #0]
 8013f10:	f002 fcfa 	bl	8016908 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8013f14:	e0d2      	b.n	80140bc <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	8b5b      	ldrh	r3, [r3, #26]
 8013f1a:	f043 0302 	orr.w	r3, r3, #2
 8013f1e:	b29a      	uxth	r2, r3
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	2208      	movs	r2, #8
 8013f28:	751a      	strb	r2, [r3, #20]
      break;
 8013f2a:	e0c7      	b.n	80140bc <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013f2c:	4b6b      	ldr	r3, [pc, #428]	; (80140dc <tcp_process+0x7d0>)
 8013f2e:	781b      	ldrb	r3, [r3, #0]
 8013f30:	f003 0310 	and.w	r3, r3, #16
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	f000 80c1 	beq.w	80140bc <tcp_process+0x7b0>
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013f3e:	4b68      	ldr	r3, [pc, #416]	; (80140e0 <tcp_process+0x7d4>)
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	429a      	cmp	r2, r3
 8013f44:	f040 80ba 	bne.w	80140bc <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	f040 80b5 	bne.w	80140bc <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	2206      	movs	r2, #6
 8013f56:	751a      	strb	r2, [r3, #20]
      break;
 8013f58:	e0b0      	b.n	80140bc <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8013f5a:	6878      	ldr	r0, [r7, #4]
 8013f5c:	f000 f9ca 	bl	80142f4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013f60:	4b60      	ldr	r3, [pc, #384]	; (80140e4 <tcp_process+0x7d8>)
 8013f62:	781b      	ldrb	r3, [r3, #0]
 8013f64:	f003 0320 	and.w	r3, r3, #32
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	f000 80a9 	beq.w	80140c0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	8b5b      	ldrh	r3, [r3, #26]
 8013f72:	f043 0302 	orr.w	r3, r3, #2
 8013f76:	b29a      	uxth	r2, r3
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8013f7c:	6878      	ldr	r0, [r7, #4]
 8013f7e:	f7fe fd39 	bl	80129f4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013f82:	4b59      	ldr	r3, [pc, #356]	; (80140e8 <tcp_process+0x7dc>)
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	687a      	ldr	r2, [r7, #4]
 8013f88:	429a      	cmp	r2, r3
 8013f8a:	d105      	bne.n	8013f98 <tcp_process+0x68c>
 8013f8c:	4b56      	ldr	r3, [pc, #344]	; (80140e8 <tcp_process+0x7dc>)
 8013f8e:	681b      	ldr	r3, [r3, #0]
 8013f90:	68db      	ldr	r3, [r3, #12]
 8013f92:	4a55      	ldr	r2, [pc, #340]	; (80140e8 <tcp_process+0x7dc>)
 8013f94:	6013      	str	r3, [r2, #0]
 8013f96:	e013      	b.n	8013fc0 <tcp_process+0x6b4>
 8013f98:	4b53      	ldr	r3, [pc, #332]	; (80140e8 <tcp_process+0x7dc>)
 8013f9a:	681b      	ldr	r3, [r3, #0]
 8013f9c:	613b      	str	r3, [r7, #16]
 8013f9e:	e00c      	b.n	8013fba <tcp_process+0x6ae>
 8013fa0:	693b      	ldr	r3, [r7, #16]
 8013fa2:	68db      	ldr	r3, [r3, #12]
 8013fa4:	687a      	ldr	r2, [r7, #4]
 8013fa6:	429a      	cmp	r2, r3
 8013fa8:	d104      	bne.n	8013fb4 <tcp_process+0x6a8>
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	68da      	ldr	r2, [r3, #12]
 8013fae:	693b      	ldr	r3, [r7, #16]
 8013fb0:	60da      	str	r2, [r3, #12]
 8013fb2:	e005      	b.n	8013fc0 <tcp_process+0x6b4>
 8013fb4:	693b      	ldr	r3, [r7, #16]
 8013fb6:	68db      	ldr	r3, [r3, #12]
 8013fb8:	613b      	str	r3, [r7, #16]
 8013fba:	693b      	ldr	r3, [r7, #16]
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d1ef      	bne.n	8013fa0 <tcp_process+0x694>
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	2200      	movs	r2, #0
 8013fc4:	60da      	str	r2, [r3, #12]
 8013fc6:	4b43      	ldr	r3, [pc, #268]	; (80140d4 <tcp_process+0x7c8>)
 8013fc8:	2201      	movs	r2, #1
 8013fca:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	220a      	movs	r2, #10
 8013fd0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013fd2:	4b41      	ldr	r3, [pc, #260]	; (80140d8 <tcp_process+0x7cc>)
 8013fd4:	681a      	ldr	r2, [r3, #0]
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	60da      	str	r2, [r3, #12]
 8013fda:	4a3f      	ldr	r2, [pc, #252]	; (80140d8 <tcp_process+0x7cc>)
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	6013      	str	r3, [r2, #0]
 8013fe0:	f002 fc92 	bl	8016908 <tcp_timer_needed>
      }
      break;
 8013fe4:	e06c      	b.n	80140c0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8013fe6:	6878      	ldr	r0, [r7, #4]
 8013fe8:	f000 f984 	bl	80142f4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013fec:	4b3b      	ldr	r3, [pc, #236]	; (80140dc <tcp_process+0x7d0>)
 8013fee:	781b      	ldrb	r3, [r3, #0]
 8013ff0:	f003 0310 	and.w	r3, r3, #16
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	d065      	beq.n	80140c4 <tcp_process+0x7b8>
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013ffc:	4b38      	ldr	r3, [pc, #224]	; (80140e0 <tcp_process+0x7d4>)
 8013ffe:	681b      	ldr	r3, [r3, #0]
 8014000:	429a      	cmp	r2, r3
 8014002:	d15f      	bne.n	80140c4 <tcp_process+0x7b8>
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014008:	2b00      	cmp	r3, #0
 801400a:	d15b      	bne.n	80140c4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801400c:	6878      	ldr	r0, [r7, #4]
 801400e:	f7fe fcf1 	bl	80129f4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8014012:	4b35      	ldr	r3, [pc, #212]	; (80140e8 <tcp_process+0x7dc>)
 8014014:	681b      	ldr	r3, [r3, #0]
 8014016:	687a      	ldr	r2, [r7, #4]
 8014018:	429a      	cmp	r2, r3
 801401a:	d105      	bne.n	8014028 <tcp_process+0x71c>
 801401c:	4b32      	ldr	r3, [pc, #200]	; (80140e8 <tcp_process+0x7dc>)
 801401e:	681b      	ldr	r3, [r3, #0]
 8014020:	68db      	ldr	r3, [r3, #12]
 8014022:	4a31      	ldr	r2, [pc, #196]	; (80140e8 <tcp_process+0x7dc>)
 8014024:	6013      	str	r3, [r2, #0]
 8014026:	e013      	b.n	8014050 <tcp_process+0x744>
 8014028:	4b2f      	ldr	r3, [pc, #188]	; (80140e8 <tcp_process+0x7dc>)
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	60fb      	str	r3, [r7, #12]
 801402e:	e00c      	b.n	801404a <tcp_process+0x73e>
 8014030:	68fb      	ldr	r3, [r7, #12]
 8014032:	68db      	ldr	r3, [r3, #12]
 8014034:	687a      	ldr	r2, [r7, #4]
 8014036:	429a      	cmp	r2, r3
 8014038:	d104      	bne.n	8014044 <tcp_process+0x738>
 801403a:	687b      	ldr	r3, [r7, #4]
 801403c:	68da      	ldr	r2, [r3, #12]
 801403e:	68fb      	ldr	r3, [r7, #12]
 8014040:	60da      	str	r2, [r3, #12]
 8014042:	e005      	b.n	8014050 <tcp_process+0x744>
 8014044:	68fb      	ldr	r3, [r7, #12]
 8014046:	68db      	ldr	r3, [r3, #12]
 8014048:	60fb      	str	r3, [r7, #12]
 801404a:	68fb      	ldr	r3, [r7, #12]
 801404c:	2b00      	cmp	r3, #0
 801404e:	d1ef      	bne.n	8014030 <tcp_process+0x724>
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	2200      	movs	r2, #0
 8014054:	60da      	str	r2, [r3, #12]
 8014056:	4b1f      	ldr	r3, [pc, #124]	; (80140d4 <tcp_process+0x7c8>)
 8014058:	2201      	movs	r2, #1
 801405a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	220a      	movs	r2, #10
 8014060:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8014062:	4b1d      	ldr	r3, [pc, #116]	; (80140d8 <tcp_process+0x7cc>)
 8014064:	681a      	ldr	r2, [r3, #0]
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	60da      	str	r2, [r3, #12]
 801406a:	4a1b      	ldr	r2, [pc, #108]	; (80140d8 <tcp_process+0x7cc>)
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	6013      	str	r3, [r2, #0]
 8014070:	f002 fc4a 	bl	8016908 <tcp_timer_needed>
      }
      break;
 8014074:	e026      	b.n	80140c4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8014076:	6878      	ldr	r0, [r7, #4]
 8014078:	f000 f93c 	bl	80142f4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801407c:	4b17      	ldr	r3, [pc, #92]	; (80140dc <tcp_process+0x7d0>)
 801407e:	781b      	ldrb	r3, [r3, #0]
 8014080:	f003 0310 	and.w	r3, r3, #16
 8014084:	2b00      	cmp	r3, #0
 8014086:	d01f      	beq.n	80140c8 <tcp_process+0x7bc>
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801408c:	4b14      	ldr	r3, [pc, #80]	; (80140e0 <tcp_process+0x7d4>)
 801408e:	681b      	ldr	r3, [r3, #0]
 8014090:	429a      	cmp	r2, r3
 8014092:	d119      	bne.n	80140c8 <tcp_process+0x7bc>
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014098:	2b00      	cmp	r3, #0
 801409a:	d115      	bne.n	80140c8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 801409c:	4b11      	ldr	r3, [pc, #68]	; (80140e4 <tcp_process+0x7d8>)
 801409e:	781b      	ldrb	r3, [r3, #0]
 80140a0:	f043 0310 	orr.w	r3, r3, #16
 80140a4:	b2da      	uxtb	r2, r3
 80140a6:	4b0f      	ldr	r3, [pc, #60]	; (80140e4 <tcp_process+0x7d8>)
 80140a8:	701a      	strb	r2, [r3, #0]
      }
      break;
 80140aa:	e00d      	b.n	80140c8 <tcp_process+0x7bc>
    default:
      break;
 80140ac:	bf00      	nop
 80140ae:	e00c      	b.n	80140ca <tcp_process+0x7be>
      break;
 80140b0:	bf00      	nop
 80140b2:	e00a      	b.n	80140ca <tcp_process+0x7be>
      break;
 80140b4:	bf00      	nop
 80140b6:	e008      	b.n	80140ca <tcp_process+0x7be>
      break;
 80140b8:	bf00      	nop
 80140ba:	e006      	b.n	80140ca <tcp_process+0x7be>
      break;
 80140bc:	bf00      	nop
 80140be:	e004      	b.n	80140ca <tcp_process+0x7be>
      break;
 80140c0:	bf00      	nop
 80140c2:	e002      	b.n	80140ca <tcp_process+0x7be>
      break;
 80140c4:	bf00      	nop
 80140c6:	e000      	b.n	80140ca <tcp_process+0x7be>
      break;
 80140c8:	bf00      	nop
  }
  return ERR_OK;
 80140ca:	2300      	movs	r3, #0
}
 80140cc:	4618      	mov	r0, r3
 80140ce:	3724      	adds	r7, #36	; 0x24
 80140d0:	46bd      	mov	sp, r7
 80140d2:	bd90      	pop	{r4, r7, pc}
 80140d4:	200070d0 	.word	0x200070d0
 80140d8:	200070cc 	.word	0x200070cc
 80140dc:	20007100 	.word	0x20007100
 80140e0:	200070f8 	.word	0x200070f8
 80140e4:	20007101 	.word	0x20007101
 80140e8:	200070c8 	.word	0x200070c8

080140ec <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80140ec:	b590      	push	{r4, r7, lr}
 80140ee:	b085      	sub	sp, #20
 80140f0:	af00      	add	r7, sp, #0
 80140f2:	6078      	str	r0, [r7, #4]
 80140f4:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d106      	bne.n	801410a <tcp_oos_insert_segment+0x1e>
 80140fc:	4b3b      	ldr	r3, [pc, #236]	; (80141ec <tcp_oos_insert_segment+0x100>)
 80140fe:	f240 421f 	movw	r2, #1055	; 0x41f
 8014102:	493b      	ldr	r1, [pc, #236]	; (80141f0 <tcp_oos_insert_segment+0x104>)
 8014104:	483b      	ldr	r0, [pc, #236]	; (80141f4 <tcp_oos_insert_segment+0x108>)
 8014106:	f005 fee7 	bl	8019ed8 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	68db      	ldr	r3, [r3, #12]
 801410e:	899b      	ldrh	r3, [r3, #12]
 8014110:	b29b      	uxth	r3, r3
 8014112:	4618      	mov	r0, r3
 8014114:	f7fb fc26 	bl	800f964 <lwip_htons>
 8014118:	4603      	mov	r3, r0
 801411a:	b2db      	uxtb	r3, r3
 801411c:	f003 0301 	and.w	r3, r3, #1
 8014120:	2b00      	cmp	r3, #0
 8014122:	d028      	beq.n	8014176 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8014124:	6838      	ldr	r0, [r7, #0]
 8014126:	f7fe fa63 	bl	80125f0 <tcp_segs_free>
    next = NULL;
 801412a:	2300      	movs	r3, #0
 801412c:	603b      	str	r3, [r7, #0]
 801412e:	e056      	b.n	80141de <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014130:	683b      	ldr	r3, [r7, #0]
 8014132:	68db      	ldr	r3, [r3, #12]
 8014134:	899b      	ldrh	r3, [r3, #12]
 8014136:	b29b      	uxth	r3, r3
 8014138:	4618      	mov	r0, r3
 801413a:	f7fb fc13 	bl	800f964 <lwip_htons>
 801413e:	4603      	mov	r3, r0
 8014140:	b2db      	uxtb	r3, r3
 8014142:	f003 0301 	and.w	r3, r3, #1
 8014146:	2b00      	cmp	r3, #0
 8014148:	d00d      	beq.n	8014166 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	68db      	ldr	r3, [r3, #12]
 801414e:	899b      	ldrh	r3, [r3, #12]
 8014150:	b29c      	uxth	r4, r3
 8014152:	2001      	movs	r0, #1
 8014154:	f7fb fc06 	bl	800f964 <lwip_htons>
 8014158:	4603      	mov	r3, r0
 801415a:	461a      	mov	r2, r3
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	68db      	ldr	r3, [r3, #12]
 8014160:	4322      	orrs	r2, r4
 8014162:	b292      	uxth	r2, r2
 8014164:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8014166:	683b      	ldr	r3, [r7, #0]
 8014168:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801416a:	683b      	ldr	r3, [r7, #0]
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8014170:	68f8      	ldr	r0, [r7, #12]
 8014172:	f7fe fa52 	bl	801261a <tcp_seg_free>
    while (next &&
 8014176:	683b      	ldr	r3, [r7, #0]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d00e      	beq.n	801419a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	891b      	ldrh	r3, [r3, #8]
 8014180:	461a      	mov	r2, r3
 8014182:	4b1d      	ldr	r3, [pc, #116]	; (80141f8 <tcp_oos_insert_segment+0x10c>)
 8014184:	681b      	ldr	r3, [r3, #0]
 8014186:	441a      	add	r2, r3
 8014188:	683b      	ldr	r3, [r7, #0]
 801418a:	68db      	ldr	r3, [r3, #12]
 801418c:	685b      	ldr	r3, [r3, #4]
 801418e:	6839      	ldr	r1, [r7, #0]
 8014190:	8909      	ldrh	r1, [r1, #8]
 8014192:	440b      	add	r3, r1
 8014194:	1ad3      	subs	r3, r2, r3
    while (next &&
 8014196:	2b00      	cmp	r3, #0
 8014198:	daca      	bge.n	8014130 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801419a:	683b      	ldr	r3, [r7, #0]
 801419c:	2b00      	cmp	r3, #0
 801419e:	d01e      	beq.n	80141de <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	891b      	ldrh	r3, [r3, #8]
 80141a4:	461a      	mov	r2, r3
 80141a6:	4b14      	ldr	r3, [pc, #80]	; (80141f8 <tcp_oos_insert_segment+0x10c>)
 80141a8:	681b      	ldr	r3, [r3, #0]
 80141aa:	441a      	add	r2, r3
 80141ac:	683b      	ldr	r3, [r7, #0]
 80141ae:	68db      	ldr	r3, [r3, #12]
 80141b0:	685b      	ldr	r3, [r3, #4]
 80141b2:	1ad3      	subs	r3, r2, r3
    if (next &&
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	dd12      	ble.n	80141de <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80141b8:	683b      	ldr	r3, [r7, #0]
 80141ba:	68db      	ldr	r3, [r3, #12]
 80141bc:	685b      	ldr	r3, [r3, #4]
 80141be:	b29a      	uxth	r2, r3
 80141c0:	4b0d      	ldr	r3, [pc, #52]	; (80141f8 <tcp_oos_insert_segment+0x10c>)
 80141c2:	681b      	ldr	r3, [r3, #0]
 80141c4:	b29b      	uxth	r3, r3
 80141c6:	1ad3      	subs	r3, r2, r3
 80141c8:	b29a      	uxth	r2, r3
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	685a      	ldr	r2, [r3, #4]
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	891b      	ldrh	r3, [r3, #8]
 80141d6:	4619      	mov	r1, r3
 80141d8:	4610      	mov	r0, r2
 80141da:	f7fc fe23 	bl	8010e24 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	683a      	ldr	r2, [r7, #0]
 80141e2:	601a      	str	r2, [r3, #0]
}
 80141e4:	bf00      	nop
 80141e6:	3714      	adds	r7, #20
 80141e8:	46bd      	mov	sp, r7
 80141ea:	bd90      	pop	{r4, r7, pc}
 80141ec:	0801dc6c 	.word	0x0801dc6c
 80141f0:	0801df2c 	.word	0x0801df2c
 80141f4:	0801dcb8 	.word	0x0801dcb8
 80141f8:	200070f4 	.word	0x200070f4

080141fc <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80141fc:	b5b0      	push	{r4, r5, r7, lr}
 80141fe:	b086      	sub	sp, #24
 8014200:	af00      	add	r7, sp, #0
 8014202:	60f8      	str	r0, [r7, #12]
 8014204:	60b9      	str	r1, [r7, #8]
 8014206:	607a      	str	r2, [r7, #4]
 8014208:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801420a:	e03e      	b.n	801428a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801420c:	68bb      	ldr	r3, [r7, #8]
 801420e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8014210:	68bb      	ldr	r3, [r7, #8]
 8014212:	681b      	ldr	r3, [r3, #0]
 8014214:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8014216:	697b      	ldr	r3, [r7, #20]
 8014218:	685b      	ldr	r3, [r3, #4]
 801421a:	4618      	mov	r0, r3
 801421c:	f7fd f80e 	bl	801123c <pbuf_clen>
 8014220:	4603      	mov	r3, r0
 8014222:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801422a:	8a7a      	ldrh	r2, [r7, #18]
 801422c:	429a      	cmp	r2, r3
 801422e:	d906      	bls.n	801423e <tcp_free_acked_segments+0x42>
 8014230:	4b2a      	ldr	r3, [pc, #168]	; (80142dc <tcp_free_acked_segments+0xe0>)
 8014232:	f240 4257 	movw	r2, #1111	; 0x457
 8014236:	492a      	ldr	r1, [pc, #168]	; (80142e0 <tcp_free_acked_segments+0xe4>)
 8014238:	482a      	ldr	r0, [pc, #168]	; (80142e4 <tcp_free_acked_segments+0xe8>)
 801423a:	f005 fe4d 	bl	8019ed8 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801423e:	68fb      	ldr	r3, [r7, #12]
 8014240:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8014244:	8a7b      	ldrh	r3, [r7, #18]
 8014246:	1ad3      	subs	r3, r2, r3
 8014248:	b29a      	uxth	r2, r3
 801424a:	68fb      	ldr	r3, [r7, #12]
 801424c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8014250:	697b      	ldr	r3, [r7, #20]
 8014252:	891a      	ldrh	r2, [r3, #8]
 8014254:	4b24      	ldr	r3, [pc, #144]	; (80142e8 <tcp_free_acked_segments+0xec>)
 8014256:	881b      	ldrh	r3, [r3, #0]
 8014258:	4413      	add	r3, r2
 801425a:	b29a      	uxth	r2, r3
 801425c:	4b22      	ldr	r3, [pc, #136]	; (80142e8 <tcp_free_acked_segments+0xec>)
 801425e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8014260:	6978      	ldr	r0, [r7, #20]
 8014262:	f7fe f9da 	bl	801261a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8014266:	68fb      	ldr	r3, [r7, #12]
 8014268:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801426c:	2b00      	cmp	r3, #0
 801426e:	d00c      	beq.n	801428a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8014270:	68bb      	ldr	r3, [r7, #8]
 8014272:	2b00      	cmp	r3, #0
 8014274:	d109      	bne.n	801428a <tcp_free_acked_segments+0x8e>
 8014276:	683b      	ldr	r3, [r7, #0]
 8014278:	2b00      	cmp	r3, #0
 801427a:	d106      	bne.n	801428a <tcp_free_acked_segments+0x8e>
 801427c:	4b17      	ldr	r3, [pc, #92]	; (80142dc <tcp_free_acked_segments+0xe0>)
 801427e:	f240 4261 	movw	r2, #1121	; 0x461
 8014282:	491a      	ldr	r1, [pc, #104]	; (80142ec <tcp_free_acked_segments+0xf0>)
 8014284:	4817      	ldr	r0, [pc, #92]	; (80142e4 <tcp_free_acked_segments+0xe8>)
 8014286:	f005 fe27 	bl	8019ed8 <iprintf>
  while (seg_list != NULL &&
 801428a:	68bb      	ldr	r3, [r7, #8]
 801428c:	2b00      	cmp	r3, #0
 801428e:	d020      	beq.n	80142d2 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8014290:	68bb      	ldr	r3, [r7, #8]
 8014292:	68db      	ldr	r3, [r3, #12]
 8014294:	685b      	ldr	r3, [r3, #4]
 8014296:	4618      	mov	r0, r3
 8014298:	f7fb fb79 	bl	800f98e <lwip_htonl>
 801429c:	4604      	mov	r4, r0
 801429e:	68bb      	ldr	r3, [r7, #8]
 80142a0:	891b      	ldrh	r3, [r3, #8]
 80142a2:	461d      	mov	r5, r3
 80142a4:	68bb      	ldr	r3, [r7, #8]
 80142a6:	68db      	ldr	r3, [r3, #12]
 80142a8:	899b      	ldrh	r3, [r3, #12]
 80142aa:	b29b      	uxth	r3, r3
 80142ac:	4618      	mov	r0, r3
 80142ae:	f7fb fb59 	bl	800f964 <lwip_htons>
 80142b2:	4603      	mov	r3, r0
 80142b4:	b2db      	uxtb	r3, r3
 80142b6:	f003 0303 	and.w	r3, r3, #3
 80142ba:	2b00      	cmp	r3, #0
 80142bc:	d001      	beq.n	80142c2 <tcp_free_acked_segments+0xc6>
 80142be:	2301      	movs	r3, #1
 80142c0:	e000      	b.n	80142c4 <tcp_free_acked_segments+0xc8>
 80142c2:	2300      	movs	r3, #0
 80142c4:	442b      	add	r3, r5
 80142c6:	18e2      	adds	r2, r4, r3
 80142c8:	4b09      	ldr	r3, [pc, #36]	; (80142f0 <tcp_free_acked_segments+0xf4>)
 80142ca:	681b      	ldr	r3, [r3, #0]
 80142cc:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80142ce:	2b00      	cmp	r3, #0
 80142d0:	dd9c      	ble.n	801420c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80142d2:	68bb      	ldr	r3, [r7, #8]
}
 80142d4:	4618      	mov	r0, r3
 80142d6:	3718      	adds	r7, #24
 80142d8:	46bd      	mov	sp, r7
 80142da:	bdb0      	pop	{r4, r5, r7, pc}
 80142dc:	0801dc6c 	.word	0x0801dc6c
 80142e0:	0801df54 	.word	0x0801df54
 80142e4:	0801dcb8 	.word	0x0801dcb8
 80142e8:	200070fc 	.word	0x200070fc
 80142ec:	0801df7c 	.word	0x0801df7c
 80142f0:	200070f8 	.word	0x200070f8

080142f4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80142f4:	b5b0      	push	{r4, r5, r7, lr}
 80142f6:	b094      	sub	sp, #80	; 0x50
 80142f8:	af00      	add	r7, sp, #0
 80142fa:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80142fc:	2300      	movs	r3, #0
 80142fe:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	2b00      	cmp	r3, #0
 8014304:	d106      	bne.n	8014314 <tcp_receive+0x20>
 8014306:	4b91      	ldr	r3, [pc, #580]	; (801454c <tcp_receive+0x258>)
 8014308:	f240 427b 	movw	r2, #1147	; 0x47b
 801430c:	4990      	ldr	r1, [pc, #576]	; (8014550 <tcp_receive+0x25c>)
 801430e:	4891      	ldr	r0, [pc, #580]	; (8014554 <tcp_receive+0x260>)
 8014310:	f005 fde2 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	7d1b      	ldrb	r3, [r3, #20]
 8014318:	2b03      	cmp	r3, #3
 801431a:	d806      	bhi.n	801432a <tcp_receive+0x36>
 801431c:	4b8b      	ldr	r3, [pc, #556]	; (801454c <tcp_receive+0x258>)
 801431e:	f240 427c 	movw	r2, #1148	; 0x47c
 8014322:	498d      	ldr	r1, [pc, #564]	; (8014558 <tcp_receive+0x264>)
 8014324:	488b      	ldr	r0, [pc, #556]	; (8014554 <tcp_receive+0x260>)
 8014326:	f005 fdd7 	bl	8019ed8 <iprintf>

  if (flags & TCP_ACK) {
 801432a:	4b8c      	ldr	r3, [pc, #560]	; (801455c <tcp_receive+0x268>)
 801432c:	781b      	ldrb	r3, [r3, #0]
 801432e:	f003 0310 	and.w	r3, r3, #16
 8014332:	2b00      	cmp	r3, #0
 8014334:	f000 8264 	beq.w	8014800 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801433e:	461a      	mov	r2, r3
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014344:	4413      	add	r3, r2
 8014346:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801434c:	4b84      	ldr	r3, [pc, #528]	; (8014560 <tcp_receive+0x26c>)
 801434e:	681b      	ldr	r3, [r3, #0]
 8014350:	1ad3      	subs	r3, r2, r3
 8014352:	2b00      	cmp	r3, #0
 8014354:	db1b      	blt.n	801438e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801435a:	4b81      	ldr	r3, [pc, #516]	; (8014560 <tcp_receive+0x26c>)
 801435c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801435e:	429a      	cmp	r2, r3
 8014360:	d106      	bne.n	8014370 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014366:	4b7f      	ldr	r3, [pc, #508]	; (8014564 <tcp_receive+0x270>)
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	1ad3      	subs	r3, r2, r3
 801436c:	2b00      	cmp	r3, #0
 801436e:	db0e      	blt.n	801438e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014374:	4b7b      	ldr	r3, [pc, #492]	; (8014564 <tcp_receive+0x270>)
 8014376:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014378:	429a      	cmp	r2, r3
 801437a:	d125      	bne.n	80143c8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801437c:	4b7a      	ldr	r3, [pc, #488]	; (8014568 <tcp_receive+0x274>)
 801437e:	681b      	ldr	r3, [r3, #0]
 8014380:	89db      	ldrh	r3, [r3, #14]
 8014382:	b29a      	uxth	r2, r3
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801438a:	429a      	cmp	r2, r3
 801438c:	d91c      	bls.n	80143c8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801438e:	4b76      	ldr	r3, [pc, #472]	; (8014568 <tcp_receive+0x274>)
 8014390:	681b      	ldr	r3, [r3, #0]
 8014392:	89db      	ldrh	r3, [r3, #14]
 8014394:	b29a      	uxth	r2, r3
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80143a8:	429a      	cmp	r2, r3
 80143aa:	d205      	bcs.n	80143b8 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 80143b8:	4b69      	ldr	r3, [pc, #420]	; (8014560 <tcp_receive+0x26c>)
 80143ba:	681a      	ldr	r2, [r3, #0]
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 80143c0:	4b68      	ldr	r3, [pc, #416]	; (8014564 <tcp_receive+0x270>)
 80143c2:	681a      	ldr	r2, [r3, #0]
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80143c8:	4b66      	ldr	r3, [pc, #408]	; (8014564 <tcp_receive+0x270>)
 80143ca:	681a      	ldr	r2, [r3, #0]
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80143d0:	1ad3      	subs	r3, r2, r3
 80143d2:	2b00      	cmp	r3, #0
 80143d4:	dc58      	bgt.n	8014488 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80143d6:	4b65      	ldr	r3, [pc, #404]	; (801456c <tcp_receive+0x278>)
 80143d8:	881b      	ldrh	r3, [r3, #0]
 80143da:	2b00      	cmp	r3, #0
 80143dc:	d14b      	bne.n	8014476 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80143e2:	687a      	ldr	r2, [r7, #4]
 80143e4:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 80143e8:	4413      	add	r3, r2
 80143ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80143ec:	429a      	cmp	r2, r3
 80143ee:	d142      	bne.n	8014476 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	db3d      	blt.n	8014476 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80143fe:	4b59      	ldr	r3, [pc, #356]	; (8014564 <tcp_receive+0x270>)
 8014400:	681b      	ldr	r3, [r3, #0]
 8014402:	429a      	cmp	r2, r3
 8014404:	d137      	bne.n	8014476 <tcp_receive+0x182>
              found_dupack = 1;
 8014406:	2301      	movs	r3, #1
 8014408:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801440a:	687b      	ldr	r3, [r7, #4]
 801440c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014410:	2bff      	cmp	r3, #255	; 0xff
 8014412:	d007      	beq.n	8014424 <tcp_receive+0x130>
                ++pcb->dupacks;
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801441a:	3301      	adds	r3, #1
 801441c:	b2da      	uxtb	r2, r3
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801442a:	2b03      	cmp	r3, #3
 801442c:	d91b      	bls.n	8014466 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014438:	4413      	add	r3, r2
 801443a:	b29a      	uxth	r2, r3
 801443c:	687b      	ldr	r3, [r7, #4]
 801443e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014442:	429a      	cmp	r2, r3
 8014444:	d30a      	bcc.n	801445c <tcp_receive+0x168>
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014450:	4413      	add	r3, r2
 8014452:	b29a      	uxth	r2, r3
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801445a:	e004      	b.n	8014466 <tcp_receive+0x172>
 801445c:	687b      	ldr	r3, [r7, #4]
 801445e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014462:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801446c:	2b02      	cmp	r3, #2
 801446e:	d902      	bls.n	8014476 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8014470:	6878      	ldr	r0, [r7, #4]
 8014472:	f001 feed 	bl	8016250 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8014476:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014478:	2b00      	cmp	r3, #0
 801447a:	f040 8161 	bne.w	8014740 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	2200      	movs	r2, #0
 8014482:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8014486:	e15b      	b.n	8014740 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014488:	4b36      	ldr	r3, [pc, #216]	; (8014564 <tcp_receive+0x270>)
 801448a:	681a      	ldr	r2, [r3, #0]
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014490:	1ad3      	subs	r3, r2, r3
 8014492:	3b01      	subs	r3, #1
 8014494:	2b00      	cmp	r3, #0
 8014496:	f2c0 814e 	blt.w	8014736 <tcp_receive+0x442>
 801449a:	4b32      	ldr	r3, [pc, #200]	; (8014564 <tcp_receive+0x270>)
 801449c:	681a      	ldr	r2, [r3, #0]
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80144a2:	1ad3      	subs	r3, r2, r3
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	f300 8146 	bgt.w	8014736 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	8b5b      	ldrh	r3, [r3, #26]
 80144ae:	f003 0304 	and.w	r3, r3, #4
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	d010      	beq.n	80144d8 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	8b5b      	ldrh	r3, [r3, #26]
 80144ba:	f023 0304 	bic.w	r3, r3, #4
 80144be:	b29a      	uxth	r2, r3
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	2200      	movs	r2, #0
 80144d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	2200      	movs	r2, #0
 80144dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80144e0:	687b      	ldr	r3, [r7, #4]
 80144e2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80144e6:	10db      	asrs	r3, r3, #3
 80144e8:	b21b      	sxth	r3, r3
 80144ea:	b29a      	uxth	r2, r3
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80144f2:	b29b      	uxth	r3, r3
 80144f4:	4413      	add	r3, r2
 80144f6:	b29b      	uxth	r3, r3
 80144f8:	b21a      	sxth	r2, r3
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8014500:	4b18      	ldr	r3, [pc, #96]	; (8014564 <tcp_receive+0x270>)
 8014502:	681b      	ldr	r3, [r3, #0]
 8014504:	b29a      	uxth	r2, r3
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801450a:	b29b      	uxth	r3, r3
 801450c:	1ad3      	subs	r3, r2, r3
 801450e:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	2200      	movs	r2, #0
 8014514:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8014518:	4b12      	ldr	r3, [pc, #72]	; (8014564 <tcp_receive+0x270>)
 801451a:	681a      	ldr	r2, [r3, #0]
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	7d1b      	ldrb	r3, [r3, #20]
 8014524:	2b03      	cmp	r3, #3
 8014526:	f240 8097 	bls.w	8014658 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 801452a:	687b      	ldr	r3, [r7, #4]
 801452c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8014536:	429a      	cmp	r2, r3
 8014538:	d245      	bcs.n	80145c6 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	8b5b      	ldrh	r3, [r3, #26]
 801453e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014542:	2b00      	cmp	r3, #0
 8014544:	d014      	beq.n	8014570 <tcp_receive+0x27c>
 8014546:	2301      	movs	r3, #1
 8014548:	e013      	b.n	8014572 <tcp_receive+0x27e>
 801454a:	bf00      	nop
 801454c:	0801dc6c 	.word	0x0801dc6c
 8014550:	0801df9c 	.word	0x0801df9c
 8014554:	0801dcb8 	.word	0x0801dcb8
 8014558:	0801dfb8 	.word	0x0801dfb8
 801455c:	20007100 	.word	0x20007100
 8014560:	200070f4 	.word	0x200070f4
 8014564:	200070f8 	.word	0x200070f8
 8014568:	200070e4 	.word	0x200070e4
 801456c:	200070fe 	.word	0x200070fe
 8014570:	2302      	movs	r3, #2
 8014572:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8014576:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 801457a:	b29a      	uxth	r2, r3
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014580:	fb12 f303 	smulbb	r3, r2, r3
 8014584:	b29b      	uxth	r3, r3
 8014586:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8014588:	4293      	cmp	r3, r2
 801458a:	bf28      	it	cs
 801458c:	4613      	movcs	r3, r2
 801458e:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014596:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014598:	4413      	add	r3, r2
 801459a:	b29a      	uxth	r2, r3
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80145a2:	429a      	cmp	r2, r3
 80145a4:	d309      	bcc.n	80145ba <tcp_receive+0x2c6>
 80145a6:	687b      	ldr	r3, [r7, #4]
 80145a8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80145ac:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80145ae:	4413      	add	r3, r2
 80145b0:	b29a      	uxth	r2, r3
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80145b8:	e04e      	b.n	8014658 <tcp_receive+0x364>
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80145c0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80145c4:	e048      	b.n	8014658 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80145c6:	687b      	ldr	r3, [r7, #4]
 80145c8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80145cc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80145ce:	4413      	add	r3, r2
 80145d0:	b29a      	uxth	r2, r3
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80145d8:	429a      	cmp	r2, r3
 80145da:	d309      	bcc.n	80145f0 <tcp_receive+0x2fc>
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80145e2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80145e4:	4413      	add	r3, r2
 80145e6:	b29a      	uxth	r2, r3
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80145ee:	e004      	b.n	80145fa <tcp_receive+0x306>
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80145f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014606:	429a      	cmp	r2, r3
 8014608:	d326      	bcc.n	8014658 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014616:	1ad3      	subs	r3, r2, r3
 8014618:	b29a      	uxth	r2, r3
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014620:	687b      	ldr	r3, [r7, #4]
 8014622:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801462a:	4413      	add	r3, r2
 801462c:	b29a      	uxth	r2, r3
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014634:	429a      	cmp	r2, r3
 8014636:	d30a      	bcc.n	801464e <tcp_receive+0x35a>
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014642:	4413      	add	r3, r2
 8014644:	b29a      	uxth	r2, r3
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801464c:	e004      	b.n	8014658 <tcp_receive+0x364>
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014654:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	6f19      	ldr	r1, [r3, #112]	; 0x70
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014660:	4a98      	ldr	r2, [pc, #608]	; (80148c4 <tcp_receive+0x5d0>)
 8014662:	6878      	ldr	r0, [r7, #4]
 8014664:	f7ff fdca 	bl	80141fc <tcp_free_acked_segments>
 8014668:	4602      	mov	r2, r0
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8014672:	687b      	ldr	r3, [r7, #4]
 8014674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014676:	4a94      	ldr	r2, [pc, #592]	; (80148c8 <tcp_receive+0x5d4>)
 8014678:	6878      	ldr	r0, [r7, #4]
 801467a:	f7ff fdbf 	bl	80141fc <tcp_free_acked_segments>
 801467e:	4602      	mov	r2, r0
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014688:	2b00      	cmp	r3, #0
 801468a:	d104      	bne.n	8014696 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014692:	861a      	strh	r2, [r3, #48]	; 0x30
 8014694:	e002      	b.n	801469c <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8014696:	687b      	ldr	r3, [r7, #4]
 8014698:	2200      	movs	r2, #0
 801469a:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 801469c:	687b      	ldr	r3, [r7, #4]
 801469e:	2200      	movs	r2, #0
 80146a0:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80146a6:	2b00      	cmp	r3, #0
 80146a8:	d103      	bne.n	80146b2 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	2200      	movs	r2, #0
 80146ae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80146b8:	4b84      	ldr	r3, [pc, #528]	; (80148cc <tcp_receive+0x5d8>)
 80146ba:	881b      	ldrh	r3, [r3, #0]
 80146bc:	4413      	add	r3, r2
 80146be:	b29a      	uxth	r2, r3
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	8b5b      	ldrh	r3, [r3, #26]
 80146ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d035      	beq.n	801473e <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	d118      	bne.n	801470c <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d00c      	beq.n	80146fc <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80146e2:	687b      	ldr	r3, [r7, #4]
 80146e4:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80146ea:	68db      	ldr	r3, [r3, #12]
 80146ec:	685b      	ldr	r3, [r3, #4]
 80146ee:	4618      	mov	r0, r3
 80146f0:	f7fb f94d 	bl	800f98e <lwip_htonl>
 80146f4:	4603      	mov	r3, r0
 80146f6:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80146f8:	2b00      	cmp	r3, #0
 80146fa:	dc20      	bgt.n	801473e <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 80146fc:	687b      	ldr	r3, [r7, #4]
 80146fe:	8b5b      	ldrh	r3, [r3, #26]
 8014700:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014704:	b29a      	uxth	r2, r3
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801470a:	e018      	b.n	801473e <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014714:	68db      	ldr	r3, [r3, #12]
 8014716:	685b      	ldr	r3, [r3, #4]
 8014718:	4618      	mov	r0, r3
 801471a:	f7fb f938 	bl	800f98e <lwip_htonl>
 801471e:	4603      	mov	r3, r0
 8014720:	1ae3      	subs	r3, r4, r3
 8014722:	2b00      	cmp	r3, #0
 8014724:	dc0b      	bgt.n	801473e <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	8b5b      	ldrh	r3, [r3, #26]
 801472a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801472e:	b29a      	uxth	r2, r3
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014734:	e003      	b.n	801473e <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8014736:	6878      	ldr	r0, [r7, #4]
 8014738:	f001 ff76 	bl	8016628 <tcp_send_empty_ack>
 801473c:	e000      	b.n	8014740 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801473e:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8014740:	687b      	ldr	r3, [r7, #4]
 8014742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014744:	2b00      	cmp	r3, #0
 8014746:	d05b      	beq.n	8014800 <tcp_receive+0x50c>
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801474c:	4b60      	ldr	r3, [pc, #384]	; (80148d0 <tcp_receive+0x5dc>)
 801474e:	681b      	ldr	r3, [r3, #0]
 8014750:	1ad3      	subs	r3, r2, r3
 8014752:	2b00      	cmp	r3, #0
 8014754:	da54      	bge.n	8014800 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8014756:	4b5f      	ldr	r3, [pc, #380]	; (80148d4 <tcp_receive+0x5e0>)
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	b29a      	uxth	r2, r3
 801475c:	687b      	ldr	r3, [r7, #4]
 801475e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014760:	b29b      	uxth	r3, r3
 8014762:	1ad3      	subs	r3, r2, r3
 8014764:	b29b      	uxth	r3, r3
 8014766:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801476a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014774:	10db      	asrs	r3, r3, #3
 8014776:	b21b      	sxth	r3, r3
 8014778:	b29b      	uxth	r3, r3
 801477a:	1ad3      	subs	r3, r2, r3
 801477c:	b29b      	uxth	r3, r3
 801477e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8014782:	687b      	ldr	r3, [r7, #4]
 8014784:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014788:	b29a      	uxth	r2, r3
 801478a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801478e:	4413      	add	r3, r2
 8014790:	b29b      	uxth	r3, r3
 8014792:	b21a      	sxth	r2, r3
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8014798:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 801479c:	2b00      	cmp	r3, #0
 801479e:	da05      	bge.n	80147ac <tcp_receive+0x4b8>
        m = (s16_t) - m;
 80147a0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80147a4:	425b      	negs	r3, r3
 80147a6:	b29b      	uxth	r3, r3
 80147a8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80147ac:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80147b6:	109b      	asrs	r3, r3, #2
 80147b8:	b21b      	sxth	r3, r3
 80147ba:	b29b      	uxth	r3, r3
 80147bc:	1ad3      	subs	r3, r2, r3
 80147be:	b29b      	uxth	r3, r3
 80147c0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 80147c4:	687b      	ldr	r3, [r7, #4]
 80147c6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80147ca:	b29a      	uxth	r2, r3
 80147cc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80147d0:	4413      	add	r3, r2
 80147d2:	b29b      	uxth	r3, r3
 80147d4:	b21a      	sxth	r2, r3
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80147e0:	10db      	asrs	r3, r3, #3
 80147e2:	b21b      	sxth	r3, r3
 80147e4:	b29a      	uxth	r2, r3
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80147ec:	b29b      	uxth	r3, r3
 80147ee:	4413      	add	r3, r2
 80147f0:	b29b      	uxth	r3, r3
 80147f2:	b21a      	sxth	r2, r3
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	2200      	movs	r2, #0
 80147fe:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8014800:	4b35      	ldr	r3, [pc, #212]	; (80148d8 <tcp_receive+0x5e4>)
 8014802:	881b      	ldrh	r3, [r3, #0]
 8014804:	2b00      	cmp	r3, #0
 8014806:	f000 84e2 	beq.w	80151ce <tcp_receive+0xeda>
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	7d1b      	ldrb	r3, [r3, #20]
 801480e:	2b06      	cmp	r3, #6
 8014810:	f200 84dd 	bhi.w	80151ce <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014818:	4b30      	ldr	r3, [pc, #192]	; (80148dc <tcp_receive+0x5e8>)
 801481a:	681b      	ldr	r3, [r3, #0]
 801481c:	1ad3      	subs	r3, r2, r3
 801481e:	3b01      	subs	r3, #1
 8014820:	2b00      	cmp	r3, #0
 8014822:	f2c0 808f 	blt.w	8014944 <tcp_receive+0x650>
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801482a:	4b2b      	ldr	r3, [pc, #172]	; (80148d8 <tcp_receive+0x5e4>)
 801482c:	881b      	ldrh	r3, [r3, #0]
 801482e:	4619      	mov	r1, r3
 8014830:	4b2a      	ldr	r3, [pc, #168]	; (80148dc <tcp_receive+0x5e8>)
 8014832:	681b      	ldr	r3, [r3, #0]
 8014834:	440b      	add	r3, r1
 8014836:	1ad3      	subs	r3, r2, r3
 8014838:	3301      	adds	r3, #1
 801483a:	2b00      	cmp	r3, #0
 801483c:	f300 8082 	bgt.w	8014944 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8014840:	4b27      	ldr	r3, [pc, #156]	; (80148e0 <tcp_receive+0x5ec>)
 8014842:	685b      	ldr	r3, [r3, #4]
 8014844:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801484a:	4b24      	ldr	r3, [pc, #144]	; (80148dc <tcp_receive+0x5e8>)
 801484c:	681b      	ldr	r3, [r3, #0]
 801484e:	1ad3      	subs	r3, r2, r3
 8014850:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8014852:	4b23      	ldr	r3, [pc, #140]	; (80148e0 <tcp_receive+0x5ec>)
 8014854:	685b      	ldr	r3, [r3, #4]
 8014856:	2b00      	cmp	r3, #0
 8014858:	d106      	bne.n	8014868 <tcp_receive+0x574>
 801485a:	4b22      	ldr	r3, [pc, #136]	; (80148e4 <tcp_receive+0x5f0>)
 801485c:	f240 5294 	movw	r2, #1428	; 0x594
 8014860:	4921      	ldr	r1, [pc, #132]	; (80148e8 <tcp_receive+0x5f4>)
 8014862:	4822      	ldr	r0, [pc, #136]	; (80148ec <tcp_receive+0x5f8>)
 8014864:	f005 fb38 	bl	8019ed8 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8014868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801486a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801486e:	4293      	cmp	r3, r2
 8014870:	d906      	bls.n	8014880 <tcp_receive+0x58c>
 8014872:	4b1c      	ldr	r3, [pc, #112]	; (80148e4 <tcp_receive+0x5f0>)
 8014874:	f240 5295 	movw	r2, #1429	; 0x595
 8014878:	491d      	ldr	r1, [pc, #116]	; (80148f0 <tcp_receive+0x5fc>)
 801487a:	481c      	ldr	r0, [pc, #112]	; (80148ec <tcp_receive+0x5f8>)
 801487c:	f005 fb2c 	bl	8019ed8 <iprintf>
      off = (u16_t)off32;
 8014880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014882:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8014886:	4b16      	ldr	r3, [pc, #88]	; (80148e0 <tcp_receive+0x5ec>)
 8014888:	685b      	ldr	r3, [r3, #4]
 801488a:	891b      	ldrh	r3, [r3, #8]
 801488c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014890:	429a      	cmp	r2, r3
 8014892:	d906      	bls.n	80148a2 <tcp_receive+0x5ae>
 8014894:	4b13      	ldr	r3, [pc, #76]	; (80148e4 <tcp_receive+0x5f0>)
 8014896:	f240 5297 	movw	r2, #1431	; 0x597
 801489a:	4916      	ldr	r1, [pc, #88]	; (80148f4 <tcp_receive+0x600>)
 801489c:	4813      	ldr	r0, [pc, #76]	; (80148ec <tcp_receive+0x5f8>)
 801489e:	f005 fb1b 	bl	8019ed8 <iprintf>
      inseg.len -= off;
 80148a2:	4b0f      	ldr	r3, [pc, #60]	; (80148e0 <tcp_receive+0x5ec>)
 80148a4:	891a      	ldrh	r2, [r3, #8]
 80148a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80148aa:	1ad3      	subs	r3, r2, r3
 80148ac:	b29a      	uxth	r2, r3
 80148ae:	4b0c      	ldr	r3, [pc, #48]	; (80148e0 <tcp_receive+0x5ec>)
 80148b0:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80148b2:	4b0b      	ldr	r3, [pc, #44]	; (80148e0 <tcp_receive+0x5ec>)
 80148b4:	685b      	ldr	r3, [r3, #4]
 80148b6:	891a      	ldrh	r2, [r3, #8]
 80148b8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80148bc:	1ad3      	subs	r3, r2, r3
 80148be:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 80148c0:	e02a      	b.n	8014918 <tcp_receive+0x624>
 80148c2:	bf00      	nop
 80148c4:	0801dfd4 	.word	0x0801dfd4
 80148c8:	0801dfdc 	.word	0x0801dfdc
 80148cc:	200070fc 	.word	0x200070fc
 80148d0:	200070f8 	.word	0x200070f8
 80148d4:	200070bc 	.word	0x200070bc
 80148d8:	200070fe 	.word	0x200070fe
 80148dc:	200070f4 	.word	0x200070f4
 80148e0:	200070d4 	.word	0x200070d4
 80148e4:	0801dc6c 	.word	0x0801dc6c
 80148e8:	0801dfe4 	.word	0x0801dfe4
 80148ec:	0801dcb8 	.word	0x0801dcb8
 80148f0:	0801dff4 	.word	0x0801dff4
 80148f4:	0801e004 	.word	0x0801e004
        off -= p->len;
 80148f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80148fa:	895b      	ldrh	r3, [r3, #10]
 80148fc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014900:	1ad3      	subs	r3, r2, r3
 8014902:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8014906:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014908:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801490a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801490c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801490e:	2200      	movs	r2, #0
 8014910:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8014912:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8014918:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801491a:	895b      	ldrh	r3, [r3, #10]
 801491c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014920:	429a      	cmp	r2, r3
 8014922:	d8e9      	bhi.n	80148f8 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8014924:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014928:	4619      	mov	r1, r3
 801492a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801492c:	f7fc fb78 	bl	8011020 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8014930:	687b      	ldr	r3, [r7, #4]
 8014932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014934:	4a91      	ldr	r2, [pc, #580]	; (8014b7c <tcp_receive+0x888>)
 8014936:	6013      	str	r3, [r2, #0]
 8014938:	4b91      	ldr	r3, [pc, #580]	; (8014b80 <tcp_receive+0x88c>)
 801493a:	68db      	ldr	r3, [r3, #12]
 801493c:	4a8f      	ldr	r2, [pc, #572]	; (8014b7c <tcp_receive+0x888>)
 801493e:	6812      	ldr	r2, [r2, #0]
 8014940:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014942:	e00d      	b.n	8014960 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8014944:	4b8d      	ldr	r3, [pc, #564]	; (8014b7c <tcp_receive+0x888>)
 8014946:	681a      	ldr	r2, [r3, #0]
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801494c:	1ad3      	subs	r3, r2, r3
 801494e:	2b00      	cmp	r3, #0
 8014950:	da06      	bge.n	8014960 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	8b5b      	ldrh	r3, [r3, #26]
 8014956:	f043 0302 	orr.w	r3, r3, #2
 801495a:	b29a      	uxth	r2, r3
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014960:	4b86      	ldr	r3, [pc, #536]	; (8014b7c <tcp_receive+0x888>)
 8014962:	681a      	ldr	r2, [r3, #0]
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014968:	1ad3      	subs	r3, r2, r3
 801496a:	2b00      	cmp	r3, #0
 801496c:	f2c0 842a 	blt.w	80151c4 <tcp_receive+0xed0>
 8014970:	4b82      	ldr	r3, [pc, #520]	; (8014b7c <tcp_receive+0x888>)
 8014972:	681a      	ldr	r2, [r3, #0]
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014978:	6879      	ldr	r1, [r7, #4]
 801497a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801497c:	440b      	add	r3, r1
 801497e:	1ad3      	subs	r3, r2, r3
 8014980:	3301      	adds	r3, #1
 8014982:	2b00      	cmp	r3, #0
 8014984:	f300 841e 	bgt.w	80151c4 <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801498c:	4b7b      	ldr	r3, [pc, #492]	; (8014b7c <tcp_receive+0x888>)
 801498e:	681b      	ldr	r3, [r3, #0]
 8014990:	429a      	cmp	r2, r3
 8014992:	f040 829a 	bne.w	8014eca <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8014996:	4b7a      	ldr	r3, [pc, #488]	; (8014b80 <tcp_receive+0x88c>)
 8014998:	891c      	ldrh	r4, [r3, #8]
 801499a:	4b79      	ldr	r3, [pc, #484]	; (8014b80 <tcp_receive+0x88c>)
 801499c:	68db      	ldr	r3, [r3, #12]
 801499e:	899b      	ldrh	r3, [r3, #12]
 80149a0:	b29b      	uxth	r3, r3
 80149a2:	4618      	mov	r0, r3
 80149a4:	f7fa ffde 	bl	800f964 <lwip_htons>
 80149a8:	4603      	mov	r3, r0
 80149aa:	b2db      	uxtb	r3, r3
 80149ac:	f003 0303 	and.w	r3, r3, #3
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	d001      	beq.n	80149b8 <tcp_receive+0x6c4>
 80149b4:	2301      	movs	r3, #1
 80149b6:	e000      	b.n	80149ba <tcp_receive+0x6c6>
 80149b8:	2300      	movs	r3, #0
 80149ba:	4423      	add	r3, r4
 80149bc:	b29a      	uxth	r2, r3
 80149be:	4b71      	ldr	r3, [pc, #452]	; (8014b84 <tcp_receive+0x890>)
 80149c0:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80149c6:	4b6f      	ldr	r3, [pc, #444]	; (8014b84 <tcp_receive+0x890>)
 80149c8:	881b      	ldrh	r3, [r3, #0]
 80149ca:	429a      	cmp	r2, r3
 80149cc:	d275      	bcs.n	8014aba <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80149ce:	4b6c      	ldr	r3, [pc, #432]	; (8014b80 <tcp_receive+0x88c>)
 80149d0:	68db      	ldr	r3, [r3, #12]
 80149d2:	899b      	ldrh	r3, [r3, #12]
 80149d4:	b29b      	uxth	r3, r3
 80149d6:	4618      	mov	r0, r3
 80149d8:	f7fa ffc4 	bl	800f964 <lwip_htons>
 80149dc:	4603      	mov	r3, r0
 80149de:	b2db      	uxtb	r3, r3
 80149e0:	f003 0301 	and.w	r3, r3, #1
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	d01f      	beq.n	8014a28 <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80149e8:	4b65      	ldr	r3, [pc, #404]	; (8014b80 <tcp_receive+0x88c>)
 80149ea:	68db      	ldr	r3, [r3, #12]
 80149ec:	899b      	ldrh	r3, [r3, #12]
 80149ee:	b29b      	uxth	r3, r3
 80149f0:	b21b      	sxth	r3, r3
 80149f2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80149f6:	b21c      	sxth	r4, r3
 80149f8:	4b61      	ldr	r3, [pc, #388]	; (8014b80 <tcp_receive+0x88c>)
 80149fa:	68db      	ldr	r3, [r3, #12]
 80149fc:	899b      	ldrh	r3, [r3, #12]
 80149fe:	b29b      	uxth	r3, r3
 8014a00:	4618      	mov	r0, r3
 8014a02:	f7fa ffaf 	bl	800f964 <lwip_htons>
 8014a06:	4603      	mov	r3, r0
 8014a08:	b2db      	uxtb	r3, r3
 8014a0a:	b29b      	uxth	r3, r3
 8014a0c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8014a10:	b29b      	uxth	r3, r3
 8014a12:	4618      	mov	r0, r3
 8014a14:	f7fa ffa6 	bl	800f964 <lwip_htons>
 8014a18:	4603      	mov	r3, r0
 8014a1a:	b21b      	sxth	r3, r3
 8014a1c:	4323      	orrs	r3, r4
 8014a1e:	b21a      	sxth	r2, r3
 8014a20:	4b57      	ldr	r3, [pc, #348]	; (8014b80 <tcp_receive+0x88c>)
 8014a22:	68db      	ldr	r3, [r3, #12]
 8014a24:	b292      	uxth	r2, r2
 8014a26:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014a2c:	4b54      	ldr	r3, [pc, #336]	; (8014b80 <tcp_receive+0x88c>)
 8014a2e:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014a30:	4b53      	ldr	r3, [pc, #332]	; (8014b80 <tcp_receive+0x88c>)
 8014a32:	68db      	ldr	r3, [r3, #12]
 8014a34:	899b      	ldrh	r3, [r3, #12]
 8014a36:	b29b      	uxth	r3, r3
 8014a38:	4618      	mov	r0, r3
 8014a3a:	f7fa ff93 	bl	800f964 <lwip_htons>
 8014a3e:	4603      	mov	r3, r0
 8014a40:	b2db      	uxtb	r3, r3
 8014a42:	f003 0302 	and.w	r3, r3, #2
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d005      	beq.n	8014a56 <tcp_receive+0x762>
            inseg.len -= 1;
 8014a4a:	4b4d      	ldr	r3, [pc, #308]	; (8014b80 <tcp_receive+0x88c>)
 8014a4c:	891b      	ldrh	r3, [r3, #8]
 8014a4e:	3b01      	subs	r3, #1
 8014a50:	b29a      	uxth	r2, r3
 8014a52:	4b4b      	ldr	r3, [pc, #300]	; (8014b80 <tcp_receive+0x88c>)
 8014a54:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8014a56:	4b4a      	ldr	r3, [pc, #296]	; (8014b80 <tcp_receive+0x88c>)
 8014a58:	685b      	ldr	r3, [r3, #4]
 8014a5a:	4a49      	ldr	r2, [pc, #292]	; (8014b80 <tcp_receive+0x88c>)
 8014a5c:	8912      	ldrh	r2, [r2, #8]
 8014a5e:	4611      	mov	r1, r2
 8014a60:	4618      	mov	r0, r3
 8014a62:	f7fc f9df 	bl	8010e24 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8014a66:	4b46      	ldr	r3, [pc, #280]	; (8014b80 <tcp_receive+0x88c>)
 8014a68:	891c      	ldrh	r4, [r3, #8]
 8014a6a:	4b45      	ldr	r3, [pc, #276]	; (8014b80 <tcp_receive+0x88c>)
 8014a6c:	68db      	ldr	r3, [r3, #12]
 8014a6e:	899b      	ldrh	r3, [r3, #12]
 8014a70:	b29b      	uxth	r3, r3
 8014a72:	4618      	mov	r0, r3
 8014a74:	f7fa ff76 	bl	800f964 <lwip_htons>
 8014a78:	4603      	mov	r3, r0
 8014a7a:	b2db      	uxtb	r3, r3
 8014a7c:	f003 0303 	and.w	r3, r3, #3
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d001      	beq.n	8014a88 <tcp_receive+0x794>
 8014a84:	2301      	movs	r3, #1
 8014a86:	e000      	b.n	8014a8a <tcp_receive+0x796>
 8014a88:	2300      	movs	r3, #0
 8014a8a:	4423      	add	r3, r4
 8014a8c:	b29a      	uxth	r2, r3
 8014a8e:	4b3d      	ldr	r3, [pc, #244]	; (8014b84 <tcp_receive+0x890>)
 8014a90:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014a92:	4b3c      	ldr	r3, [pc, #240]	; (8014b84 <tcp_receive+0x890>)
 8014a94:	881b      	ldrh	r3, [r3, #0]
 8014a96:	461a      	mov	r2, r3
 8014a98:	4b38      	ldr	r3, [pc, #224]	; (8014b7c <tcp_receive+0x888>)
 8014a9a:	681b      	ldr	r3, [r3, #0]
 8014a9c:	441a      	add	r2, r3
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014aa2:	6879      	ldr	r1, [r7, #4]
 8014aa4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014aa6:	440b      	add	r3, r1
 8014aa8:	429a      	cmp	r2, r3
 8014aaa:	d006      	beq.n	8014aba <tcp_receive+0x7c6>
 8014aac:	4b36      	ldr	r3, [pc, #216]	; (8014b88 <tcp_receive+0x894>)
 8014aae:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8014ab2:	4936      	ldr	r1, [pc, #216]	; (8014b8c <tcp_receive+0x898>)
 8014ab4:	4836      	ldr	r0, [pc, #216]	; (8014b90 <tcp_receive+0x89c>)
 8014ab6:	f005 fa0f 	bl	8019ed8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014abe:	2b00      	cmp	r3, #0
 8014ac0:	f000 80e7 	beq.w	8014c92 <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014ac4:	4b2e      	ldr	r3, [pc, #184]	; (8014b80 <tcp_receive+0x88c>)
 8014ac6:	68db      	ldr	r3, [r3, #12]
 8014ac8:	899b      	ldrh	r3, [r3, #12]
 8014aca:	b29b      	uxth	r3, r3
 8014acc:	4618      	mov	r0, r3
 8014ace:	f7fa ff49 	bl	800f964 <lwip_htons>
 8014ad2:	4603      	mov	r3, r0
 8014ad4:	b2db      	uxtb	r3, r3
 8014ad6:	f003 0301 	and.w	r3, r3, #1
 8014ada:	2b00      	cmp	r3, #0
 8014adc:	d010      	beq.n	8014b00 <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8014ade:	e00a      	b.n	8014af6 <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014ae4:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014aea:	681a      	ldr	r2, [r3, #0]
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8014af0:	68f8      	ldr	r0, [r7, #12]
 8014af2:	f7fd fd92 	bl	801261a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014afa:	2b00      	cmp	r3, #0
 8014afc:	d1f0      	bne.n	8014ae0 <tcp_receive+0x7ec>
 8014afe:	e0c8      	b.n	8014c92 <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014b04:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8014b06:	e052      	b.n	8014bae <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014b08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014b0a:	68db      	ldr	r3, [r3, #12]
 8014b0c:	899b      	ldrh	r3, [r3, #12]
 8014b0e:	b29b      	uxth	r3, r3
 8014b10:	4618      	mov	r0, r3
 8014b12:	f7fa ff27 	bl	800f964 <lwip_htons>
 8014b16:	4603      	mov	r3, r0
 8014b18:	b2db      	uxtb	r3, r3
 8014b1a:	f003 0301 	and.w	r3, r3, #1
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	d03d      	beq.n	8014b9e <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8014b22:	4b17      	ldr	r3, [pc, #92]	; (8014b80 <tcp_receive+0x88c>)
 8014b24:	68db      	ldr	r3, [r3, #12]
 8014b26:	899b      	ldrh	r3, [r3, #12]
 8014b28:	b29b      	uxth	r3, r3
 8014b2a:	4618      	mov	r0, r3
 8014b2c:	f7fa ff1a 	bl	800f964 <lwip_htons>
 8014b30:	4603      	mov	r3, r0
 8014b32:	b2db      	uxtb	r3, r3
 8014b34:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014b38:	2b00      	cmp	r3, #0
 8014b3a:	d130      	bne.n	8014b9e <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8014b3c:	4b10      	ldr	r3, [pc, #64]	; (8014b80 <tcp_receive+0x88c>)
 8014b3e:	68db      	ldr	r3, [r3, #12]
 8014b40:	899b      	ldrh	r3, [r3, #12]
 8014b42:	b29c      	uxth	r4, r3
 8014b44:	2001      	movs	r0, #1
 8014b46:	f7fa ff0d 	bl	800f964 <lwip_htons>
 8014b4a:	4603      	mov	r3, r0
 8014b4c:	461a      	mov	r2, r3
 8014b4e:	4b0c      	ldr	r3, [pc, #48]	; (8014b80 <tcp_receive+0x88c>)
 8014b50:	68db      	ldr	r3, [r3, #12]
 8014b52:	4322      	orrs	r2, r4
 8014b54:	b292      	uxth	r2, r2
 8014b56:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8014b58:	4b09      	ldr	r3, [pc, #36]	; (8014b80 <tcp_receive+0x88c>)
 8014b5a:	891c      	ldrh	r4, [r3, #8]
 8014b5c:	4b08      	ldr	r3, [pc, #32]	; (8014b80 <tcp_receive+0x88c>)
 8014b5e:	68db      	ldr	r3, [r3, #12]
 8014b60:	899b      	ldrh	r3, [r3, #12]
 8014b62:	b29b      	uxth	r3, r3
 8014b64:	4618      	mov	r0, r3
 8014b66:	f7fa fefd 	bl	800f964 <lwip_htons>
 8014b6a:	4603      	mov	r3, r0
 8014b6c:	b2db      	uxtb	r3, r3
 8014b6e:	f003 0303 	and.w	r3, r3, #3
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	d00e      	beq.n	8014b94 <tcp_receive+0x8a0>
 8014b76:	2301      	movs	r3, #1
 8014b78:	e00d      	b.n	8014b96 <tcp_receive+0x8a2>
 8014b7a:	bf00      	nop
 8014b7c:	200070f4 	.word	0x200070f4
 8014b80:	200070d4 	.word	0x200070d4
 8014b84:	200070fe 	.word	0x200070fe
 8014b88:	0801dc6c 	.word	0x0801dc6c
 8014b8c:	0801e014 	.word	0x0801e014
 8014b90:	0801dcb8 	.word	0x0801dcb8
 8014b94:	2300      	movs	r3, #0
 8014b96:	4423      	add	r3, r4
 8014b98:	b29a      	uxth	r2, r3
 8014b9a:	4b98      	ldr	r3, [pc, #608]	; (8014dfc <tcp_receive+0xb08>)
 8014b9c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8014b9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014ba0:	613b      	str	r3, [r7, #16]
              next = next->next;
 8014ba2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014ba4:	681b      	ldr	r3, [r3, #0]
 8014ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8014ba8:	6938      	ldr	r0, [r7, #16]
 8014baa:	f7fd fd36 	bl	801261a <tcp_seg_free>
            while (next &&
 8014bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014bb0:	2b00      	cmp	r3, #0
 8014bb2:	d00e      	beq.n	8014bd2 <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8014bb4:	4b91      	ldr	r3, [pc, #580]	; (8014dfc <tcp_receive+0xb08>)
 8014bb6:	881b      	ldrh	r3, [r3, #0]
 8014bb8:	461a      	mov	r2, r3
 8014bba:	4b91      	ldr	r3, [pc, #580]	; (8014e00 <tcp_receive+0xb0c>)
 8014bbc:	681b      	ldr	r3, [r3, #0]
 8014bbe:	441a      	add	r2, r3
 8014bc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014bc2:	68db      	ldr	r3, [r3, #12]
 8014bc4:	685b      	ldr	r3, [r3, #4]
 8014bc6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014bc8:	8909      	ldrh	r1, [r1, #8]
 8014bca:	440b      	add	r3, r1
 8014bcc:	1ad3      	subs	r3, r2, r3
            while (next &&
 8014bce:	2b00      	cmp	r3, #0
 8014bd0:	da9a      	bge.n	8014b08 <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8014bd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d059      	beq.n	8014c8c <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 8014bd8:	4b88      	ldr	r3, [pc, #544]	; (8014dfc <tcp_receive+0xb08>)
 8014bda:	881b      	ldrh	r3, [r3, #0]
 8014bdc:	461a      	mov	r2, r3
 8014bde:	4b88      	ldr	r3, [pc, #544]	; (8014e00 <tcp_receive+0xb0c>)
 8014be0:	681b      	ldr	r3, [r3, #0]
 8014be2:	441a      	add	r2, r3
 8014be4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014be6:	68db      	ldr	r3, [r3, #12]
 8014be8:	685b      	ldr	r3, [r3, #4]
 8014bea:	1ad3      	subs	r3, r2, r3
            if (next &&
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	dd4d      	ble.n	8014c8c <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8014bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014bf2:	68db      	ldr	r3, [r3, #12]
 8014bf4:	685b      	ldr	r3, [r3, #4]
 8014bf6:	b29a      	uxth	r2, r3
 8014bf8:	4b81      	ldr	r3, [pc, #516]	; (8014e00 <tcp_receive+0xb0c>)
 8014bfa:	681b      	ldr	r3, [r3, #0]
 8014bfc:	b29b      	uxth	r3, r3
 8014bfe:	1ad3      	subs	r3, r2, r3
 8014c00:	b29a      	uxth	r2, r3
 8014c02:	4b80      	ldr	r3, [pc, #512]	; (8014e04 <tcp_receive+0xb10>)
 8014c04:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014c06:	4b7f      	ldr	r3, [pc, #508]	; (8014e04 <tcp_receive+0xb10>)
 8014c08:	68db      	ldr	r3, [r3, #12]
 8014c0a:	899b      	ldrh	r3, [r3, #12]
 8014c0c:	b29b      	uxth	r3, r3
 8014c0e:	4618      	mov	r0, r3
 8014c10:	f7fa fea8 	bl	800f964 <lwip_htons>
 8014c14:	4603      	mov	r3, r0
 8014c16:	b2db      	uxtb	r3, r3
 8014c18:	f003 0302 	and.w	r3, r3, #2
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	d005      	beq.n	8014c2c <tcp_receive+0x938>
                inseg.len -= 1;
 8014c20:	4b78      	ldr	r3, [pc, #480]	; (8014e04 <tcp_receive+0xb10>)
 8014c22:	891b      	ldrh	r3, [r3, #8]
 8014c24:	3b01      	subs	r3, #1
 8014c26:	b29a      	uxth	r2, r3
 8014c28:	4b76      	ldr	r3, [pc, #472]	; (8014e04 <tcp_receive+0xb10>)
 8014c2a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8014c2c:	4b75      	ldr	r3, [pc, #468]	; (8014e04 <tcp_receive+0xb10>)
 8014c2e:	685b      	ldr	r3, [r3, #4]
 8014c30:	4a74      	ldr	r2, [pc, #464]	; (8014e04 <tcp_receive+0xb10>)
 8014c32:	8912      	ldrh	r2, [r2, #8]
 8014c34:	4611      	mov	r1, r2
 8014c36:	4618      	mov	r0, r3
 8014c38:	f7fc f8f4 	bl	8010e24 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014c3c:	4b71      	ldr	r3, [pc, #452]	; (8014e04 <tcp_receive+0xb10>)
 8014c3e:	891c      	ldrh	r4, [r3, #8]
 8014c40:	4b70      	ldr	r3, [pc, #448]	; (8014e04 <tcp_receive+0xb10>)
 8014c42:	68db      	ldr	r3, [r3, #12]
 8014c44:	899b      	ldrh	r3, [r3, #12]
 8014c46:	b29b      	uxth	r3, r3
 8014c48:	4618      	mov	r0, r3
 8014c4a:	f7fa fe8b 	bl	800f964 <lwip_htons>
 8014c4e:	4603      	mov	r3, r0
 8014c50:	b2db      	uxtb	r3, r3
 8014c52:	f003 0303 	and.w	r3, r3, #3
 8014c56:	2b00      	cmp	r3, #0
 8014c58:	d001      	beq.n	8014c5e <tcp_receive+0x96a>
 8014c5a:	2301      	movs	r3, #1
 8014c5c:	e000      	b.n	8014c60 <tcp_receive+0x96c>
 8014c5e:	2300      	movs	r3, #0
 8014c60:	4423      	add	r3, r4
 8014c62:	b29a      	uxth	r2, r3
 8014c64:	4b65      	ldr	r3, [pc, #404]	; (8014dfc <tcp_receive+0xb08>)
 8014c66:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8014c68:	4b64      	ldr	r3, [pc, #400]	; (8014dfc <tcp_receive+0xb08>)
 8014c6a:	881b      	ldrh	r3, [r3, #0]
 8014c6c:	461a      	mov	r2, r3
 8014c6e:	4b64      	ldr	r3, [pc, #400]	; (8014e00 <tcp_receive+0xb0c>)
 8014c70:	681b      	ldr	r3, [r3, #0]
 8014c72:	441a      	add	r2, r3
 8014c74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014c76:	68db      	ldr	r3, [r3, #12]
 8014c78:	685b      	ldr	r3, [r3, #4]
 8014c7a:	429a      	cmp	r2, r3
 8014c7c:	d006      	beq.n	8014c8c <tcp_receive+0x998>
 8014c7e:	4b62      	ldr	r3, [pc, #392]	; (8014e08 <tcp_receive+0xb14>)
 8014c80:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8014c84:	4961      	ldr	r1, [pc, #388]	; (8014e0c <tcp_receive+0xb18>)
 8014c86:	4862      	ldr	r0, [pc, #392]	; (8014e10 <tcp_receive+0xb1c>)
 8014c88:	f005 f926 	bl	8019ed8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014c90:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8014c92:	4b5a      	ldr	r3, [pc, #360]	; (8014dfc <tcp_receive+0xb08>)
 8014c94:	881b      	ldrh	r3, [r3, #0]
 8014c96:	461a      	mov	r2, r3
 8014c98:	4b59      	ldr	r3, [pc, #356]	; (8014e00 <tcp_receive+0xb0c>)
 8014c9a:	681b      	ldr	r3, [r3, #0]
 8014c9c:	441a      	add	r2, r3
 8014c9e:	687b      	ldr	r3, [r7, #4]
 8014ca0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014ca6:	4b55      	ldr	r3, [pc, #340]	; (8014dfc <tcp_receive+0xb08>)
 8014ca8:	881b      	ldrh	r3, [r3, #0]
 8014caa:	429a      	cmp	r2, r3
 8014cac:	d206      	bcs.n	8014cbc <tcp_receive+0x9c8>
 8014cae:	4b56      	ldr	r3, [pc, #344]	; (8014e08 <tcp_receive+0xb14>)
 8014cb0:	f240 6207 	movw	r2, #1543	; 0x607
 8014cb4:	4957      	ldr	r1, [pc, #348]	; (8014e14 <tcp_receive+0xb20>)
 8014cb6:	4856      	ldr	r0, [pc, #344]	; (8014e10 <tcp_receive+0xb1c>)
 8014cb8:	f005 f90e 	bl	8019ed8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014cc0:	4b4e      	ldr	r3, [pc, #312]	; (8014dfc <tcp_receive+0xb08>)
 8014cc2:	881b      	ldrh	r3, [r3, #0]
 8014cc4:	1ad3      	subs	r3, r2, r3
 8014cc6:	b29a      	uxth	r2, r3
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8014ccc:	6878      	ldr	r0, [r7, #4]
 8014cce:	f7fc ffc1 	bl	8011c54 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8014cd2:	4b4c      	ldr	r3, [pc, #304]	; (8014e04 <tcp_receive+0xb10>)
 8014cd4:	685b      	ldr	r3, [r3, #4]
 8014cd6:	891b      	ldrh	r3, [r3, #8]
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d006      	beq.n	8014cea <tcp_receive+0x9f6>
          recv_data = inseg.p;
 8014cdc:	4b49      	ldr	r3, [pc, #292]	; (8014e04 <tcp_receive+0xb10>)
 8014cde:	685b      	ldr	r3, [r3, #4]
 8014ce0:	4a4d      	ldr	r2, [pc, #308]	; (8014e18 <tcp_receive+0xb24>)
 8014ce2:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8014ce4:	4b47      	ldr	r3, [pc, #284]	; (8014e04 <tcp_receive+0xb10>)
 8014ce6:	2200      	movs	r2, #0
 8014ce8:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014cea:	4b46      	ldr	r3, [pc, #280]	; (8014e04 <tcp_receive+0xb10>)
 8014cec:	68db      	ldr	r3, [r3, #12]
 8014cee:	899b      	ldrh	r3, [r3, #12]
 8014cf0:	b29b      	uxth	r3, r3
 8014cf2:	4618      	mov	r0, r3
 8014cf4:	f7fa fe36 	bl	800f964 <lwip_htons>
 8014cf8:	4603      	mov	r3, r0
 8014cfa:	b2db      	uxtb	r3, r3
 8014cfc:	f003 0301 	and.w	r3, r3, #1
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	f000 80b8 	beq.w	8014e76 <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8014d06:	4b45      	ldr	r3, [pc, #276]	; (8014e1c <tcp_receive+0xb28>)
 8014d08:	781b      	ldrb	r3, [r3, #0]
 8014d0a:	f043 0320 	orr.w	r3, r3, #32
 8014d0e:	b2da      	uxtb	r2, r3
 8014d10:	4b42      	ldr	r3, [pc, #264]	; (8014e1c <tcp_receive+0xb28>)
 8014d12:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8014d14:	e0af      	b.n	8014e76 <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014d1a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014d20:	68db      	ldr	r3, [r3, #12]
 8014d22:	685b      	ldr	r3, [r3, #4]
 8014d24:	4a36      	ldr	r2, [pc, #216]	; (8014e00 <tcp_receive+0xb0c>)
 8014d26:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014d28:	68bb      	ldr	r3, [r7, #8]
 8014d2a:	891b      	ldrh	r3, [r3, #8]
 8014d2c:	461c      	mov	r4, r3
 8014d2e:	68bb      	ldr	r3, [r7, #8]
 8014d30:	68db      	ldr	r3, [r3, #12]
 8014d32:	899b      	ldrh	r3, [r3, #12]
 8014d34:	b29b      	uxth	r3, r3
 8014d36:	4618      	mov	r0, r3
 8014d38:	f7fa fe14 	bl	800f964 <lwip_htons>
 8014d3c:	4603      	mov	r3, r0
 8014d3e:	b2db      	uxtb	r3, r3
 8014d40:	f003 0303 	and.w	r3, r3, #3
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d001      	beq.n	8014d4c <tcp_receive+0xa58>
 8014d48:	2301      	movs	r3, #1
 8014d4a:	e000      	b.n	8014d4e <tcp_receive+0xa5a>
 8014d4c:	2300      	movs	r3, #0
 8014d4e:	191a      	adds	r2, r3, r4
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d54:	441a      	add	r2, r3
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014d5e:	461c      	mov	r4, r3
 8014d60:	68bb      	ldr	r3, [r7, #8]
 8014d62:	891b      	ldrh	r3, [r3, #8]
 8014d64:	461d      	mov	r5, r3
 8014d66:	68bb      	ldr	r3, [r7, #8]
 8014d68:	68db      	ldr	r3, [r3, #12]
 8014d6a:	899b      	ldrh	r3, [r3, #12]
 8014d6c:	b29b      	uxth	r3, r3
 8014d6e:	4618      	mov	r0, r3
 8014d70:	f7fa fdf8 	bl	800f964 <lwip_htons>
 8014d74:	4603      	mov	r3, r0
 8014d76:	b2db      	uxtb	r3, r3
 8014d78:	f003 0303 	and.w	r3, r3, #3
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	d001      	beq.n	8014d84 <tcp_receive+0xa90>
 8014d80:	2301      	movs	r3, #1
 8014d82:	e000      	b.n	8014d86 <tcp_receive+0xa92>
 8014d84:	2300      	movs	r3, #0
 8014d86:	442b      	add	r3, r5
 8014d88:	429c      	cmp	r4, r3
 8014d8a:	d206      	bcs.n	8014d9a <tcp_receive+0xaa6>
 8014d8c:	4b1e      	ldr	r3, [pc, #120]	; (8014e08 <tcp_receive+0xb14>)
 8014d8e:	f240 622b 	movw	r2, #1579	; 0x62b
 8014d92:	4923      	ldr	r1, [pc, #140]	; (8014e20 <tcp_receive+0xb2c>)
 8014d94:	481e      	ldr	r0, [pc, #120]	; (8014e10 <tcp_receive+0xb1c>)
 8014d96:	f005 f89f 	bl	8019ed8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8014d9a:	68bb      	ldr	r3, [r7, #8]
 8014d9c:	891b      	ldrh	r3, [r3, #8]
 8014d9e:	461c      	mov	r4, r3
 8014da0:	68bb      	ldr	r3, [r7, #8]
 8014da2:	68db      	ldr	r3, [r3, #12]
 8014da4:	899b      	ldrh	r3, [r3, #12]
 8014da6:	b29b      	uxth	r3, r3
 8014da8:	4618      	mov	r0, r3
 8014daa:	f7fa fddb 	bl	800f964 <lwip_htons>
 8014dae:	4603      	mov	r3, r0
 8014db0:	b2db      	uxtb	r3, r3
 8014db2:	f003 0303 	and.w	r3, r3, #3
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d001      	beq.n	8014dbe <tcp_receive+0xaca>
 8014dba:	2301      	movs	r3, #1
 8014dbc:	e000      	b.n	8014dc0 <tcp_receive+0xacc>
 8014dbe:	2300      	movs	r3, #0
 8014dc0:	1919      	adds	r1, r3, r4
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014dc6:	b28b      	uxth	r3, r1
 8014dc8:	1ad3      	subs	r3, r2, r3
 8014dca:	b29a      	uxth	r2, r3
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8014dd0:	6878      	ldr	r0, [r7, #4]
 8014dd2:	f7fc ff3f 	bl	8011c54 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8014dd6:	68bb      	ldr	r3, [r7, #8]
 8014dd8:	685b      	ldr	r3, [r3, #4]
 8014dda:	891b      	ldrh	r3, [r3, #8]
 8014ddc:	2b00      	cmp	r3, #0
 8014dde:	d028      	beq.n	8014e32 <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8014de0:	4b0d      	ldr	r3, [pc, #52]	; (8014e18 <tcp_receive+0xb24>)
 8014de2:	681b      	ldr	r3, [r3, #0]
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	d01d      	beq.n	8014e24 <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 8014de8:	4b0b      	ldr	r3, [pc, #44]	; (8014e18 <tcp_receive+0xb24>)
 8014dea:	681a      	ldr	r2, [r3, #0]
 8014dec:	68bb      	ldr	r3, [r7, #8]
 8014dee:	685b      	ldr	r3, [r3, #4]
 8014df0:	4619      	mov	r1, r3
 8014df2:	4610      	mov	r0, r2
 8014df4:	f7fc fa5c 	bl	80112b0 <pbuf_cat>
 8014df8:	e018      	b.n	8014e2c <tcp_receive+0xb38>
 8014dfa:	bf00      	nop
 8014dfc:	200070fe 	.word	0x200070fe
 8014e00:	200070f4 	.word	0x200070f4
 8014e04:	200070d4 	.word	0x200070d4
 8014e08:	0801dc6c 	.word	0x0801dc6c
 8014e0c:	0801e04c 	.word	0x0801e04c
 8014e10:	0801dcb8 	.word	0x0801dcb8
 8014e14:	0801e088 	.word	0x0801e088
 8014e18:	20007104 	.word	0x20007104
 8014e1c:	20007101 	.word	0x20007101
 8014e20:	0801e0a8 	.word	0x0801e0a8
            } else {
              recv_data = cseg->p;
 8014e24:	68bb      	ldr	r3, [r7, #8]
 8014e26:	685b      	ldr	r3, [r3, #4]
 8014e28:	4a70      	ldr	r2, [pc, #448]	; (8014fec <tcp_receive+0xcf8>)
 8014e2a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014e2c:	68bb      	ldr	r3, [r7, #8]
 8014e2e:	2200      	movs	r2, #0
 8014e30:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8014e32:	68bb      	ldr	r3, [r7, #8]
 8014e34:	68db      	ldr	r3, [r3, #12]
 8014e36:	899b      	ldrh	r3, [r3, #12]
 8014e38:	b29b      	uxth	r3, r3
 8014e3a:	4618      	mov	r0, r3
 8014e3c:	f7fa fd92 	bl	800f964 <lwip_htons>
 8014e40:	4603      	mov	r3, r0
 8014e42:	b2db      	uxtb	r3, r3
 8014e44:	f003 0301 	and.w	r3, r3, #1
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	d00d      	beq.n	8014e68 <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014e4c:	4b68      	ldr	r3, [pc, #416]	; (8014ff0 <tcp_receive+0xcfc>)
 8014e4e:	781b      	ldrb	r3, [r3, #0]
 8014e50:	f043 0320 	orr.w	r3, r3, #32
 8014e54:	b2da      	uxtb	r2, r3
 8014e56:	4b66      	ldr	r3, [pc, #408]	; (8014ff0 <tcp_receive+0xcfc>)
 8014e58:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	7d1b      	ldrb	r3, [r3, #20]
 8014e5e:	2b04      	cmp	r3, #4
 8014e60:	d102      	bne.n	8014e68 <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	2207      	movs	r2, #7
 8014e66:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8014e68:	68bb      	ldr	r3, [r7, #8]
 8014e6a:	681a      	ldr	r2, [r3, #0]
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8014e70:	68b8      	ldr	r0, [r7, #8]
 8014e72:	f7fd fbd2 	bl	801261a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d008      	beq.n	8014e90 <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8014e7e:	687b      	ldr	r3, [r7, #4]
 8014e80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014e82:	68db      	ldr	r3, [r3, #12]
 8014e84:	685a      	ldr	r2, [r3, #4]
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8014e8a:	429a      	cmp	r2, r3
 8014e8c:	f43f af43 	beq.w	8014d16 <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	8b5b      	ldrh	r3, [r3, #26]
 8014e94:	f003 0301 	and.w	r3, r3, #1
 8014e98:	2b00      	cmp	r3, #0
 8014e9a:	d00e      	beq.n	8014eba <tcp_receive+0xbc6>
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	8b5b      	ldrh	r3, [r3, #26]
 8014ea0:	f023 0301 	bic.w	r3, r3, #1
 8014ea4:	b29a      	uxth	r2, r3
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	835a      	strh	r2, [r3, #26]
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	8b5b      	ldrh	r3, [r3, #26]
 8014eae:	f043 0302 	orr.w	r3, r3, #2
 8014eb2:	b29a      	uxth	r2, r3
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014eb8:	e188      	b.n	80151cc <tcp_receive+0xed8>
        tcp_ack(pcb);
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	8b5b      	ldrh	r3, [r3, #26]
 8014ebe:	f043 0301 	orr.w	r3, r3, #1
 8014ec2:	b29a      	uxth	r2, r3
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014ec8:	e180      	b.n	80151cc <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d106      	bne.n	8014ee0 <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8014ed2:	4848      	ldr	r0, [pc, #288]	; (8014ff4 <tcp_receive+0xd00>)
 8014ed4:	f7fd fbba 	bl	801264c <tcp_seg_copy>
 8014ed8:	4602      	mov	r2, r0
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	675a      	str	r2, [r3, #116]	; 0x74
 8014ede:	e16d      	b.n	80151bc <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8014ee0:	2300      	movs	r3, #0
 8014ee2:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014ee8:	63bb      	str	r3, [r7, #56]	; 0x38
 8014eea:	e157      	b.n	801519c <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 8014eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014eee:	68db      	ldr	r3, [r3, #12]
 8014ef0:	685a      	ldr	r2, [r3, #4]
 8014ef2:	4b41      	ldr	r3, [pc, #260]	; (8014ff8 <tcp_receive+0xd04>)
 8014ef4:	681b      	ldr	r3, [r3, #0]
 8014ef6:	429a      	cmp	r2, r3
 8014ef8:	d11d      	bne.n	8014f36 <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8014efa:	4b3e      	ldr	r3, [pc, #248]	; (8014ff4 <tcp_receive+0xd00>)
 8014efc:	891a      	ldrh	r2, [r3, #8]
 8014efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f00:	891b      	ldrh	r3, [r3, #8]
 8014f02:	429a      	cmp	r2, r3
 8014f04:	f240 814f 	bls.w	80151a6 <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014f08:	483a      	ldr	r0, [pc, #232]	; (8014ff4 <tcp_receive+0xd00>)
 8014f0a:	f7fd fb9f 	bl	801264c <tcp_seg_copy>
 8014f0e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8014f10:	697b      	ldr	r3, [r7, #20]
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	f000 8149 	beq.w	80151aa <tcp_receive+0xeb6>
                  if (prev != NULL) {
 8014f18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d003      	beq.n	8014f26 <tcp_receive+0xc32>
                    prev->next = cseg;
 8014f1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014f20:	697a      	ldr	r2, [r7, #20]
 8014f22:	601a      	str	r2, [r3, #0]
 8014f24:	e002      	b.n	8014f2c <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	697a      	ldr	r2, [r7, #20]
 8014f2a:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014f2c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014f2e:	6978      	ldr	r0, [r7, #20]
 8014f30:	f7ff f8dc 	bl	80140ec <tcp_oos_insert_segment>
                }
                break;
 8014f34:	e139      	b.n	80151aa <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014f38:	2b00      	cmp	r3, #0
 8014f3a:	d117      	bne.n	8014f6c <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014f3c:	4b2e      	ldr	r3, [pc, #184]	; (8014ff8 <tcp_receive+0xd04>)
 8014f3e:	681a      	ldr	r2, [r3, #0]
 8014f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f42:	68db      	ldr	r3, [r3, #12]
 8014f44:	685b      	ldr	r3, [r3, #4]
 8014f46:	1ad3      	subs	r3, r2, r3
 8014f48:	2b00      	cmp	r3, #0
 8014f4a:	da57      	bge.n	8014ffc <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014f4c:	4829      	ldr	r0, [pc, #164]	; (8014ff4 <tcp_receive+0xd00>)
 8014f4e:	f7fd fb7d 	bl	801264c <tcp_seg_copy>
 8014f52:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8014f54:	69bb      	ldr	r3, [r7, #24]
 8014f56:	2b00      	cmp	r3, #0
 8014f58:	f000 8129 	beq.w	80151ae <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	69ba      	ldr	r2, [r7, #24]
 8014f60:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8014f62:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014f64:	69b8      	ldr	r0, [r7, #24]
 8014f66:	f7ff f8c1 	bl	80140ec <tcp_oos_insert_segment>
                  }
                  break;
 8014f6a:	e120      	b.n	80151ae <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014f6c:	4b22      	ldr	r3, [pc, #136]	; (8014ff8 <tcp_receive+0xd04>)
 8014f6e:	681a      	ldr	r2, [r3, #0]
 8014f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014f72:	68db      	ldr	r3, [r3, #12]
 8014f74:	685b      	ldr	r3, [r3, #4]
 8014f76:	1ad3      	subs	r3, r2, r3
 8014f78:	3b01      	subs	r3, #1
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	db3e      	blt.n	8014ffc <tcp_receive+0xd08>
 8014f7e:	4b1e      	ldr	r3, [pc, #120]	; (8014ff8 <tcp_receive+0xd04>)
 8014f80:	681a      	ldr	r2, [r3, #0]
 8014f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f84:	68db      	ldr	r3, [r3, #12]
 8014f86:	685b      	ldr	r3, [r3, #4]
 8014f88:	1ad3      	subs	r3, r2, r3
 8014f8a:	3301      	adds	r3, #1
 8014f8c:	2b00      	cmp	r3, #0
 8014f8e:	dc35      	bgt.n	8014ffc <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014f90:	4818      	ldr	r0, [pc, #96]	; (8014ff4 <tcp_receive+0xd00>)
 8014f92:	f7fd fb5b 	bl	801264c <tcp_seg_copy>
 8014f96:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8014f98:	69fb      	ldr	r3, [r7, #28]
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	f000 8109 	beq.w	80151b2 <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8014fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014fa2:	68db      	ldr	r3, [r3, #12]
 8014fa4:	685b      	ldr	r3, [r3, #4]
 8014fa6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014fa8:	8912      	ldrh	r2, [r2, #8]
 8014faa:	441a      	add	r2, r3
 8014fac:	4b12      	ldr	r3, [pc, #72]	; (8014ff8 <tcp_receive+0xd04>)
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	1ad3      	subs	r3, r2, r3
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	dd12      	ble.n	8014fdc <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8014fb6:	4b10      	ldr	r3, [pc, #64]	; (8014ff8 <tcp_receive+0xd04>)
 8014fb8:	681b      	ldr	r3, [r3, #0]
 8014fba:	b29a      	uxth	r2, r3
 8014fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014fbe:	68db      	ldr	r3, [r3, #12]
 8014fc0:	685b      	ldr	r3, [r3, #4]
 8014fc2:	b29b      	uxth	r3, r3
 8014fc4:	1ad3      	subs	r3, r2, r3
 8014fc6:	b29a      	uxth	r2, r3
 8014fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014fca:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8014fcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014fce:	685a      	ldr	r2, [r3, #4]
 8014fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014fd2:	891b      	ldrh	r3, [r3, #8]
 8014fd4:	4619      	mov	r1, r3
 8014fd6:	4610      	mov	r0, r2
 8014fd8:	f7fb ff24 	bl	8010e24 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8014fdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014fde:	69fa      	ldr	r2, [r7, #28]
 8014fe0:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8014fe2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014fe4:	69f8      	ldr	r0, [r7, #28]
 8014fe6:	f7ff f881 	bl	80140ec <tcp_oos_insert_segment>
                  }
                  break;
 8014fea:	e0e2      	b.n	80151b2 <tcp_receive+0xebe>
 8014fec:	20007104 	.word	0x20007104
 8014ff0:	20007101 	.word	0x20007101
 8014ff4:	200070d4 	.word	0x200070d4
 8014ff8:	200070f4 	.word	0x200070f4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8014ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ffe:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8015000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015002:	681b      	ldr	r3, [r3, #0]
 8015004:	2b00      	cmp	r3, #0
 8015006:	f040 80c6 	bne.w	8015196 <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801500a:	4b80      	ldr	r3, [pc, #512]	; (801520c <tcp_receive+0xf18>)
 801500c:	681a      	ldr	r2, [r3, #0]
 801500e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015010:	68db      	ldr	r3, [r3, #12]
 8015012:	685b      	ldr	r3, [r3, #4]
 8015014:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8015016:	2b00      	cmp	r3, #0
 8015018:	f340 80bd 	ble.w	8015196 <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801501c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801501e:	68db      	ldr	r3, [r3, #12]
 8015020:	899b      	ldrh	r3, [r3, #12]
 8015022:	b29b      	uxth	r3, r3
 8015024:	4618      	mov	r0, r3
 8015026:	f7fa fc9d 	bl	800f964 <lwip_htons>
 801502a:	4603      	mov	r3, r0
 801502c:	b2db      	uxtb	r3, r3
 801502e:	f003 0301 	and.w	r3, r3, #1
 8015032:	2b00      	cmp	r3, #0
 8015034:	f040 80bf 	bne.w	80151b6 <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8015038:	4875      	ldr	r0, [pc, #468]	; (8015210 <tcp_receive+0xf1c>)
 801503a:	f7fd fb07 	bl	801264c <tcp_seg_copy>
 801503e:	4602      	mov	r2, r0
 8015040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015042:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8015044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015046:	681b      	ldr	r3, [r3, #0]
 8015048:	2b00      	cmp	r3, #0
 801504a:	f000 80b6 	beq.w	80151ba <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801504e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015050:	68db      	ldr	r3, [r3, #12]
 8015052:	685b      	ldr	r3, [r3, #4]
 8015054:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8015056:	8912      	ldrh	r2, [r2, #8]
 8015058:	441a      	add	r2, r3
 801505a:	4b6c      	ldr	r3, [pc, #432]	; (801520c <tcp_receive+0xf18>)
 801505c:	681b      	ldr	r3, [r3, #0]
 801505e:	1ad3      	subs	r3, r2, r3
 8015060:	2b00      	cmp	r3, #0
 8015062:	dd12      	ble.n	801508a <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8015064:	4b69      	ldr	r3, [pc, #420]	; (801520c <tcp_receive+0xf18>)
 8015066:	681b      	ldr	r3, [r3, #0]
 8015068:	b29a      	uxth	r2, r3
 801506a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801506c:	68db      	ldr	r3, [r3, #12]
 801506e:	685b      	ldr	r3, [r3, #4]
 8015070:	b29b      	uxth	r3, r3
 8015072:	1ad3      	subs	r3, r2, r3
 8015074:	b29a      	uxth	r2, r3
 8015076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015078:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801507a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801507c:	685a      	ldr	r2, [r3, #4]
 801507e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015080:	891b      	ldrh	r3, [r3, #8]
 8015082:	4619      	mov	r1, r3
 8015084:	4610      	mov	r0, r2
 8015086:	f7fb fecd 	bl	8010e24 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801508a:	4b62      	ldr	r3, [pc, #392]	; (8015214 <tcp_receive+0xf20>)
 801508c:	881b      	ldrh	r3, [r3, #0]
 801508e:	461a      	mov	r2, r3
 8015090:	4b5e      	ldr	r3, [pc, #376]	; (801520c <tcp_receive+0xf18>)
 8015092:	681b      	ldr	r3, [r3, #0]
 8015094:	441a      	add	r2, r3
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801509a:	6879      	ldr	r1, [r7, #4]
 801509c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801509e:	440b      	add	r3, r1
 80150a0:	1ad3      	subs	r3, r2, r3
 80150a2:	2b00      	cmp	r3, #0
 80150a4:	f340 8089 	ble.w	80151ba <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80150a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150aa:	681b      	ldr	r3, [r3, #0]
 80150ac:	68db      	ldr	r3, [r3, #12]
 80150ae:	899b      	ldrh	r3, [r3, #12]
 80150b0:	b29b      	uxth	r3, r3
 80150b2:	4618      	mov	r0, r3
 80150b4:	f7fa fc56 	bl	800f964 <lwip_htons>
 80150b8:	4603      	mov	r3, r0
 80150ba:	b2db      	uxtb	r3, r3
 80150bc:	f003 0301 	and.w	r3, r3, #1
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d022      	beq.n	801510a <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80150c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150c6:	681b      	ldr	r3, [r3, #0]
 80150c8:	68db      	ldr	r3, [r3, #12]
 80150ca:	899b      	ldrh	r3, [r3, #12]
 80150cc:	b29b      	uxth	r3, r3
 80150ce:	b21b      	sxth	r3, r3
 80150d0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80150d4:	b21c      	sxth	r4, r3
 80150d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	68db      	ldr	r3, [r3, #12]
 80150dc:	899b      	ldrh	r3, [r3, #12]
 80150de:	b29b      	uxth	r3, r3
 80150e0:	4618      	mov	r0, r3
 80150e2:	f7fa fc3f 	bl	800f964 <lwip_htons>
 80150e6:	4603      	mov	r3, r0
 80150e8:	b2db      	uxtb	r3, r3
 80150ea:	b29b      	uxth	r3, r3
 80150ec:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80150f0:	b29b      	uxth	r3, r3
 80150f2:	4618      	mov	r0, r3
 80150f4:	f7fa fc36 	bl	800f964 <lwip_htons>
 80150f8:	4603      	mov	r3, r0
 80150fa:	b21b      	sxth	r3, r3
 80150fc:	4323      	orrs	r3, r4
 80150fe:	b21a      	sxth	r2, r3
 8015100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015102:	681b      	ldr	r3, [r3, #0]
 8015104:	68db      	ldr	r3, [r3, #12]
 8015106:	b292      	uxth	r2, r2
 8015108:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801510e:	b29a      	uxth	r2, r3
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015114:	4413      	add	r3, r2
 8015116:	b299      	uxth	r1, r3
 8015118:	4b3c      	ldr	r3, [pc, #240]	; (801520c <tcp_receive+0xf18>)
 801511a:	681b      	ldr	r3, [r3, #0]
 801511c:	b29a      	uxth	r2, r3
 801511e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015120:	681b      	ldr	r3, [r3, #0]
 8015122:	1a8a      	subs	r2, r1, r2
 8015124:	b292      	uxth	r2, r2
 8015126:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8015128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801512a:	681b      	ldr	r3, [r3, #0]
 801512c:	685a      	ldr	r2, [r3, #4]
 801512e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015130:	681b      	ldr	r3, [r3, #0]
 8015132:	891b      	ldrh	r3, [r3, #8]
 8015134:	4619      	mov	r1, r3
 8015136:	4610      	mov	r0, r2
 8015138:	f7fb fe74 	bl	8010e24 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801513c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801513e:	681b      	ldr	r3, [r3, #0]
 8015140:	891c      	ldrh	r4, [r3, #8]
 8015142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015144:	681b      	ldr	r3, [r3, #0]
 8015146:	68db      	ldr	r3, [r3, #12]
 8015148:	899b      	ldrh	r3, [r3, #12]
 801514a:	b29b      	uxth	r3, r3
 801514c:	4618      	mov	r0, r3
 801514e:	f7fa fc09 	bl	800f964 <lwip_htons>
 8015152:	4603      	mov	r3, r0
 8015154:	b2db      	uxtb	r3, r3
 8015156:	f003 0303 	and.w	r3, r3, #3
 801515a:	2b00      	cmp	r3, #0
 801515c:	d001      	beq.n	8015162 <tcp_receive+0xe6e>
 801515e:	2301      	movs	r3, #1
 8015160:	e000      	b.n	8015164 <tcp_receive+0xe70>
 8015162:	2300      	movs	r3, #0
 8015164:	4423      	add	r3, r4
 8015166:	b29a      	uxth	r2, r3
 8015168:	4b2a      	ldr	r3, [pc, #168]	; (8015214 <tcp_receive+0xf20>)
 801516a:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801516c:	4b29      	ldr	r3, [pc, #164]	; (8015214 <tcp_receive+0xf20>)
 801516e:	881b      	ldrh	r3, [r3, #0]
 8015170:	461a      	mov	r2, r3
 8015172:	4b26      	ldr	r3, [pc, #152]	; (801520c <tcp_receive+0xf18>)
 8015174:	681b      	ldr	r3, [r3, #0]
 8015176:	441a      	add	r2, r3
 8015178:	687b      	ldr	r3, [r7, #4]
 801517a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801517c:	6879      	ldr	r1, [r7, #4]
 801517e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015180:	440b      	add	r3, r1
 8015182:	429a      	cmp	r2, r3
 8015184:	d019      	beq.n	80151ba <tcp_receive+0xec6>
 8015186:	4b24      	ldr	r3, [pc, #144]	; (8015218 <tcp_receive+0xf24>)
 8015188:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 801518c:	4923      	ldr	r1, [pc, #140]	; (801521c <tcp_receive+0xf28>)
 801518e:	4824      	ldr	r0, [pc, #144]	; (8015220 <tcp_receive+0xf2c>)
 8015190:	f004 fea2 	bl	8019ed8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8015194:	e011      	b.n	80151ba <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	63bb      	str	r3, [r7, #56]	; 0x38
 801519c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801519e:	2b00      	cmp	r3, #0
 80151a0:	f47f aea4 	bne.w	8014eec <tcp_receive+0xbf8>
 80151a4:	e00a      	b.n	80151bc <tcp_receive+0xec8>
                break;
 80151a6:	bf00      	nop
 80151a8:	e008      	b.n	80151bc <tcp_receive+0xec8>
                break;
 80151aa:	bf00      	nop
 80151ac:	e006      	b.n	80151bc <tcp_receive+0xec8>
                  break;
 80151ae:	bf00      	nop
 80151b0:	e004      	b.n	80151bc <tcp_receive+0xec8>
                  break;
 80151b2:	bf00      	nop
 80151b4:	e002      	b.n	80151bc <tcp_receive+0xec8>
                  break;
 80151b6:	bf00      	nop
 80151b8:	e000      	b.n	80151bc <tcp_receive+0xec8>
                break;
 80151ba:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80151bc:	6878      	ldr	r0, [r7, #4]
 80151be:	f001 fa33 	bl	8016628 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80151c2:	e003      	b.n	80151cc <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80151c4:	6878      	ldr	r0, [r7, #4]
 80151c6:	f001 fa2f 	bl	8016628 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80151ca:	e01a      	b.n	8015202 <tcp_receive+0xf0e>
 80151cc:	e019      	b.n	8015202 <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80151ce:	4b0f      	ldr	r3, [pc, #60]	; (801520c <tcp_receive+0xf18>)
 80151d0:	681a      	ldr	r2, [r3, #0]
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80151d6:	1ad3      	subs	r3, r2, r3
 80151d8:	2b00      	cmp	r3, #0
 80151da:	db0a      	blt.n	80151f2 <tcp_receive+0xefe>
 80151dc:	4b0b      	ldr	r3, [pc, #44]	; (801520c <tcp_receive+0xf18>)
 80151de:	681a      	ldr	r2, [r3, #0]
 80151e0:	687b      	ldr	r3, [r7, #4]
 80151e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80151e4:	6879      	ldr	r1, [r7, #4]
 80151e6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80151e8:	440b      	add	r3, r1
 80151ea:	1ad3      	subs	r3, r2, r3
 80151ec:	3301      	adds	r3, #1
 80151ee:	2b00      	cmp	r3, #0
 80151f0:	dd07      	ble.n	8015202 <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	8b5b      	ldrh	r3, [r3, #26]
 80151f6:	f043 0302 	orr.w	r3, r3, #2
 80151fa:	b29a      	uxth	r2, r3
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8015200:	e7ff      	b.n	8015202 <tcp_receive+0xf0e>
 8015202:	bf00      	nop
 8015204:	3750      	adds	r7, #80	; 0x50
 8015206:	46bd      	mov	sp, r7
 8015208:	bdb0      	pop	{r4, r5, r7, pc}
 801520a:	bf00      	nop
 801520c:	200070f4 	.word	0x200070f4
 8015210:	200070d4 	.word	0x200070d4
 8015214:	200070fe 	.word	0x200070fe
 8015218:	0801dc6c 	.word	0x0801dc6c
 801521c:	0801e014 	.word	0x0801e014
 8015220:	0801dcb8 	.word	0x0801dcb8

08015224 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8015224:	b480      	push	{r7}
 8015226:	b083      	sub	sp, #12
 8015228:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801522a:	4b15      	ldr	r3, [pc, #84]	; (8015280 <tcp_get_next_optbyte+0x5c>)
 801522c:	881b      	ldrh	r3, [r3, #0]
 801522e:	1c5a      	adds	r2, r3, #1
 8015230:	b291      	uxth	r1, r2
 8015232:	4a13      	ldr	r2, [pc, #76]	; (8015280 <tcp_get_next_optbyte+0x5c>)
 8015234:	8011      	strh	r1, [r2, #0]
 8015236:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8015238:	4b12      	ldr	r3, [pc, #72]	; (8015284 <tcp_get_next_optbyte+0x60>)
 801523a:	681b      	ldr	r3, [r3, #0]
 801523c:	2b00      	cmp	r3, #0
 801523e:	d004      	beq.n	801524a <tcp_get_next_optbyte+0x26>
 8015240:	4b11      	ldr	r3, [pc, #68]	; (8015288 <tcp_get_next_optbyte+0x64>)
 8015242:	881b      	ldrh	r3, [r3, #0]
 8015244:	88fa      	ldrh	r2, [r7, #6]
 8015246:	429a      	cmp	r2, r3
 8015248:	d208      	bcs.n	801525c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801524a:	4b10      	ldr	r3, [pc, #64]	; (801528c <tcp_get_next_optbyte+0x68>)
 801524c:	681b      	ldr	r3, [r3, #0]
 801524e:	3314      	adds	r3, #20
 8015250:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8015252:	88fb      	ldrh	r3, [r7, #6]
 8015254:	683a      	ldr	r2, [r7, #0]
 8015256:	4413      	add	r3, r2
 8015258:	781b      	ldrb	r3, [r3, #0]
 801525a:	e00b      	b.n	8015274 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801525c:	88fb      	ldrh	r3, [r7, #6]
 801525e:	b2da      	uxtb	r2, r3
 8015260:	4b09      	ldr	r3, [pc, #36]	; (8015288 <tcp_get_next_optbyte+0x64>)
 8015262:	881b      	ldrh	r3, [r3, #0]
 8015264:	b2db      	uxtb	r3, r3
 8015266:	1ad3      	subs	r3, r2, r3
 8015268:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801526a:	4b06      	ldr	r3, [pc, #24]	; (8015284 <tcp_get_next_optbyte+0x60>)
 801526c:	681a      	ldr	r2, [r3, #0]
 801526e:	797b      	ldrb	r3, [r7, #5]
 8015270:	4413      	add	r3, r2
 8015272:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015274:	4618      	mov	r0, r3
 8015276:	370c      	adds	r7, #12
 8015278:	46bd      	mov	sp, r7
 801527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801527e:	4770      	bx	lr
 8015280:	200070f0 	.word	0x200070f0
 8015284:	200070ec 	.word	0x200070ec
 8015288:	200070ea 	.word	0x200070ea
 801528c:	200070e4 	.word	0x200070e4

08015290 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8015290:	b580      	push	{r7, lr}
 8015292:	b084      	sub	sp, #16
 8015294:	af00      	add	r7, sp, #0
 8015296:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	2b00      	cmp	r3, #0
 801529c:	d106      	bne.n	80152ac <tcp_parseopt+0x1c>
 801529e:	4b32      	ldr	r3, [pc, #200]	; (8015368 <tcp_parseopt+0xd8>)
 80152a0:	f240 727d 	movw	r2, #1917	; 0x77d
 80152a4:	4931      	ldr	r1, [pc, #196]	; (801536c <tcp_parseopt+0xdc>)
 80152a6:	4832      	ldr	r0, [pc, #200]	; (8015370 <tcp_parseopt+0xe0>)
 80152a8:	f004 fe16 	bl	8019ed8 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80152ac:	4b31      	ldr	r3, [pc, #196]	; (8015374 <tcp_parseopt+0xe4>)
 80152ae:	881b      	ldrh	r3, [r3, #0]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d056      	beq.n	8015362 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80152b4:	4b30      	ldr	r3, [pc, #192]	; (8015378 <tcp_parseopt+0xe8>)
 80152b6:	2200      	movs	r2, #0
 80152b8:	801a      	strh	r2, [r3, #0]
 80152ba:	e046      	b.n	801534a <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80152bc:	f7ff ffb2 	bl	8015224 <tcp_get_next_optbyte>
 80152c0:	4603      	mov	r3, r0
 80152c2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80152c4:	7bfb      	ldrb	r3, [r7, #15]
 80152c6:	2b02      	cmp	r3, #2
 80152c8:	d006      	beq.n	80152d8 <tcp_parseopt+0x48>
 80152ca:	2b02      	cmp	r3, #2
 80152cc:	dc2c      	bgt.n	8015328 <tcp_parseopt+0x98>
 80152ce:	2b00      	cmp	r3, #0
 80152d0:	d042      	beq.n	8015358 <tcp_parseopt+0xc8>
 80152d2:	2b01      	cmp	r3, #1
 80152d4:	d128      	bne.n	8015328 <tcp_parseopt+0x98>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 80152d6:	e038      	b.n	801534a <tcp_parseopt+0xba>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80152d8:	f7ff ffa4 	bl	8015224 <tcp_get_next_optbyte>
 80152dc:	4603      	mov	r3, r0
 80152de:	2b04      	cmp	r3, #4
 80152e0:	d13c      	bne.n	801535c <tcp_parseopt+0xcc>
 80152e2:	4b25      	ldr	r3, [pc, #148]	; (8015378 <tcp_parseopt+0xe8>)
 80152e4:	881b      	ldrh	r3, [r3, #0]
 80152e6:	3301      	adds	r3, #1
 80152e8:	4a22      	ldr	r2, [pc, #136]	; (8015374 <tcp_parseopt+0xe4>)
 80152ea:	8812      	ldrh	r2, [r2, #0]
 80152ec:	4293      	cmp	r3, r2
 80152ee:	da35      	bge.n	801535c <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80152f0:	f7ff ff98 	bl	8015224 <tcp_get_next_optbyte>
 80152f4:	4603      	mov	r3, r0
 80152f6:	b29b      	uxth	r3, r3
 80152f8:	021b      	lsls	r3, r3, #8
 80152fa:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80152fc:	f7ff ff92 	bl	8015224 <tcp_get_next_optbyte>
 8015300:	4603      	mov	r3, r0
 8015302:	b29a      	uxth	r2, r3
 8015304:	89bb      	ldrh	r3, [r7, #12]
 8015306:	4313      	orrs	r3, r2
 8015308:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801530a:	89bb      	ldrh	r3, [r7, #12]
 801530c:	f240 52b4 	movw	r2, #1460	; 0x5b4
 8015310:	4293      	cmp	r3, r2
 8015312:	d804      	bhi.n	801531e <tcp_parseopt+0x8e>
 8015314:	89bb      	ldrh	r3, [r7, #12]
 8015316:	2b00      	cmp	r3, #0
 8015318:	d001      	beq.n	801531e <tcp_parseopt+0x8e>
 801531a:	89ba      	ldrh	r2, [r7, #12]
 801531c:	e001      	b.n	8015322 <tcp_parseopt+0x92>
 801531e:	f240 52b4 	movw	r2, #1460	; 0x5b4
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8015326:	e010      	b.n	801534a <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8015328:	f7ff ff7c 	bl	8015224 <tcp_get_next_optbyte>
 801532c:	4603      	mov	r3, r0
 801532e:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8015330:	7afb      	ldrb	r3, [r7, #11]
 8015332:	2b01      	cmp	r3, #1
 8015334:	d914      	bls.n	8015360 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8015336:	7afb      	ldrb	r3, [r7, #11]
 8015338:	b29a      	uxth	r2, r3
 801533a:	4b0f      	ldr	r3, [pc, #60]	; (8015378 <tcp_parseopt+0xe8>)
 801533c:	881b      	ldrh	r3, [r3, #0]
 801533e:	4413      	add	r3, r2
 8015340:	b29b      	uxth	r3, r3
 8015342:	3b02      	subs	r3, #2
 8015344:	b29a      	uxth	r2, r3
 8015346:	4b0c      	ldr	r3, [pc, #48]	; (8015378 <tcp_parseopt+0xe8>)
 8015348:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801534a:	4b0b      	ldr	r3, [pc, #44]	; (8015378 <tcp_parseopt+0xe8>)
 801534c:	881a      	ldrh	r2, [r3, #0]
 801534e:	4b09      	ldr	r3, [pc, #36]	; (8015374 <tcp_parseopt+0xe4>)
 8015350:	881b      	ldrh	r3, [r3, #0]
 8015352:	429a      	cmp	r2, r3
 8015354:	d3b2      	bcc.n	80152bc <tcp_parseopt+0x2c>
 8015356:	e004      	b.n	8015362 <tcp_parseopt+0xd2>
          return;
 8015358:	bf00      	nop
 801535a:	e002      	b.n	8015362 <tcp_parseopt+0xd2>
            return;
 801535c:	bf00      	nop
 801535e:	e000      	b.n	8015362 <tcp_parseopt+0xd2>
            return;
 8015360:	bf00      	nop
      }
    }
  }
}
 8015362:	3710      	adds	r7, #16
 8015364:	46bd      	mov	sp, r7
 8015366:	bd80      	pop	{r7, pc}
 8015368:	0801dc6c 	.word	0x0801dc6c
 801536c:	0801e0d0 	.word	0x0801e0d0
 8015370:	0801dcb8 	.word	0x0801dcb8
 8015374:	200070e8 	.word	0x200070e8
 8015378:	200070f0 	.word	0x200070f0

0801537c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801537c:	b480      	push	{r7}
 801537e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8015380:	4b05      	ldr	r3, [pc, #20]	; (8015398 <tcp_trigger_input_pcb_close+0x1c>)
 8015382:	781b      	ldrb	r3, [r3, #0]
 8015384:	f043 0310 	orr.w	r3, r3, #16
 8015388:	b2da      	uxtb	r2, r3
 801538a:	4b03      	ldr	r3, [pc, #12]	; (8015398 <tcp_trigger_input_pcb_close+0x1c>)
 801538c:	701a      	strb	r2, [r3, #0]
}
 801538e:	bf00      	nop
 8015390:	46bd      	mov	sp, r7
 8015392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015396:	4770      	bx	lr
 8015398:	20007101 	.word	0x20007101

0801539c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801539c:	b580      	push	{r7, lr}
 801539e:	b084      	sub	sp, #16
 80153a0:	af00      	add	r7, sp, #0
 80153a2:	60f8      	str	r0, [r7, #12]
 80153a4:	60b9      	str	r1, [r7, #8]
 80153a6:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80153a8:	68fb      	ldr	r3, [r7, #12]
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	d00a      	beq.n	80153c4 <tcp_route+0x28>
 80153ae:	68fb      	ldr	r3, [r7, #12]
 80153b0:	7a1b      	ldrb	r3, [r3, #8]
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	d006      	beq.n	80153c4 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80153b6:	68fb      	ldr	r3, [r7, #12]
 80153b8:	7a1b      	ldrb	r3, [r3, #8]
 80153ba:	4618      	mov	r0, r3
 80153bc:	f7fb fb76 	bl	8010aac <netif_get_by_index>
 80153c0:	4603      	mov	r3, r0
 80153c2:	e003      	b.n	80153cc <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80153c4:	6878      	ldr	r0, [r7, #4]
 80153c6:	f002 fe61 	bl	801808c <ip4_route>
 80153ca:	4603      	mov	r3, r0
  }
}
 80153cc:	4618      	mov	r0, r3
 80153ce:	3710      	adds	r7, #16
 80153d0:	46bd      	mov	sp, r7
 80153d2:	bd80      	pop	{r7, pc}

080153d4 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80153d4:	b590      	push	{r4, r7, lr}
 80153d6:	b087      	sub	sp, #28
 80153d8:	af00      	add	r7, sp, #0
 80153da:	60f8      	str	r0, [r7, #12]
 80153dc:	60b9      	str	r1, [r7, #8]
 80153de:	603b      	str	r3, [r7, #0]
 80153e0:	4613      	mov	r3, r2
 80153e2:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80153e4:	68fb      	ldr	r3, [r7, #12]
 80153e6:	2b00      	cmp	r3, #0
 80153e8:	d105      	bne.n	80153f6 <tcp_create_segment+0x22>
 80153ea:	4b44      	ldr	r3, [pc, #272]	; (80154fc <tcp_create_segment+0x128>)
 80153ec:	22a3      	movs	r2, #163	; 0xa3
 80153ee:	4944      	ldr	r1, [pc, #272]	; (8015500 <tcp_create_segment+0x12c>)
 80153f0:	4844      	ldr	r0, [pc, #272]	; (8015504 <tcp_create_segment+0x130>)
 80153f2:	f004 fd71 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80153f6:	68bb      	ldr	r3, [r7, #8]
 80153f8:	2b00      	cmp	r3, #0
 80153fa:	d105      	bne.n	8015408 <tcp_create_segment+0x34>
 80153fc:	4b3f      	ldr	r3, [pc, #252]	; (80154fc <tcp_create_segment+0x128>)
 80153fe:	22a4      	movs	r2, #164	; 0xa4
 8015400:	4941      	ldr	r1, [pc, #260]	; (8015508 <tcp_create_segment+0x134>)
 8015402:	4840      	ldr	r0, [pc, #256]	; (8015504 <tcp_create_segment+0x130>)
 8015404:	f004 fd68 	bl	8019ed8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015408:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801540c:	009b      	lsls	r3, r3, #2
 801540e:	b2db      	uxtb	r3, r3
 8015410:	f003 0304 	and.w	r3, r3, #4
 8015414:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8015416:	2003      	movs	r0, #3
 8015418:	f7fa ffc2 	bl	80103a0 <memp_malloc>
 801541c:	6138      	str	r0, [r7, #16]
 801541e:	693b      	ldr	r3, [r7, #16]
 8015420:	2b00      	cmp	r3, #0
 8015422:	d104      	bne.n	801542e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8015424:	68b8      	ldr	r0, [r7, #8]
 8015426:	f7fb fe81 	bl	801112c <pbuf_free>
    return NULL;
 801542a:	2300      	movs	r3, #0
 801542c:	e061      	b.n	80154f2 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801542e:	693b      	ldr	r3, [r7, #16]
 8015430:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8015434:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8015436:	693b      	ldr	r3, [r7, #16]
 8015438:	2200      	movs	r2, #0
 801543a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801543c:	693b      	ldr	r3, [r7, #16]
 801543e:	68ba      	ldr	r2, [r7, #8]
 8015440:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8015442:	68bb      	ldr	r3, [r7, #8]
 8015444:	891a      	ldrh	r2, [r3, #8]
 8015446:	7dfb      	ldrb	r3, [r7, #23]
 8015448:	b29b      	uxth	r3, r3
 801544a:	429a      	cmp	r2, r3
 801544c:	d205      	bcs.n	801545a <tcp_create_segment+0x86>
 801544e:	4b2b      	ldr	r3, [pc, #172]	; (80154fc <tcp_create_segment+0x128>)
 8015450:	22b0      	movs	r2, #176	; 0xb0
 8015452:	492e      	ldr	r1, [pc, #184]	; (801550c <tcp_create_segment+0x138>)
 8015454:	482b      	ldr	r0, [pc, #172]	; (8015504 <tcp_create_segment+0x130>)
 8015456:	f004 fd3f 	bl	8019ed8 <iprintf>
  seg->len = p->tot_len - optlen;
 801545a:	68bb      	ldr	r3, [r7, #8]
 801545c:	891a      	ldrh	r2, [r3, #8]
 801545e:	7dfb      	ldrb	r3, [r7, #23]
 8015460:	b29b      	uxth	r3, r3
 8015462:	1ad3      	subs	r3, r2, r3
 8015464:	b29a      	uxth	r2, r3
 8015466:	693b      	ldr	r3, [r7, #16]
 8015468:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801546a:	2114      	movs	r1, #20
 801546c:	68b8      	ldr	r0, [r7, #8]
 801546e:	f7fb fdc7 	bl	8011000 <pbuf_add_header>
 8015472:	4603      	mov	r3, r0
 8015474:	2b00      	cmp	r3, #0
 8015476:	d004      	beq.n	8015482 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8015478:	6938      	ldr	r0, [r7, #16]
 801547a:	f7fd f8ce 	bl	801261a <tcp_seg_free>
    return NULL;
 801547e:	2300      	movs	r3, #0
 8015480:	e037      	b.n	80154f2 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8015482:	693b      	ldr	r3, [r7, #16]
 8015484:	685b      	ldr	r3, [r3, #4]
 8015486:	685a      	ldr	r2, [r3, #4]
 8015488:	693b      	ldr	r3, [r7, #16]
 801548a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801548c:	68fb      	ldr	r3, [r7, #12]
 801548e:	8ada      	ldrh	r2, [r3, #22]
 8015490:	693b      	ldr	r3, [r7, #16]
 8015492:	68dc      	ldr	r4, [r3, #12]
 8015494:	4610      	mov	r0, r2
 8015496:	f7fa fa65 	bl	800f964 <lwip_htons>
 801549a:	4603      	mov	r3, r0
 801549c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801549e:	68fb      	ldr	r3, [r7, #12]
 80154a0:	8b1a      	ldrh	r2, [r3, #24]
 80154a2:	693b      	ldr	r3, [r7, #16]
 80154a4:	68dc      	ldr	r4, [r3, #12]
 80154a6:	4610      	mov	r0, r2
 80154a8:	f7fa fa5c 	bl	800f964 <lwip_htons>
 80154ac:	4603      	mov	r3, r0
 80154ae:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80154b0:	693b      	ldr	r3, [r7, #16]
 80154b2:	68dc      	ldr	r4, [r3, #12]
 80154b4:	6838      	ldr	r0, [r7, #0]
 80154b6:	f7fa fa6a 	bl	800f98e <lwip_htonl>
 80154ba:	4603      	mov	r3, r0
 80154bc:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80154be:	7dfb      	ldrb	r3, [r7, #23]
 80154c0:	089b      	lsrs	r3, r3, #2
 80154c2:	b2db      	uxtb	r3, r3
 80154c4:	b29b      	uxth	r3, r3
 80154c6:	3305      	adds	r3, #5
 80154c8:	b29b      	uxth	r3, r3
 80154ca:	031b      	lsls	r3, r3, #12
 80154cc:	b29a      	uxth	r2, r3
 80154ce:	79fb      	ldrb	r3, [r7, #7]
 80154d0:	b29b      	uxth	r3, r3
 80154d2:	4313      	orrs	r3, r2
 80154d4:	b29a      	uxth	r2, r3
 80154d6:	693b      	ldr	r3, [r7, #16]
 80154d8:	68dc      	ldr	r4, [r3, #12]
 80154da:	4610      	mov	r0, r2
 80154dc:	f7fa fa42 	bl	800f964 <lwip_htons>
 80154e0:	4603      	mov	r3, r0
 80154e2:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80154e4:	693b      	ldr	r3, [r7, #16]
 80154e6:	68db      	ldr	r3, [r3, #12]
 80154e8:	2200      	movs	r2, #0
 80154ea:	749a      	strb	r2, [r3, #18]
 80154ec:	2200      	movs	r2, #0
 80154ee:	74da      	strb	r2, [r3, #19]
  return seg;
 80154f0:	693b      	ldr	r3, [r7, #16]
}
 80154f2:	4618      	mov	r0, r3
 80154f4:	371c      	adds	r7, #28
 80154f6:	46bd      	mov	sp, r7
 80154f8:	bd90      	pop	{r4, r7, pc}
 80154fa:	bf00      	nop
 80154fc:	0801e0ec 	.word	0x0801e0ec
 8015500:	0801e120 	.word	0x0801e120
 8015504:	0801e140 	.word	0x0801e140
 8015508:	0801e168 	.word	0x0801e168
 801550c:	0801e18c 	.word	0x0801e18c

08015510 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8015510:	b590      	push	{r4, r7, lr}
 8015512:	b08b      	sub	sp, #44	; 0x2c
 8015514:	af02      	add	r7, sp, #8
 8015516:	6078      	str	r0, [r7, #4]
 8015518:	460b      	mov	r3, r1
 801551a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801551c:	2300      	movs	r3, #0
 801551e:	61fb      	str	r3, [r7, #28]
 8015520:	2300      	movs	r3, #0
 8015522:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8015524:	2300      	movs	r3, #0
 8015526:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	2b00      	cmp	r3, #0
 801552c:	d106      	bne.n	801553c <tcp_split_unsent_seg+0x2c>
 801552e:	4b95      	ldr	r3, [pc, #596]	; (8015784 <tcp_split_unsent_seg+0x274>)
 8015530:	f240 324b 	movw	r2, #843	; 0x34b
 8015534:	4994      	ldr	r1, [pc, #592]	; (8015788 <tcp_split_unsent_seg+0x278>)
 8015536:	4895      	ldr	r0, [pc, #596]	; (801578c <tcp_split_unsent_seg+0x27c>)
 8015538:	f004 fcce 	bl	8019ed8 <iprintf>

  useg = pcb->unsent;
 801553c:	687b      	ldr	r3, [r7, #4]
 801553e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015540:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8015542:	697b      	ldr	r3, [r7, #20]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d102      	bne.n	801554e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8015548:	f04f 33ff 	mov.w	r3, #4294967295
 801554c:	e116      	b.n	801577c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801554e:	887b      	ldrh	r3, [r7, #2]
 8015550:	2b00      	cmp	r3, #0
 8015552:	d109      	bne.n	8015568 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8015554:	4b8b      	ldr	r3, [pc, #556]	; (8015784 <tcp_split_unsent_seg+0x274>)
 8015556:	f240 3253 	movw	r2, #851	; 0x353
 801555a:	498d      	ldr	r1, [pc, #564]	; (8015790 <tcp_split_unsent_seg+0x280>)
 801555c:	488b      	ldr	r0, [pc, #556]	; (801578c <tcp_split_unsent_seg+0x27c>)
 801555e:	f004 fcbb 	bl	8019ed8 <iprintf>
    return ERR_VAL;
 8015562:	f06f 0305 	mvn.w	r3, #5
 8015566:	e109      	b.n	801577c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8015568:	697b      	ldr	r3, [r7, #20]
 801556a:	891b      	ldrh	r3, [r3, #8]
 801556c:	887a      	ldrh	r2, [r7, #2]
 801556e:	429a      	cmp	r2, r3
 8015570:	d301      	bcc.n	8015576 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8015572:	2300      	movs	r3, #0
 8015574:	e102      	b.n	801577c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8015576:	687b      	ldr	r3, [r7, #4]
 8015578:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801557a:	887a      	ldrh	r2, [r7, #2]
 801557c:	429a      	cmp	r2, r3
 801557e:	d906      	bls.n	801558e <tcp_split_unsent_seg+0x7e>
 8015580:	4b80      	ldr	r3, [pc, #512]	; (8015784 <tcp_split_unsent_seg+0x274>)
 8015582:	f240 325b 	movw	r2, #859	; 0x35b
 8015586:	4983      	ldr	r1, [pc, #524]	; (8015794 <tcp_split_unsent_seg+0x284>)
 8015588:	4880      	ldr	r0, [pc, #512]	; (801578c <tcp_split_unsent_seg+0x27c>)
 801558a:	f004 fca5 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801558e:	697b      	ldr	r3, [r7, #20]
 8015590:	891b      	ldrh	r3, [r3, #8]
 8015592:	2b00      	cmp	r3, #0
 8015594:	d106      	bne.n	80155a4 <tcp_split_unsent_seg+0x94>
 8015596:	4b7b      	ldr	r3, [pc, #492]	; (8015784 <tcp_split_unsent_seg+0x274>)
 8015598:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801559c:	497e      	ldr	r1, [pc, #504]	; (8015798 <tcp_split_unsent_seg+0x288>)
 801559e:	487b      	ldr	r0, [pc, #492]	; (801578c <tcp_split_unsent_seg+0x27c>)
 80155a0:	f004 fc9a 	bl	8019ed8 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80155a4:	697b      	ldr	r3, [r7, #20]
 80155a6:	7a9b      	ldrb	r3, [r3, #10]
 80155a8:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80155aa:	7bfb      	ldrb	r3, [r7, #15]
 80155ac:	009b      	lsls	r3, r3, #2
 80155ae:	b2db      	uxtb	r3, r3
 80155b0:	f003 0304 	and.w	r3, r3, #4
 80155b4:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80155b6:	697b      	ldr	r3, [r7, #20]
 80155b8:	891a      	ldrh	r2, [r3, #8]
 80155ba:	887b      	ldrh	r3, [r7, #2]
 80155bc:	1ad3      	subs	r3, r2, r3
 80155be:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80155c0:	7bbb      	ldrb	r3, [r7, #14]
 80155c2:	b29a      	uxth	r2, r3
 80155c4:	89bb      	ldrh	r3, [r7, #12]
 80155c6:	4413      	add	r3, r2
 80155c8:	b29b      	uxth	r3, r3
 80155ca:	f44f 7220 	mov.w	r2, #640	; 0x280
 80155ce:	4619      	mov	r1, r3
 80155d0:	2036      	movs	r0, #54	; 0x36
 80155d2:	f7fb fac7 	bl	8010b64 <pbuf_alloc>
 80155d6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80155d8:	693b      	ldr	r3, [r7, #16]
 80155da:	2b00      	cmp	r3, #0
 80155dc:	f000 80b7 	beq.w	801574e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80155e0:	697b      	ldr	r3, [r7, #20]
 80155e2:	685b      	ldr	r3, [r3, #4]
 80155e4:	891a      	ldrh	r2, [r3, #8]
 80155e6:	697b      	ldr	r3, [r7, #20]
 80155e8:	891b      	ldrh	r3, [r3, #8]
 80155ea:	1ad3      	subs	r3, r2, r3
 80155ec:	b29a      	uxth	r2, r3
 80155ee:	887b      	ldrh	r3, [r7, #2]
 80155f0:	4413      	add	r3, r2
 80155f2:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80155f4:	697b      	ldr	r3, [r7, #20]
 80155f6:	6858      	ldr	r0, [r3, #4]
 80155f8:	693b      	ldr	r3, [r7, #16]
 80155fa:	685a      	ldr	r2, [r3, #4]
 80155fc:	7bbb      	ldrb	r3, [r7, #14]
 80155fe:	18d1      	adds	r1, r2, r3
 8015600:	897b      	ldrh	r3, [r7, #10]
 8015602:	89ba      	ldrh	r2, [r7, #12]
 8015604:	f7fb ff7c 	bl	8011500 <pbuf_copy_partial>
 8015608:	4603      	mov	r3, r0
 801560a:	461a      	mov	r2, r3
 801560c:	89bb      	ldrh	r3, [r7, #12]
 801560e:	4293      	cmp	r3, r2
 8015610:	f040 809f 	bne.w	8015752 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8015614:	697b      	ldr	r3, [r7, #20]
 8015616:	68db      	ldr	r3, [r3, #12]
 8015618:	899b      	ldrh	r3, [r3, #12]
 801561a:	b29b      	uxth	r3, r3
 801561c:	4618      	mov	r0, r3
 801561e:	f7fa f9a1 	bl	800f964 <lwip_htons>
 8015622:	4603      	mov	r3, r0
 8015624:	b2db      	uxtb	r3, r3
 8015626:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801562a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801562c:	2300      	movs	r3, #0
 801562e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8015630:	7efb      	ldrb	r3, [r7, #27]
 8015632:	f003 0308 	and.w	r3, r3, #8
 8015636:	2b00      	cmp	r3, #0
 8015638:	d007      	beq.n	801564a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801563a:	7efb      	ldrb	r3, [r7, #27]
 801563c:	f023 0308 	bic.w	r3, r3, #8
 8015640:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8015642:	7ebb      	ldrb	r3, [r7, #26]
 8015644:	f043 0308 	orr.w	r3, r3, #8
 8015648:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801564a:	7efb      	ldrb	r3, [r7, #27]
 801564c:	f003 0301 	and.w	r3, r3, #1
 8015650:	2b00      	cmp	r3, #0
 8015652:	d007      	beq.n	8015664 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8015654:	7efb      	ldrb	r3, [r7, #27]
 8015656:	f023 0301 	bic.w	r3, r3, #1
 801565a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801565c:	7ebb      	ldrb	r3, [r7, #26]
 801565e:	f043 0301 	orr.w	r3, r3, #1
 8015662:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8015664:	697b      	ldr	r3, [r7, #20]
 8015666:	68db      	ldr	r3, [r3, #12]
 8015668:	685b      	ldr	r3, [r3, #4]
 801566a:	4618      	mov	r0, r3
 801566c:	f7fa f98f 	bl	800f98e <lwip_htonl>
 8015670:	4602      	mov	r2, r0
 8015672:	887b      	ldrh	r3, [r7, #2]
 8015674:	18d1      	adds	r1, r2, r3
 8015676:	7eba      	ldrb	r2, [r7, #26]
 8015678:	7bfb      	ldrb	r3, [r7, #15]
 801567a:	9300      	str	r3, [sp, #0]
 801567c:	460b      	mov	r3, r1
 801567e:	6939      	ldr	r1, [r7, #16]
 8015680:	6878      	ldr	r0, [r7, #4]
 8015682:	f7ff fea7 	bl	80153d4 <tcp_create_segment>
 8015686:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015688:	69fb      	ldr	r3, [r7, #28]
 801568a:	2b00      	cmp	r3, #0
 801568c:	d063      	beq.n	8015756 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801568e:	697b      	ldr	r3, [r7, #20]
 8015690:	685b      	ldr	r3, [r3, #4]
 8015692:	4618      	mov	r0, r3
 8015694:	f7fb fdd2 	bl	801123c <pbuf_clen>
 8015698:	4603      	mov	r3, r0
 801569a:	461a      	mov	r2, r3
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80156a2:	1a9b      	subs	r3, r3, r2
 80156a4:	b29a      	uxth	r2, r3
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80156ac:	697b      	ldr	r3, [r7, #20]
 80156ae:	6858      	ldr	r0, [r3, #4]
 80156b0:	697b      	ldr	r3, [r7, #20]
 80156b2:	685b      	ldr	r3, [r3, #4]
 80156b4:	891a      	ldrh	r2, [r3, #8]
 80156b6:	89bb      	ldrh	r3, [r7, #12]
 80156b8:	1ad3      	subs	r3, r2, r3
 80156ba:	b29b      	uxth	r3, r3
 80156bc:	4619      	mov	r1, r3
 80156be:	f7fb fbb1 	bl	8010e24 <pbuf_realloc>
  useg->len -= remainder;
 80156c2:	697b      	ldr	r3, [r7, #20]
 80156c4:	891a      	ldrh	r2, [r3, #8]
 80156c6:	89bb      	ldrh	r3, [r7, #12]
 80156c8:	1ad3      	subs	r3, r2, r3
 80156ca:	b29a      	uxth	r2, r3
 80156cc:	697b      	ldr	r3, [r7, #20]
 80156ce:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80156d0:	697b      	ldr	r3, [r7, #20]
 80156d2:	68db      	ldr	r3, [r3, #12]
 80156d4:	899b      	ldrh	r3, [r3, #12]
 80156d6:	b29c      	uxth	r4, r3
 80156d8:	7efb      	ldrb	r3, [r7, #27]
 80156da:	b29b      	uxth	r3, r3
 80156dc:	4618      	mov	r0, r3
 80156de:	f7fa f941 	bl	800f964 <lwip_htons>
 80156e2:	4603      	mov	r3, r0
 80156e4:	461a      	mov	r2, r3
 80156e6:	697b      	ldr	r3, [r7, #20]
 80156e8:	68db      	ldr	r3, [r3, #12]
 80156ea:	4322      	orrs	r2, r4
 80156ec:	b292      	uxth	r2, r2
 80156ee:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80156f0:	697b      	ldr	r3, [r7, #20]
 80156f2:	685b      	ldr	r3, [r3, #4]
 80156f4:	4618      	mov	r0, r3
 80156f6:	f7fb fda1 	bl	801123c <pbuf_clen>
 80156fa:	4603      	mov	r3, r0
 80156fc:	461a      	mov	r2, r3
 80156fe:	687b      	ldr	r3, [r7, #4]
 8015700:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015704:	4413      	add	r3, r2
 8015706:	b29a      	uxth	r2, r3
 8015708:	687b      	ldr	r3, [r7, #4]
 801570a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801570e:	69fb      	ldr	r3, [r7, #28]
 8015710:	685b      	ldr	r3, [r3, #4]
 8015712:	4618      	mov	r0, r3
 8015714:	f7fb fd92 	bl	801123c <pbuf_clen>
 8015718:	4603      	mov	r3, r0
 801571a:	461a      	mov	r2, r3
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015722:	4413      	add	r3, r2
 8015724:	b29a      	uxth	r2, r3
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801572c:	697b      	ldr	r3, [r7, #20]
 801572e:	681a      	ldr	r2, [r3, #0]
 8015730:	69fb      	ldr	r3, [r7, #28]
 8015732:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015734:	697b      	ldr	r3, [r7, #20]
 8015736:	69fa      	ldr	r2, [r7, #28]
 8015738:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801573a:	69fb      	ldr	r3, [r7, #28]
 801573c:	681b      	ldr	r3, [r3, #0]
 801573e:	2b00      	cmp	r3, #0
 8015740:	d103      	bne.n	801574a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	2200      	movs	r2, #0
 8015746:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801574a:	2300      	movs	r3, #0
 801574c:	e016      	b.n	801577c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801574e:	bf00      	nop
 8015750:	e002      	b.n	8015758 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015752:	bf00      	nop
 8015754:	e000      	b.n	8015758 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015756:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015758:	69fb      	ldr	r3, [r7, #28]
 801575a:	2b00      	cmp	r3, #0
 801575c:	d006      	beq.n	801576c <tcp_split_unsent_seg+0x25c>
 801575e:	4b09      	ldr	r3, [pc, #36]	; (8015784 <tcp_split_unsent_seg+0x274>)
 8015760:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8015764:	490d      	ldr	r1, [pc, #52]	; (801579c <tcp_split_unsent_seg+0x28c>)
 8015766:	4809      	ldr	r0, [pc, #36]	; (801578c <tcp_split_unsent_seg+0x27c>)
 8015768:	f004 fbb6 	bl	8019ed8 <iprintf>
  if (p != NULL) {
 801576c:	693b      	ldr	r3, [r7, #16]
 801576e:	2b00      	cmp	r3, #0
 8015770:	d002      	beq.n	8015778 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8015772:	6938      	ldr	r0, [r7, #16]
 8015774:	f7fb fcda 	bl	801112c <pbuf_free>
  }

  return ERR_MEM;
 8015778:	f04f 33ff 	mov.w	r3, #4294967295
}
 801577c:	4618      	mov	r0, r3
 801577e:	3724      	adds	r7, #36	; 0x24
 8015780:	46bd      	mov	sp, r7
 8015782:	bd90      	pop	{r4, r7, pc}
 8015784:	0801e0ec 	.word	0x0801e0ec
 8015788:	0801e480 	.word	0x0801e480
 801578c:	0801e140 	.word	0x0801e140
 8015790:	0801e4a4 	.word	0x0801e4a4
 8015794:	0801e4c8 	.word	0x0801e4c8
 8015798:	0801e4d8 	.word	0x0801e4d8
 801579c:	0801e4e8 	.word	0x0801e4e8

080157a0 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80157a0:	b590      	push	{r4, r7, lr}
 80157a2:	b085      	sub	sp, #20
 80157a4:	af00      	add	r7, sp, #0
 80157a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80157a8:	687b      	ldr	r3, [r7, #4]
 80157aa:	2b00      	cmp	r3, #0
 80157ac:	d106      	bne.n	80157bc <tcp_send_fin+0x1c>
 80157ae:	4b21      	ldr	r3, [pc, #132]	; (8015834 <tcp_send_fin+0x94>)
 80157b0:	f240 32eb 	movw	r2, #1003	; 0x3eb
 80157b4:	4920      	ldr	r1, [pc, #128]	; (8015838 <tcp_send_fin+0x98>)
 80157b6:	4821      	ldr	r0, [pc, #132]	; (801583c <tcp_send_fin+0x9c>)
 80157b8:	f004 fb8e 	bl	8019ed8 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80157bc:	687b      	ldr	r3, [r7, #4]
 80157be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d02e      	beq.n	8015822 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80157c8:	60fb      	str	r3, [r7, #12]
 80157ca:	e002      	b.n	80157d2 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80157cc:	68fb      	ldr	r3, [r7, #12]
 80157ce:	681b      	ldr	r3, [r3, #0]
 80157d0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	681b      	ldr	r3, [r3, #0]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d1f8      	bne.n	80157cc <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80157da:	68fb      	ldr	r3, [r7, #12]
 80157dc:	68db      	ldr	r3, [r3, #12]
 80157de:	899b      	ldrh	r3, [r3, #12]
 80157e0:	b29b      	uxth	r3, r3
 80157e2:	4618      	mov	r0, r3
 80157e4:	f7fa f8be 	bl	800f964 <lwip_htons>
 80157e8:	4603      	mov	r3, r0
 80157ea:	b2db      	uxtb	r3, r3
 80157ec:	f003 0307 	and.w	r3, r3, #7
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d116      	bne.n	8015822 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80157f4:	68fb      	ldr	r3, [r7, #12]
 80157f6:	68db      	ldr	r3, [r3, #12]
 80157f8:	899b      	ldrh	r3, [r3, #12]
 80157fa:	b29c      	uxth	r4, r3
 80157fc:	2001      	movs	r0, #1
 80157fe:	f7fa f8b1 	bl	800f964 <lwip_htons>
 8015802:	4603      	mov	r3, r0
 8015804:	461a      	mov	r2, r3
 8015806:	68fb      	ldr	r3, [r7, #12]
 8015808:	68db      	ldr	r3, [r3, #12]
 801580a:	4322      	orrs	r2, r4
 801580c:	b292      	uxth	r2, r2
 801580e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	8b5b      	ldrh	r3, [r3, #26]
 8015814:	f043 0320 	orr.w	r3, r3, #32
 8015818:	b29a      	uxth	r2, r3
 801581a:	687b      	ldr	r3, [r7, #4]
 801581c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801581e:	2300      	movs	r3, #0
 8015820:	e004      	b.n	801582c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8015822:	2101      	movs	r1, #1
 8015824:	6878      	ldr	r0, [r7, #4]
 8015826:	f000 f80b 	bl	8015840 <tcp_enqueue_flags>
 801582a:	4603      	mov	r3, r0
}
 801582c:	4618      	mov	r0, r3
 801582e:	3714      	adds	r7, #20
 8015830:	46bd      	mov	sp, r7
 8015832:	bd90      	pop	{r4, r7, pc}
 8015834:	0801e0ec 	.word	0x0801e0ec
 8015838:	0801e4f4 	.word	0x0801e4f4
 801583c:	0801e140 	.word	0x0801e140

08015840 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8015840:	b580      	push	{r7, lr}
 8015842:	b08a      	sub	sp, #40	; 0x28
 8015844:	af02      	add	r7, sp, #8
 8015846:	6078      	str	r0, [r7, #4]
 8015848:	460b      	mov	r3, r1
 801584a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801584c:	2300      	movs	r3, #0
 801584e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8015850:	2300      	movs	r3, #0
 8015852:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015854:	78fb      	ldrb	r3, [r7, #3]
 8015856:	f003 0303 	and.w	r3, r3, #3
 801585a:	2b00      	cmp	r3, #0
 801585c:	d106      	bne.n	801586c <tcp_enqueue_flags+0x2c>
 801585e:	4b67      	ldr	r3, [pc, #412]	; (80159fc <tcp_enqueue_flags+0x1bc>)
 8015860:	f240 4211 	movw	r2, #1041	; 0x411
 8015864:	4966      	ldr	r1, [pc, #408]	; (8015a00 <tcp_enqueue_flags+0x1c0>)
 8015866:	4867      	ldr	r0, [pc, #412]	; (8015a04 <tcp_enqueue_flags+0x1c4>)
 8015868:	f004 fb36 	bl	8019ed8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	2b00      	cmp	r3, #0
 8015870:	d106      	bne.n	8015880 <tcp_enqueue_flags+0x40>
 8015872:	4b62      	ldr	r3, [pc, #392]	; (80159fc <tcp_enqueue_flags+0x1bc>)
 8015874:	f240 4213 	movw	r2, #1043	; 0x413
 8015878:	4963      	ldr	r1, [pc, #396]	; (8015a08 <tcp_enqueue_flags+0x1c8>)
 801587a:	4862      	ldr	r0, [pc, #392]	; (8015a04 <tcp_enqueue_flags+0x1c4>)
 801587c:	f004 fb2c 	bl	8019ed8 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8015880:	78fb      	ldrb	r3, [r7, #3]
 8015882:	f003 0302 	and.w	r3, r3, #2
 8015886:	2b00      	cmp	r3, #0
 8015888:	d001      	beq.n	801588e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801588a:	2301      	movs	r3, #1
 801588c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801588e:	7ffb      	ldrb	r3, [r7, #31]
 8015890:	009b      	lsls	r3, r3, #2
 8015892:	b2db      	uxtb	r3, r3
 8015894:	f003 0304 	and.w	r3, r3, #4
 8015898:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801589a:	7dfb      	ldrb	r3, [r7, #23]
 801589c:	b29b      	uxth	r3, r3
 801589e:	f44f 7220 	mov.w	r2, #640	; 0x280
 80158a2:	4619      	mov	r1, r3
 80158a4:	2036      	movs	r0, #54	; 0x36
 80158a6:	f7fb f95d 	bl	8010b64 <pbuf_alloc>
 80158aa:	6138      	str	r0, [r7, #16]
 80158ac:	693b      	ldr	r3, [r7, #16]
 80158ae:	2b00      	cmp	r3, #0
 80158b0:	d109      	bne.n	80158c6 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	8b5b      	ldrh	r3, [r3, #26]
 80158b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80158ba:	b29a      	uxth	r2, r3
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80158c0:	f04f 33ff 	mov.w	r3, #4294967295
 80158c4:	e095      	b.n	80159f2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80158c6:	693b      	ldr	r3, [r7, #16]
 80158c8:	895a      	ldrh	r2, [r3, #10]
 80158ca:	7dfb      	ldrb	r3, [r7, #23]
 80158cc:	b29b      	uxth	r3, r3
 80158ce:	429a      	cmp	r2, r3
 80158d0:	d206      	bcs.n	80158e0 <tcp_enqueue_flags+0xa0>
 80158d2:	4b4a      	ldr	r3, [pc, #296]	; (80159fc <tcp_enqueue_flags+0x1bc>)
 80158d4:	f240 4239 	movw	r2, #1081	; 0x439
 80158d8:	494c      	ldr	r1, [pc, #304]	; (8015a0c <tcp_enqueue_flags+0x1cc>)
 80158da:	484a      	ldr	r0, [pc, #296]	; (8015a04 <tcp_enqueue_flags+0x1c4>)
 80158dc:	f004 fafc 	bl	8019ed8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80158e4:	78fa      	ldrb	r2, [r7, #3]
 80158e6:	7ffb      	ldrb	r3, [r7, #31]
 80158e8:	9300      	str	r3, [sp, #0]
 80158ea:	460b      	mov	r3, r1
 80158ec:	6939      	ldr	r1, [r7, #16]
 80158ee:	6878      	ldr	r0, [r7, #4]
 80158f0:	f7ff fd70 	bl	80153d4 <tcp_create_segment>
 80158f4:	60f8      	str	r0, [r7, #12]
 80158f6:	68fb      	ldr	r3, [r7, #12]
 80158f8:	2b00      	cmp	r3, #0
 80158fa:	d109      	bne.n	8015910 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80158fc:	687b      	ldr	r3, [r7, #4]
 80158fe:	8b5b      	ldrh	r3, [r3, #26]
 8015900:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015904:	b29a      	uxth	r2, r3
 8015906:	687b      	ldr	r3, [r7, #4]
 8015908:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801590a:	f04f 33ff 	mov.w	r3, #4294967295
 801590e:	e070      	b.n	80159f2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8015910:	68fb      	ldr	r3, [r7, #12]
 8015912:	68db      	ldr	r3, [r3, #12]
 8015914:	f003 0303 	and.w	r3, r3, #3
 8015918:	2b00      	cmp	r3, #0
 801591a:	d006      	beq.n	801592a <tcp_enqueue_flags+0xea>
 801591c:	4b37      	ldr	r3, [pc, #220]	; (80159fc <tcp_enqueue_flags+0x1bc>)
 801591e:	f240 4242 	movw	r2, #1090	; 0x442
 8015922:	493b      	ldr	r1, [pc, #236]	; (8015a10 <tcp_enqueue_flags+0x1d0>)
 8015924:	4837      	ldr	r0, [pc, #220]	; (8015a04 <tcp_enqueue_flags+0x1c4>)
 8015926:	f004 fad7 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801592a:	68fb      	ldr	r3, [r7, #12]
 801592c:	891b      	ldrh	r3, [r3, #8]
 801592e:	2b00      	cmp	r3, #0
 8015930:	d006      	beq.n	8015940 <tcp_enqueue_flags+0x100>
 8015932:	4b32      	ldr	r3, [pc, #200]	; (80159fc <tcp_enqueue_flags+0x1bc>)
 8015934:	f240 4243 	movw	r2, #1091	; 0x443
 8015938:	4936      	ldr	r1, [pc, #216]	; (8015a14 <tcp_enqueue_flags+0x1d4>)
 801593a:	4832      	ldr	r0, [pc, #200]	; (8015a04 <tcp_enqueue_flags+0x1c4>)
 801593c:	f004 facc 	bl	8019ed8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015944:	2b00      	cmp	r3, #0
 8015946:	d103      	bne.n	8015950 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	68fa      	ldr	r2, [r7, #12]
 801594c:	66da      	str	r2, [r3, #108]	; 0x6c
 801594e:	e00d      	b.n	801596c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015954:	61bb      	str	r3, [r7, #24]
 8015956:	e002      	b.n	801595e <tcp_enqueue_flags+0x11e>
 8015958:	69bb      	ldr	r3, [r7, #24]
 801595a:	681b      	ldr	r3, [r3, #0]
 801595c:	61bb      	str	r3, [r7, #24]
 801595e:	69bb      	ldr	r3, [r7, #24]
 8015960:	681b      	ldr	r3, [r3, #0]
 8015962:	2b00      	cmp	r3, #0
 8015964:	d1f8      	bne.n	8015958 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015966:	69bb      	ldr	r3, [r7, #24]
 8015968:	68fa      	ldr	r2, [r7, #12]
 801596a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801596c:	687b      	ldr	r3, [r7, #4]
 801596e:	2200      	movs	r2, #0
 8015970:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015974:	78fb      	ldrb	r3, [r7, #3]
 8015976:	f003 0302 	and.w	r3, r3, #2
 801597a:	2b00      	cmp	r3, #0
 801597c:	d104      	bne.n	8015988 <tcp_enqueue_flags+0x148>
 801597e:	78fb      	ldrb	r3, [r7, #3]
 8015980:	f003 0301 	and.w	r3, r3, #1
 8015984:	2b00      	cmp	r3, #0
 8015986:	d004      	beq.n	8015992 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801598c:	1c5a      	adds	r2, r3, #1
 801598e:	687b      	ldr	r3, [r7, #4]
 8015990:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8015992:	78fb      	ldrb	r3, [r7, #3]
 8015994:	f003 0301 	and.w	r3, r3, #1
 8015998:	2b00      	cmp	r3, #0
 801599a:	d006      	beq.n	80159aa <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	8b5b      	ldrh	r3, [r3, #26]
 80159a0:	f043 0320 	orr.w	r3, r3, #32
 80159a4:	b29a      	uxth	r2, r3
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80159aa:	68fb      	ldr	r3, [r7, #12]
 80159ac:	685b      	ldr	r3, [r3, #4]
 80159ae:	4618      	mov	r0, r3
 80159b0:	f7fb fc44 	bl	801123c <pbuf_clen>
 80159b4:	4603      	mov	r3, r0
 80159b6:	461a      	mov	r2, r3
 80159b8:	687b      	ldr	r3, [r7, #4]
 80159ba:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80159be:	4413      	add	r3, r2
 80159c0:	b29a      	uxth	r2, r3
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d00e      	beq.n	80159f0 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	d10a      	bne.n	80159f0 <tcp_enqueue_flags+0x1b0>
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d106      	bne.n	80159f0 <tcp_enqueue_flags+0x1b0>
 80159e2:	4b06      	ldr	r3, [pc, #24]	; (80159fc <tcp_enqueue_flags+0x1bc>)
 80159e4:	f240 4265 	movw	r2, #1125	; 0x465
 80159e8:	490b      	ldr	r1, [pc, #44]	; (8015a18 <tcp_enqueue_flags+0x1d8>)
 80159ea:	4806      	ldr	r0, [pc, #24]	; (8015a04 <tcp_enqueue_flags+0x1c4>)
 80159ec:	f004 fa74 	bl	8019ed8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80159f0:	2300      	movs	r3, #0
}
 80159f2:	4618      	mov	r0, r3
 80159f4:	3720      	adds	r7, #32
 80159f6:	46bd      	mov	sp, r7
 80159f8:	bd80      	pop	{r7, pc}
 80159fa:	bf00      	nop
 80159fc:	0801e0ec 	.word	0x0801e0ec
 8015a00:	0801e510 	.word	0x0801e510
 8015a04:	0801e140 	.word	0x0801e140
 8015a08:	0801e568 	.word	0x0801e568
 8015a0c:	0801e588 	.word	0x0801e588
 8015a10:	0801e5c4 	.word	0x0801e5c4
 8015a14:	0801e5dc 	.word	0x0801e5dc
 8015a18:	0801e608 	.word	0x0801e608

08015a1c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015a1c:	b5b0      	push	{r4, r5, r7, lr}
 8015a1e:	b08a      	sub	sp, #40	; 0x28
 8015a20:	af00      	add	r7, sp, #0
 8015a22:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	d106      	bne.n	8015a38 <tcp_output+0x1c>
 8015a2a:	4b8a      	ldr	r3, [pc, #552]	; (8015c54 <tcp_output+0x238>)
 8015a2c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8015a30:	4989      	ldr	r1, [pc, #548]	; (8015c58 <tcp_output+0x23c>)
 8015a32:	488a      	ldr	r0, [pc, #552]	; (8015c5c <tcp_output+0x240>)
 8015a34:	f004 fa50 	bl	8019ed8 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	7d1b      	ldrb	r3, [r3, #20]
 8015a3c:	2b01      	cmp	r3, #1
 8015a3e:	d106      	bne.n	8015a4e <tcp_output+0x32>
 8015a40:	4b84      	ldr	r3, [pc, #528]	; (8015c54 <tcp_output+0x238>)
 8015a42:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8015a46:	4986      	ldr	r1, [pc, #536]	; (8015c60 <tcp_output+0x244>)
 8015a48:	4884      	ldr	r0, [pc, #528]	; (8015c5c <tcp_output+0x240>)
 8015a4a:	f004 fa45 	bl	8019ed8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015a4e:	4b85      	ldr	r3, [pc, #532]	; (8015c64 <tcp_output+0x248>)
 8015a50:	681b      	ldr	r3, [r3, #0]
 8015a52:	687a      	ldr	r2, [r7, #4]
 8015a54:	429a      	cmp	r2, r3
 8015a56:	d101      	bne.n	8015a5c <tcp_output+0x40>
    return ERR_OK;
 8015a58:	2300      	movs	r3, #0
 8015a5a:	e1ce      	b.n	8015dfa <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015a5c:	687b      	ldr	r3, [r7, #4]
 8015a5e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015a68:	4293      	cmp	r3, r2
 8015a6a:	bf28      	it	cs
 8015a6c:	4613      	movcs	r3, r2
 8015a6e:	b29b      	uxth	r3, r3
 8015a70:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015a76:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8015a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a7a:	2b00      	cmp	r3, #0
 8015a7c:	d10b      	bne.n	8015a96 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	8b5b      	ldrh	r3, [r3, #26]
 8015a82:	f003 0302 	and.w	r3, r3, #2
 8015a86:	2b00      	cmp	r3, #0
 8015a88:	f000 81aa 	beq.w	8015de0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8015a8c:	6878      	ldr	r0, [r7, #4]
 8015a8e:	f000 fdcb 	bl	8016628 <tcp_send_empty_ack>
 8015a92:	4603      	mov	r3, r0
 8015a94:	e1b1      	b.n	8015dfa <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8015a96:	6879      	ldr	r1, [r7, #4]
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	3304      	adds	r3, #4
 8015a9c:	461a      	mov	r2, r3
 8015a9e:	6878      	ldr	r0, [r7, #4]
 8015aa0:	f7ff fc7c 	bl	801539c <tcp_route>
 8015aa4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8015aa6:	697b      	ldr	r3, [r7, #20]
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d102      	bne.n	8015ab2 <tcp_output+0x96>
    return ERR_RTE;
 8015aac:	f06f 0303 	mvn.w	r3, #3
 8015ab0:	e1a3      	b.n	8015dfa <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8015ab2:	687b      	ldr	r3, [r7, #4]
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	d003      	beq.n	8015ac0 <tcp_output+0xa4>
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	681b      	ldr	r3, [r3, #0]
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	d111      	bne.n	8015ae4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015ac0:	697b      	ldr	r3, [r7, #20]
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	d002      	beq.n	8015acc <tcp_output+0xb0>
 8015ac6:	697b      	ldr	r3, [r7, #20]
 8015ac8:	3304      	adds	r3, #4
 8015aca:	e000      	b.n	8015ace <tcp_output+0xb2>
 8015acc:	2300      	movs	r3, #0
 8015ace:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015ad0:	693b      	ldr	r3, [r7, #16]
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d102      	bne.n	8015adc <tcp_output+0xc0>
      return ERR_RTE;
 8015ad6:	f06f 0303 	mvn.w	r3, #3
 8015ada:	e18e      	b.n	8015dfa <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015adc:	693b      	ldr	r3, [r7, #16]
 8015ade:	681a      	ldr	r2, [r3, #0]
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8015ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ae6:	68db      	ldr	r3, [r3, #12]
 8015ae8:	685b      	ldr	r3, [r3, #4]
 8015aea:	4618      	mov	r0, r3
 8015aec:	f7f9 ff4f 	bl	800f98e <lwip_htonl>
 8015af0:	4602      	mov	r2, r0
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015af6:	1ad3      	subs	r3, r2, r3
 8015af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015afa:	8912      	ldrh	r2, [r2, #8]
 8015afc:	4413      	add	r3, r2
 8015afe:	69ba      	ldr	r2, [r7, #24]
 8015b00:	429a      	cmp	r2, r3
 8015b02:	d227      	bcs.n	8015b54 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8015b04:	687b      	ldr	r3, [r7, #4]
 8015b06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015b0a:	461a      	mov	r2, r3
 8015b0c:	69bb      	ldr	r3, [r7, #24]
 8015b0e:	4293      	cmp	r3, r2
 8015b10:	d114      	bne.n	8015b3c <tcp_output+0x120>
 8015b12:	687b      	ldr	r3, [r7, #4]
 8015b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d110      	bne.n	8015b3c <tcp_output+0x120>
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	d10b      	bne.n	8015b3c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8015b24:	687b      	ldr	r3, [r7, #4]
 8015b26:	2200      	movs	r2, #0
 8015b28:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	2201      	movs	r2, #1
 8015b30:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	2200      	movs	r2, #0
 8015b38:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	8b5b      	ldrh	r3, [r3, #26]
 8015b40:	f003 0302 	and.w	r3, r3, #2
 8015b44:	2b00      	cmp	r3, #0
 8015b46:	f000 814d 	beq.w	8015de4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8015b4a:	6878      	ldr	r0, [r7, #4]
 8015b4c:	f000 fd6c 	bl	8016628 <tcp_send_empty_ack>
 8015b50:	4603      	mov	r3, r0
 8015b52:	e152      	b.n	8015dfa <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	2200      	movs	r2, #0
 8015b58:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015b60:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8015b62:	6a3b      	ldr	r3, [r7, #32]
 8015b64:	2b00      	cmp	r3, #0
 8015b66:	f000 811c 	beq.w	8015da2 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8015b6a:	e002      	b.n	8015b72 <tcp_output+0x156>
 8015b6c:	6a3b      	ldr	r3, [r7, #32]
 8015b6e:	681b      	ldr	r3, [r3, #0]
 8015b70:	623b      	str	r3, [r7, #32]
 8015b72:	6a3b      	ldr	r3, [r7, #32]
 8015b74:	681b      	ldr	r3, [r3, #0]
 8015b76:	2b00      	cmp	r3, #0
 8015b78:	d1f8      	bne.n	8015b6c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015b7a:	e112      	b.n	8015da2 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b7e:	68db      	ldr	r3, [r3, #12]
 8015b80:	899b      	ldrh	r3, [r3, #12]
 8015b82:	b29b      	uxth	r3, r3
 8015b84:	4618      	mov	r0, r3
 8015b86:	f7f9 feed 	bl	800f964 <lwip_htons>
 8015b8a:	4603      	mov	r3, r0
 8015b8c:	b2db      	uxtb	r3, r3
 8015b8e:	f003 0304 	and.w	r3, r3, #4
 8015b92:	2b00      	cmp	r3, #0
 8015b94:	d006      	beq.n	8015ba4 <tcp_output+0x188>
 8015b96:	4b2f      	ldr	r3, [pc, #188]	; (8015c54 <tcp_output+0x238>)
 8015b98:	f240 5236 	movw	r2, #1334	; 0x536
 8015b9c:	4932      	ldr	r1, [pc, #200]	; (8015c68 <tcp_output+0x24c>)
 8015b9e:	482f      	ldr	r0, [pc, #188]	; (8015c5c <tcp_output+0x240>)
 8015ba0:	f004 f99a 	bl	8019ed8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d01f      	beq.n	8015bec <tcp_output+0x1d0>
 8015bac:	687b      	ldr	r3, [r7, #4]
 8015bae:	8b5b      	ldrh	r3, [r3, #26]
 8015bb0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8015bb4:	2b00      	cmp	r3, #0
 8015bb6:	d119      	bne.n	8015bec <tcp_output+0x1d0>
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015bbc:	2b00      	cmp	r3, #0
 8015bbe:	d00b      	beq.n	8015bd8 <tcp_output+0x1bc>
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015bc4:	681b      	ldr	r3, [r3, #0]
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	d110      	bne.n	8015bec <tcp_output+0x1d0>
 8015bca:	687b      	ldr	r3, [r7, #4]
 8015bcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015bce:	891a      	ldrh	r2, [r3, #8]
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015bd4:	429a      	cmp	r2, r3
 8015bd6:	d209      	bcs.n	8015bec <tcp_output+0x1d0>
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	d004      	beq.n	8015bec <tcp_output+0x1d0>
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015be8:	2b0f      	cmp	r3, #15
 8015bea:	d901      	bls.n	8015bf0 <tcp_output+0x1d4>
 8015bec:	2301      	movs	r3, #1
 8015bee:	e000      	b.n	8015bf2 <tcp_output+0x1d6>
 8015bf0:	2300      	movs	r3, #0
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d106      	bne.n	8015c04 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	8b5b      	ldrh	r3, [r3, #26]
 8015bfa:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	f000 80e4 	beq.w	8015dcc <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8015c04:	687b      	ldr	r3, [r7, #4]
 8015c06:	7d1b      	ldrb	r3, [r3, #20]
 8015c08:	2b02      	cmp	r3, #2
 8015c0a:	d00d      	beq.n	8015c28 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c0e:	68db      	ldr	r3, [r3, #12]
 8015c10:	899b      	ldrh	r3, [r3, #12]
 8015c12:	b29c      	uxth	r4, r3
 8015c14:	2010      	movs	r0, #16
 8015c16:	f7f9 fea5 	bl	800f964 <lwip_htons>
 8015c1a:	4603      	mov	r3, r0
 8015c1c:	461a      	mov	r2, r3
 8015c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c20:	68db      	ldr	r3, [r3, #12]
 8015c22:	4322      	orrs	r2, r4
 8015c24:	b292      	uxth	r2, r2
 8015c26:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8015c28:	697a      	ldr	r2, [r7, #20]
 8015c2a:	6879      	ldr	r1, [r7, #4]
 8015c2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015c2e:	f000 f909 	bl	8015e44 <tcp_output_segment>
 8015c32:	4603      	mov	r3, r0
 8015c34:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8015c36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c3a:	2b00      	cmp	r3, #0
 8015c3c:	d016      	beq.n	8015c6c <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	8b5b      	ldrh	r3, [r3, #26]
 8015c42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015c46:	b29a      	uxth	r2, r3
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	835a      	strh	r2, [r3, #26]
      return err;
 8015c4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c50:	e0d3      	b.n	8015dfa <tcp_output+0x3de>
 8015c52:	bf00      	nop
 8015c54:	0801e0ec 	.word	0x0801e0ec
 8015c58:	0801e630 	.word	0x0801e630
 8015c5c:	0801e140 	.word	0x0801e140
 8015c60:	0801e648 	.word	0x0801e648
 8015c64:	20007108 	.word	0x20007108
 8015c68:	0801e670 	.word	0x0801e670
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8015c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c6e:	681a      	ldr	r2, [r3, #0]
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	7d1b      	ldrb	r3, [r3, #20]
 8015c78:	2b02      	cmp	r3, #2
 8015c7a:	d006      	beq.n	8015c8a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	8b5b      	ldrh	r3, [r3, #26]
 8015c80:	f023 0303 	bic.w	r3, r3, #3
 8015c84:	b29a      	uxth	r2, r3
 8015c86:	687b      	ldr	r3, [r7, #4]
 8015c88:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c8c:	68db      	ldr	r3, [r3, #12]
 8015c8e:	685b      	ldr	r3, [r3, #4]
 8015c90:	4618      	mov	r0, r3
 8015c92:	f7f9 fe7c 	bl	800f98e <lwip_htonl>
 8015c96:	4604      	mov	r4, r0
 8015c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c9a:	891b      	ldrh	r3, [r3, #8]
 8015c9c:	461d      	mov	r5, r3
 8015c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ca0:	68db      	ldr	r3, [r3, #12]
 8015ca2:	899b      	ldrh	r3, [r3, #12]
 8015ca4:	b29b      	uxth	r3, r3
 8015ca6:	4618      	mov	r0, r3
 8015ca8:	f7f9 fe5c 	bl	800f964 <lwip_htons>
 8015cac:	4603      	mov	r3, r0
 8015cae:	b2db      	uxtb	r3, r3
 8015cb0:	f003 0303 	and.w	r3, r3, #3
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	d001      	beq.n	8015cbc <tcp_output+0x2a0>
 8015cb8:	2301      	movs	r3, #1
 8015cba:	e000      	b.n	8015cbe <tcp_output+0x2a2>
 8015cbc:	2300      	movs	r3, #0
 8015cbe:	442b      	add	r3, r5
 8015cc0:	4423      	add	r3, r4
 8015cc2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015cc4:	687b      	ldr	r3, [r7, #4]
 8015cc6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015cc8:	68bb      	ldr	r3, [r7, #8]
 8015cca:	1ad3      	subs	r3, r2, r3
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	da02      	bge.n	8015cd6 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	68ba      	ldr	r2, [r7, #8]
 8015cd4:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8015cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cd8:	891b      	ldrh	r3, [r3, #8]
 8015cda:	461c      	mov	r4, r3
 8015cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cde:	68db      	ldr	r3, [r3, #12]
 8015ce0:	899b      	ldrh	r3, [r3, #12]
 8015ce2:	b29b      	uxth	r3, r3
 8015ce4:	4618      	mov	r0, r3
 8015ce6:	f7f9 fe3d 	bl	800f964 <lwip_htons>
 8015cea:	4603      	mov	r3, r0
 8015cec:	b2db      	uxtb	r3, r3
 8015cee:	f003 0303 	and.w	r3, r3, #3
 8015cf2:	2b00      	cmp	r3, #0
 8015cf4:	d001      	beq.n	8015cfa <tcp_output+0x2de>
 8015cf6:	2301      	movs	r3, #1
 8015cf8:	e000      	b.n	8015cfc <tcp_output+0x2e0>
 8015cfa:	2300      	movs	r3, #0
 8015cfc:	4423      	add	r3, r4
 8015cfe:	2b00      	cmp	r3, #0
 8015d00:	d049      	beq.n	8015d96 <tcp_output+0x37a>
      seg->next = NULL;
 8015d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d04:	2200      	movs	r2, #0
 8015d06:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015d0c:	2b00      	cmp	r3, #0
 8015d0e:	d105      	bne.n	8015d1c <tcp_output+0x300>
        pcb->unacked = seg;
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015d14:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8015d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d18:	623b      	str	r3, [r7, #32]
 8015d1a:	e03f      	b.n	8015d9c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8015d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d1e:	68db      	ldr	r3, [r3, #12]
 8015d20:	685b      	ldr	r3, [r3, #4]
 8015d22:	4618      	mov	r0, r3
 8015d24:	f7f9 fe33 	bl	800f98e <lwip_htonl>
 8015d28:	4604      	mov	r4, r0
 8015d2a:	6a3b      	ldr	r3, [r7, #32]
 8015d2c:	68db      	ldr	r3, [r3, #12]
 8015d2e:	685b      	ldr	r3, [r3, #4]
 8015d30:	4618      	mov	r0, r3
 8015d32:	f7f9 fe2c 	bl	800f98e <lwip_htonl>
 8015d36:	4603      	mov	r3, r0
 8015d38:	1ae3      	subs	r3, r4, r3
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	da24      	bge.n	8015d88 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	3370      	adds	r3, #112	; 0x70
 8015d42:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015d44:	e002      	b.n	8015d4c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8015d46:	69fb      	ldr	r3, [r7, #28]
 8015d48:	681b      	ldr	r3, [r3, #0]
 8015d4a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015d4c:	69fb      	ldr	r3, [r7, #28]
 8015d4e:	681b      	ldr	r3, [r3, #0]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d011      	beq.n	8015d78 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015d54:	69fb      	ldr	r3, [r7, #28]
 8015d56:	681b      	ldr	r3, [r3, #0]
 8015d58:	68db      	ldr	r3, [r3, #12]
 8015d5a:	685b      	ldr	r3, [r3, #4]
 8015d5c:	4618      	mov	r0, r3
 8015d5e:	f7f9 fe16 	bl	800f98e <lwip_htonl>
 8015d62:	4604      	mov	r4, r0
 8015d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d66:	68db      	ldr	r3, [r3, #12]
 8015d68:	685b      	ldr	r3, [r3, #4]
 8015d6a:	4618      	mov	r0, r3
 8015d6c:	f7f9 fe0f 	bl	800f98e <lwip_htonl>
 8015d70:	4603      	mov	r3, r0
 8015d72:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8015d74:	2b00      	cmp	r3, #0
 8015d76:	dbe6      	blt.n	8015d46 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8015d78:	69fb      	ldr	r3, [r7, #28]
 8015d7a:	681a      	ldr	r2, [r3, #0]
 8015d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d7e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8015d80:	69fb      	ldr	r3, [r7, #28]
 8015d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015d84:	601a      	str	r2, [r3, #0]
 8015d86:	e009      	b.n	8015d9c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8015d88:	6a3b      	ldr	r3, [r7, #32]
 8015d8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015d8c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8015d8e:	6a3b      	ldr	r3, [r7, #32]
 8015d90:	681b      	ldr	r3, [r3, #0]
 8015d92:	623b      	str	r3, [r7, #32]
 8015d94:	e002      	b.n	8015d9c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8015d96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015d98:	f7fc fc3f 	bl	801261a <tcp_seg_free>
    }
    seg = pcb->unsent;
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015da0:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8015da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d012      	beq.n	8015dce <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8015da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015daa:	68db      	ldr	r3, [r3, #12]
 8015dac:	685b      	ldr	r3, [r3, #4]
 8015dae:	4618      	mov	r0, r3
 8015db0:	f7f9 fded 	bl	800f98e <lwip_htonl>
 8015db4:	4602      	mov	r2, r0
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015dba:	1ad3      	subs	r3, r2, r3
 8015dbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015dbe:	8912      	ldrh	r2, [r2, #8]
 8015dc0:	4413      	add	r3, r2
  while (seg != NULL &&
 8015dc2:	69ba      	ldr	r2, [r7, #24]
 8015dc4:	429a      	cmp	r2, r3
 8015dc6:	f4bf aed9 	bcs.w	8015b7c <tcp_output+0x160>
 8015dca:	e000      	b.n	8015dce <tcp_output+0x3b2>
      break;
 8015dcc:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d108      	bne.n	8015de8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	2200      	movs	r2, #0
 8015dda:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8015dde:	e004      	b.n	8015dea <tcp_output+0x3ce>
    goto output_done;
 8015de0:	bf00      	nop
 8015de2:	e002      	b.n	8015dea <tcp_output+0x3ce>
    goto output_done;
 8015de4:	bf00      	nop
 8015de6:	e000      	b.n	8015dea <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8015de8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	8b5b      	ldrh	r3, [r3, #26]
 8015dee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015df2:	b29a      	uxth	r2, r3
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8015df8:	2300      	movs	r3, #0
}
 8015dfa:	4618      	mov	r0, r3
 8015dfc:	3728      	adds	r7, #40	; 0x28
 8015dfe:	46bd      	mov	sp, r7
 8015e00:	bdb0      	pop	{r4, r5, r7, pc}
 8015e02:	bf00      	nop

08015e04 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8015e04:	b580      	push	{r7, lr}
 8015e06:	b082      	sub	sp, #8
 8015e08:	af00      	add	r7, sp, #0
 8015e0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	d106      	bne.n	8015e20 <tcp_output_segment_busy+0x1c>
 8015e12:	4b09      	ldr	r3, [pc, #36]	; (8015e38 <tcp_output_segment_busy+0x34>)
 8015e14:	f240 529a 	movw	r2, #1434	; 0x59a
 8015e18:	4908      	ldr	r1, [pc, #32]	; (8015e3c <tcp_output_segment_busy+0x38>)
 8015e1a:	4809      	ldr	r0, [pc, #36]	; (8015e40 <tcp_output_segment_busy+0x3c>)
 8015e1c:	f004 f85c 	bl	8019ed8 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	685b      	ldr	r3, [r3, #4]
 8015e24:	7b9b      	ldrb	r3, [r3, #14]
 8015e26:	2b01      	cmp	r3, #1
 8015e28:	d001      	beq.n	8015e2e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8015e2a:	2301      	movs	r3, #1
 8015e2c:	e000      	b.n	8015e30 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8015e2e:	2300      	movs	r3, #0
}
 8015e30:	4618      	mov	r0, r3
 8015e32:	3708      	adds	r7, #8
 8015e34:	46bd      	mov	sp, r7
 8015e36:	bd80      	pop	{r7, pc}
 8015e38:	0801e0ec 	.word	0x0801e0ec
 8015e3c:	0801e688 	.word	0x0801e688
 8015e40:	0801e140 	.word	0x0801e140

08015e44 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8015e44:	b5b0      	push	{r4, r5, r7, lr}
 8015e46:	b08c      	sub	sp, #48	; 0x30
 8015e48:	af04      	add	r7, sp, #16
 8015e4a:	60f8      	str	r0, [r7, #12]
 8015e4c:	60b9      	str	r1, [r7, #8]
 8015e4e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8015e50:	68fb      	ldr	r3, [r7, #12]
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d106      	bne.n	8015e64 <tcp_output_segment+0x20>
 8015e56:	4b64      	ldr	r3, [pc, #400]	; (8015fe8 <tcp_output_segment+0x1a4>)
 8015e58:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8015e5c:	4963      	ldr	r1, [pc, #396]	; (8015fec <tcp_output_segment+0x1a8>)
 8015e5e:	4864      	ldr	r0, [pc, #400]	; (8015ff0 <tcp_output_segment+0x1ac>)
 8015e60:	f004 f83a 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8015e64:	68bb      	ldr	r3, [r7, #8]
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	d106      	bne.n	8015e78 <tcp_output_segment+0x34>
 8015e6a:	4b5f      	ldr	r3, [pc, #380]	; (8015fe8 <tcp_output_segment+0x1a4>)
 8015e6c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8015e70:	4960      	ldr	r1, [pc, #384]	; (8015ff4 <tcp_output_segment+0x1b0>)
 8015e72:	485f      	ldr	r0, [pc, #380]	; (8015ff0 <tcp_output_segment+0x1ac>)
 8015e74:	f004 f830 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	2b00      	cmp	r3, #0
 8015e7c:	d106      	bne.n	8015e8c <tcp_output_segment+0x48>
 8015e7e:	4b5a      	ldr	r3, [pc, #360]	; (8015fe8 <tcp_output_segment+0x1a4>)
 8015e80:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8015e84:	495c      	ldr	r1, [pc, #368]	; (8015ff8 <tcp_output_segment+0x1b4>)
 8015e86:	485a      	ldr	r0, [pc, #360]	; (8015ff0 <tcp_output_segment+0x1ac>)
 8015e88:	f004 f826 	bl	8019ed8 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8015e8c:	68f8      	ldr	r0, [r7, #12]
 8015e8e:	f7ff ffb9 	bl	8015e04 <tcp_output_segment_busy>
 8015e92:	4603      	mov	r3, r0
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d001      	beq.n	8015e9c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8015e98:	2300      	movs	r3, #0
 8015e9a:	e0a1      	b.n	8015fe0 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8015e9c:	68bb      	ldr	r3, [r7, #8]
 8015e9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015ea0:	68fb      	ldr	r3, [r7, #12]
 8015ea2:	68dc      	ldr	r4, [r3, #12]
 8015ea4:	4610      	mov	r0, r2
 8015ea6:	f7f9 fd72 	bl	800f98e <lwip_htonl>
 8015eaa:	4603      	mov	r3, r0
 8015eac:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8015eae:	68bb      	ldr	r3, [r7, #8]
 8015eb0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8015eb2:	68fb      	ldr	r3, [r7, #12]
 8015eb4:	68dc      	ldr	r4, [r3, #12]
 8015eb6:	4610      	mov	r0, r2
 8015eb8:	f7f9 fd54 	bl	800f964 <lwip_htons>
 8015ebc:	4603      	mov	r3, r0
 8015ebe:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015ec0:	68bb      	ldr	r3, [r7, #8]
 8015ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015ec4:	68ba      	ldr	r2, [r7, #8]
 8015ec6:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015ec8:	441a      	add	r2, r3
 8015eca:	68bb      	ldr	r3, [r7, #8]
 8015ecc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8015ece:	68fb      	ldr	r3, [r7, #12]
 8015ed0:	68db      	ldr	r3, [r3, #12]
 8015ed2:	3314      	adds	r3, #20
 8015ed4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8015ed6:	68fb      	ldr	r3, [r7, #12]
 8015ed8:	7a9b      	ldrb	r3, [r3, #10]
 8015eda:	f003 0301 	and.w	r3, r3, #1
 8015ede:	2b00      	cmp	r3, #0
 8015ee0:	d015      	beq.n	8015f0e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8015ee2:	68bb      	ldr	r3, [r7, #8]
 8015ee4:	3304      	adds	r3, #4
 8015ee6:	461a      	mov	r2, r3
 8015ee8:	6879      	ldr	r1, [r7, #4]
 8015eea:	f240 50b4 	movw	r0, #1460	; 0x5b4
 8015eee:	f7fc fe8b 	bl	8012c08 <tcp_eff_send_mss_netif>
 8015ef2:	4603      	mov	r3, r0
 8015ef4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8015ef6:	8b7b      	ldrh	r3, [r7, #26]
 8015ef8:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8015efc:	4618      	mov	r0, r3
 8015efe:	f7f9 fd46 	bl	800f98e <lwip_htonl>
 8015f02:	4602      	mov	r2, r0
 8015f04:	69fb      	ldr	r3, [r7, #28]
 8015f06:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015f08:	69fb      	ldr	r3, [r7, #28]
 8015f0a:	3304      	adds	r3, #4
 8015f0c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8015f0e:	68bb      	ldr	r3, [r7, #8]
 8015f10:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	da02      	bge.n	8015f1e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8015f18:	68bb      	ldr	r3, [r7, #8]
 8015f1a:	2200      	movs	r2, #0
 8015f1c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8015f1e:	68bb      	ldr	r3, [r7, #8]
 8015f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015f22:	2b00      	cmp	r3, #0
 8015f24:	d10c      	bne.n	8015f40 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8015f26:	4b35      	ldr	r3, [pc, #212]	; (8015ffc <tcp_output_segment+0x1b8>)
 8015f28:	681a      	ldr	r2, [r3, #0]
 8015f2a:	68bb      	ldr	r3, [r7, #8]
 8015f2c:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8015f2e:	68fb      	ldr	r3, [r7, #12]
 8015f30:	68db      	ldr	r3, [r3, #12]
 8015f32:	685b      	ldr	r3, [r3, #4]
 8015f34:	4618      	mov	r0, r3
 8015f36:	f7f9 fd2a 	bl	800f98e <lwip_htonl>
 8015f3a:	4602      	mov	r2, r0
 8015f3c:	68bb      	ldr	r3, [r7, #8]
 8015f3e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015f40:	68fb      	ldr	r3, [r7, #12]
 8015f42:	68da      	ldr	r2, [r3, #12]
 8015f44:	68fb      	ldr	r3, [r7, #12]
 8015f46:	685b      	ldr	r3, [r3, #4]
 8015f48:	685b      	ldr	r3, [r3, #4]
 8015f4a:	1ad3      	subs	r3, r2, r3
 8015f4c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8015f4e:	68fb      	ldr	r3, [r7, #12]
 8015f50:	685b      	ldr	r3, [r3, #4]
 8015f52:	8959      	ldrh	r1, [r3, #10]
 8015f54:	68fb      	ldr	r3, [r7, #12]
 8015f56:	685b      	ldr	r3, [r3, #4]
 8015f58:	8b3a      	ldrh	r2, [r7, #24]
 8015f5a:	1a8a      	subs	r2, r1, r2
 8015f5c:	b292      	uxth	r2, r2
 8015f5e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8015f60:	68fb      	ldr	r3, [r7, #12]
 8015f62:	685b      	ldr	r3, [r3, #4]
 8015f64:	8919      	ldrh	r1, [r3, #8]
 8015f66:	68fb      	ldr	r3, [r7, #12]
 8015f68:	685b      	ldr	r3, [r3, #4]
 8015f6a:	8b3a      	ldrh	r2, [r7, #24]
 8015f6c:	1a8a      	subs	r2, r1, r2
 8015f6e:	b292      	uxth	r2, r2
 8015f70:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8015f72:	68fb      	ldr	r3, [r7, #12]
 8015f74:	685b      	ldr	r3, [r3, #4]
 8015f76:	68fa      	ldr	r2, [r7, #12]
 8015f78:	68d2      	ldr	r2, [r2, #12]
 8015f7a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8015f7c:	68fb      	ldr	r3, [r7, #12]
 8015f7e:	68db      	ldr	r3, [r3, #12]
 8015f80:	2200      	movs	r2, #0
 8015f82:	741a      	strb	r2, [r3, #16]
 8015f84:	2200      	movs	r2, #0
 8015f86:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	68da      	ldr	r2, [r3, #12]
 8015f8c:	68fb      	ldr	r3, [r7, #12]
 8015f8e:	7a9b      	ldrb	r3, [r3, #10]
 8015f90:	f003 0301 	and.w	r3, r3, #1
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d001      	beq.n	8015f9c <tcp_output_segment+0x158>
 8015f98:	2318      	movs	r3, #24
 8015f9a:	e000      	b.n	8015f9e <tcp_output_segment+0x15a>
 8015f9c:	2314      	movs	r3, #20
 8015f9e:	4413      	add	r3, r2
 8015fa0:	69fa      	ldr	r2, [r7, #28]
 8015fa2:	429a      	cmp	r2, r3
 8015fa4:	d006      	beq.n	8015fb4 <tcp_output_segment+0x170>
 8015fa6:	4b10      	ldr	r3, [pc, #64]	; (8015fe8 <tcp_output_segment+0x1a4>)
 8015fa8:	f240 621c 	movw	r2, #1564	; 0x61c
 8015fac:	4914      	ldr	r1, [pc, #80]	; (8016000 <tcp_output_segment+0x1bc>)
 8015fae:	4810      	ldr	r0, [pc, #64]	; (8015ff0 <tcp_output_segment+0x1ac>)
 8015fb0:	f003 ff92 	bl	8019ed8 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8015fb4:	68fb      	ldr	r3, [r7, #12]
 8015fb6:	6858      	ldr	r0, [r3, #4]
 8015fb8:	68b9      	ldr	r1, [r7, #8]
 8015fba:	68bb      	ldr	r3, [r7, #8]
 8015fbc:	1d1c      	adds	r4, r3, #4
 8015fbe:	68bb      	ldr	r3, [r7, #8]
 8015fc0:	7add      	ldrb	r5, [r3, #11]
 8015fc2:	68bb      	ldr	r3, [r7, #8]
 8015fc4:	7a9b      	ldrb	r3, [r3, #10]
 8015fc6:	687a      	ldr	r2, [r7, #4]
 8015fc8:	9202      	str	r2, [sp, #8]
 8015fca:	2206      	movs	r2, #6
 8015fcc:	9201      	str	r2, [sp, #4]
 8015fce:	9300      	str	r3, [sp, #0]
 8015fd0:	462b      	mov	r3, r5
 8015fd2:	4622      	mov	r2, r4
 8015fd4:	f002 fa18 	bl	8018408 <ip4_output_if>
 8015fd8:	4603      	mov	r3, r0
 8015fda:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8015fdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015fe0:	4618      	mov	r0, r3
 8015fe2:	3720      	adds	r7, #32
 8015fe4:	46bd      	mov	sp, r7
 8015fe6:	bdb0      	pop	{r4, r5, r7, pc}
 8015fe8:	0801e0ec 	.word	0x0801e0ec
 8015fec:	0801e6b0 	.word	0x0801e6b0
 8015ff0:	0801e140 	.word	0x0801e140
 8015ff4:	0801e6d0 	.word	0x0801e6d0
 8015ff8:	0801e6f0 	.word	0x0801e6f0
 8015ffc:	200070bc 	.word	0x200070bc
 8016000:	0801e714 	.word	0x0801e714

08016004 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8016004:	b5b0      	push	{r4, r5, r7, lr}
 8016006:	b084      	sub	sp, #16
 8016008:	af00      	add	r7, sp, #0
 801600a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801600c:	687b      	ldr	r3, [r7, #4]
 801600e:	2b00      	cmp	r3, #0
 8016010:	d106      	bne.n	8016020 <tcp_rexmit_rto_prepare+0x1c>
 8016012:	4b31      	ldr	r3, [pc, #196]	; (80160d8 <tcp_rexmit_rto_prepare+0xd4>)
 8016014:	f240 6263 	movw	r2, #1635	; 0x663
 8016018:	4930      	ldr	r1, [pc, #192]	; (80160dc <tcp_rexmit_rto_prepare+0xd8>)
 801601a:	4831      	ldr	r0, [pc, #196]	; (80160e0 <tcp_rexmit_rto_prepare+0xdc>)
 801601c:	f003 ff5c 	bl	8019ed8 <iprintf>

  if (pcb->unacked == NULL) {
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016024:	2b00      	cmp	r3, #0
 8016026:	d102      	bne.n	801602e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8016028:	f06f 0305 	mvn.w	r3, #5
 801602c:	e050      	b.n	80160d0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016032:	60fb      	str	r3, [r7, #12]
 8016034:	e00b      	b.n	801604e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8016036:	68f8      	ldr	r0, [r7, #12]
 8016038:	f7ff fee4 	bl	8015e04 <tcp_output_segment_busy>
 801603c:	4603      	mov	r3, r0
 801603e:	2b00      	cmp	r3, #0
 8016040:	d002      	beq.n	8016048 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8016042:	f06f 0305 	mvn.w	r3, #5
 8016046:	e043      	b.n	80160d0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8016048:	68fb      	ldr	r3, [r7, #12]
 801604a:	681b      	ldr	r3, [r3, #0]
 801604c:	60fb      	str	r3, [r7, #12]
 801604e:	68fb      	ldr	r3, [r7, #12]
 8016050:	681b      	ldr	r3, [r3, #0]
 8016052:	2b00      	cmp	r3, #0
 8016054:	d1ef      	bne.n	8016036 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8016056:	68f8      	ldr	r0, [r7, #12]
 8016058:	f7ff fed4 	bl	8015e04 <tcp_output_segment_busy>
 801605c:	4603      	mov	r3, r0
 801605e:	2b00      	cmp	r3, #0
 8016060:	d002      	beq.n	8016068 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8016062:	f06f 0305 	mvn.w	r3, #5
 8016066:	e033      	b.n	80160d0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8016068:	687b      	ldr	r3, [r7, #4]
 801606a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801606c:	68fb      	ldr	r3, [r7, #12]
 801606e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8016070:	687b      	ldr	r3, [r7, #4]
 8016072:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8016078:	687b      	ldr	r3, [r7, #4]
 801607a:	2200      	movs	r2, #0
 801607c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	8b5b      	ldrh	r3, [r3, #26]
 8016082:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8016086:	b29a      	uxth	r2, r3
 8016088:	687b      	ldr	r3, [r7, #4]
 801608a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801608c:	68fb      	ldr	r3, [r7, #12]
 801608e:	68db      	ldr	r3, [r3, #12]
 8016090:	685b      	ldr	r3, [r3, #4]
 8016092:	4618      	mov	r0, r3
 8016094:	f7f9 fc7b 	bl	800f98e <lwip_htonl>
 8016098:	4604      	mov	r4, r0
 801609a:	68fb      	ldr	r3, [r7, #12]
 801609c:	891b      	ldrh	r3, [r3, #8]
 801609e:	461d      	mov	r5, r3
 80160a0:	68fb      	ldr	r3, [r7, #12]
 80160a2:	68db      	ldr	r3, [r3, #12]
 80160a4:	899b      	ldrh	r3, [r3, #12]
 80160a6:	b29b      	uxth	r3, r3
 80160a8:	4618      	mov	r0, r3
 80160aa:	f7f9 fc5b 	bl	800f964 <lwip_htons>
 80160ae:	4603      	mov	r3, r0
 80160b0:	b2db      	uxtb	r3, r3
 80160b2:	f003 0303 	and.w	r3, r3, #3
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	d001      	beq.n	80160be <tcp_rexmit_rto_prepare+0xba>
 80160ba:	2301      	movs	r3, #1
 80160bc:	e000      	b.n	80160c0 <tcp_rexmit_rto_prepare+0xbc>
 80160be:	2300      	movs	r3, #0
 80160c0:	442b      	add	r3, r5
 80160c2:	18e2      	adds	r2, r4, r3
 80160c4:	687b      	ldr	r3, [r7, #4]
 80160c6:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	2200      	movs	r2, #0
 80160cc:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80160ce:	2300      	movs	r3, #0
}
 80160d0:	4618      	mov	r0, r3
 80160d2:	3710      	adds	r7, #16
 80160d4:	46bd      	mov	sp, r7
 80160d6:	bdb0      	pop	{r4, r5, r7, pc}
 80160d8:	0801e0ec 	.word	0x0801e0ec
 80160dc:	0801e728 	.word	0x0801e728
 80160e0:	0801e140 	.word	0x0801e140

080160e4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80160e4:	b580      	push	{r7, lr}
 80160e6:	b082      	sub	sp, #8
 80160e8:	af00      	add	r7, sp, #0
 80160ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	2b00      	cmp	r3, #0
 80160f0:	d106      	bne.n	8016100 <tcp_rexmit_rto_commit+0x1c>
 80160f2:	4b0d      	ldr	r3, [pc, #52]	; (8016128 <tcp_rexmit_rto_commit+0x44>)
 80160f4:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80160f8:	490c      	ldr	r1, [pc, #48]	; (801612c <tcp_rexmit_rto_commit+0x48>)
 80160fa:	480d      	ldr	r0, [pc, #52]	; (8016130 <tcp_rexmit_rto_commit+0x4c>)
 80160fc:	f003 feec 	bl	8019ed8 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016106:	2bff      	cmp	r3, #255	; 0xff
 8016108:	d007      	beq.n	801611a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016110:	3301      	adds	r3, #1
 8016112:	b2da      	uxtb	r2, r3
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801611a:	6878      	ldr	r0, [r7, #4]
 801611c:	f7ff fc7e 	bl	8015a1c <tcp_output>
}
 8016120:	bf00      	nop
 8016122:	3708      	adds	r7, #8
 8016124:	46bd      	mov	sp, r7
 8016126:	bd80      	pop	{r7, pc}
 8016128:	0801e0ec 	.word	0x0801e0ec
 801612c:	0801e74c 	.word	0x0801e74c
 8016130:	0801e140 	.word	0x0801e140

08016134 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8016134:	b580      	push	{r7, lr}
 8016136:	b082      	sub	sp, #8
 8016138:	af00      	add	r7, sp, #0
 801613a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	2b00      	cmp	r3, #0
 8016140:	d106      	bne.n	8016150 <tcp_rexmit_rto+0x1c>
 8016142:	4b0a      	ldr	r3, [pc, #40]	; (801616c <tcp_rexmit_rto+0x38>)
 8016144:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8016148:	4909      	ldr	r1, [pc, #36]	; (8016170 <tcp_rexmit_rto+0x3c>)
 801614a:	480a      	ldr	r0, [pc, #40]	; (8016174 <tcp_rexmit_rto+0x40>)
 801614c:	f003 fec4 	bl	8019ed8 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8016150:	6878      	ldr	r0, [r7, #4]
 8016152:	f7ff ff57 	bl	8016004 <tcp_rexmit_rto_prepare>
 8016156:	4603      	mov	r3, r0
 8016158:	2b00      	cmp	r3, #0
 801615a:	d102      	bne.n	8016162 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801615c:	6878      	ldr	r0, [r7, #4]
 801615e:	f7ff ffc1 	bl	80160e4 <tcp_rexmit_rto_commit>
  }
}
 8016162:	bf00      	nop
 8016164:	3708      	adds	r7, #8
 8016166:	46bd      	mov	sp, r7
 8016168:	bd80      	pop	{r7, pc}
 801616a:	bf00      	nop
 801616c:	0801e0ec 	.word	0x0801e0ec
 8016170:	0801e770 	.word	0x0801e770
 8016174:	0801e140 	.word	0x0801e140

08016178 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8016178:	b590      	push	{r4, r7, lr}
 801617a:	b085      	sub	sp, #20
 801617c:	af00      	add	r7, sp, #0
 801617e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	2b00      	cmp	r3, #0
 8016184:	d106      	bne.n	8016194 <tcp_rexmit+0x1c>
 8016186:	4b2f      	ldr	r3, [pc, #188]	; (8016244 <tcp_rexmit+0xcc>)
 8016188:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801618c:	492e      	ldr	r1, [pc, #184]	; (8016248 <tcp_rexmit+0xd0>)
 801618e:	482f      	ldr	r0, [pc, #188]	; (801624c <tcp_rexmit+0xd4>)
 8016190:	f003 fea2 	bl	8019ed8 <iprintf>

  if (pcb->unacked == NULL) {
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016198:	2b00      	cmp	r3, #0
 801619a:	d102      	bne.n	80161a2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801619c:	f06f 0305 	mvn.w	r3, #5
 80161a0:	e04c      	b.n	801623c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80161a6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80161a8:	68b8      	ldr	r0, [r7, #8]
 80161aa:	f7ff fe2b 	bl	8015e04 <tcp_output_segment_busy>
 80161ae:	4603      	mov	r3, r0
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	d002      	beq.n	80161ba <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80161b4:	f06f 0305 	mvn.w	r3, #5
 80161b8:	e040      	b.n	801623c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80161ba:	68bb      	ldr	r3, [r7, #8]
 80161bc:	681a      	ldr	r2, [r3, #0]
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	336c      	adds	r3, #108	; 0x6c
 80161c6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80161c8:	e002      	b.n	80161d0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80161ca:	68fb      	ldr	r3, [r7, #12]
 80161cc:	681b      	ldr	r3, [r3, #0]
 80161ce:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80161d0:	68fb      	ldr	r3, [r7, #12]
 80161d2:	681b      	ldr	r3, [r3, #0]
 80161d4:	2b00      	cmp	r3, #0
 80161d6:	d011      	beq.n	80161fc <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80161d8:	68fb      	ldr	r3, [r7, #12]
 80161da:	681b      	ldr	r3, [r3, #0]
 80161dc:	68db      	ldr	r3, [r3, #12]
 80161de:	685b      	ldr	r3, [r3, #4]
 80161e0:	4618      	mov	r0, r3
 80161e2:	f7f9 fbd4 	bl	800f98e <lwip_htonl>
 80161e6:	4604      	mov	r4, r0
 80161e8:	68bb      	ldr	r3, [r7, #8]
 80161ea:	68db      	ldr	r3, [r3, #12]
 80161ec:	685b      	ldr	r3, [r3, #4]
 80161ee:	4618      	mov	r0, r3
 80161f0:	f7f9 fbcd 	bl	800f98e <lwip_htonl>
 80161f4:	4603      	mov	r3, r0
 80161f6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80161f8:	2b00      	cmp	r3, #0
 80161fa:	dbe6      	blt.n	80161ca <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80161fc:	68fb      	ldr	r3, [r7, #12]
 80161fe:	681a      	ldr	r2, [r3, #0]
 8016200:	68bb      	ldr	r3, [r7, #8]
 8016202:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8016204:	68fb      	ldr	r3, [r7, #12]
 8016206:	68ba      	ldr	r2, [r7, #8]
 8016208:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801620a:	68bb      	ldr	r3, [r7, #8]
 801620c:	681b      	ldr	r3, [r3, #0]
 801620e:	2b00      	cmp	r3, #0
 8016210:	d103      	bne.n	801621a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	2200      	movs	r2, #0
 8016216:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801621a:	687b      	ldr	r3, [r7, #4]
 801621c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016220:	2bff      	cmp	r3, #255	; 0xff
 8016222:	d007      	beq.n	8016234 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801622a:	3301      	adds	r3, #1
 801622c:	b2da      	uxtb	r2, r3
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	2200      	movs	r2, #0
 8016238:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801623a:	2300      	movs	r3, #0
}
 801623c:	4618      	mov	r0, r3
 801623e:	3714      	adds	r7, #20
 8016240:	46bd      	mov	sp, r7
 8016242:	bd90      	pop	{r4, r7, pc}
 8016244:	0801e0ec 	.word	0x0801e0ec
 8016248:	0801e78c 	.word	0x0801e78c
 801624c:	0801e140 	.word	0x0801e140

08016250 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8016250:	b580      	push	{r7, lr}
 8016252:	b082      	sub	sp, #8
 8016254:	af00      	add	r7, sp, #0
 8016256:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8016258:	687b      	ldr	r3, [r7, #4]
 801625a:	2b00      	cmp	r3, #0
 801625c:	d106      	bne.n	801626c <tcp_rexmit_fast+0x1c>
 801625e:	4b2a      	ldr	r3, [pc, #168]	; (8016308 <tcp_rexmit_fast+0xb8>)
 8016260:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8016264:	4929      	ldr	r1, [pc, #164]	; (801630c <tcp_rexmit_fast+0xbc>)
 8016266:	482a      	ldr	r0, [pc, #168]	; (8016310 <tcp_rexmit_fast+0xc0>)
 8016268:	f003 fe36 	bl	8019ed8 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801626c:	687b      	ldr	r3, [r7, #4]
 801626e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016270:	2b00      	cmp	r3, #0
 8016272:	d045      	beq.n	8016300 <tcp_rexmit_fast+0xb0>
 8016274:	687b      	ldr	r3, [r7, #4]
 8016276:	8b5b      	ldrh	r3, [r3, #26]
 8016278:	f003 0304 	and.w	r3, r3, #4
 801627c:	2b00      	cmp	r3, #0
 801627e:	d13f      	bne.n	8016300 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8016280:	6878      	ldr	r0, [r7, #4]
 8016282:	f7ff ff79 	bl	8016178 <tcp_rexmit>
 8016286:	4603      	mov	r3, r0
 8016288:	2b00      	cmp	r3, #0
 801628a:	d139      	bne.n	8016300 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801628c:	687b      	ldr	r3, [r7, #4]
 801628e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016298:	4293      	cmp	r3, r2
 801629a:	bf28      	it	cs
 801629c:	4613      	movcs	r3, r2
 801629e:	b29b      	uxth	r3, r3
 80162a0:	2b00      	cmp	r3, #0
 80162a2:	da00      	bge.n	80162a6 <tcp_rexmit_fast+0x56>
 80162a4:	3301      	adds	r3, #1
 80162a6:	105b      	asrs	r3, r3, #1
 80162a8:	b29a      	uxth	r2, r3
 80162aa:	687b      	ldr	r3, [r7, #4]
 80162ac:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80162b6:	461a      	mov	r2, r3
 80162b8:	687b      	ldr	r3, [r7, #4]
 80162ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80162bc:	005b      	lsls	r3, r3, #1
 80162be:	429a      	cmp	r2, r3
 80162c0:	d206      	bcs.n	80162d0 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80162c6:	005b      	lsls	r3, r3, #1
 80162c8:	b29a      	uxth	r2, r3
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80162d6:	687b      	ldr	r3, [r7, #4]
 80162d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80162da:	4619      	mov	r1, r3
 80162dc:	0049      	lsls	r1, r1, #1
 80162de:	440b      	add	r3, r1
 80162e0:	b29b      	uxth	r3, r3
 80162e2:	4413      	add	r3, r2
 80162e4:	b29a      	uxth	r2, r3
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	8b5b      	ldrh	r3, [r3, #26]
 80162f0:	f043 0304 	orr.w	r3, r3, #4
 80162f4:	b29a      	uxth	r2, r3
 80162f6:	687b      	ldr	r3, [r7, #4]
 80162f8:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	2200      	movs	r2, #0
 80162fe:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8016300:	bf00      	nop
 8016302:	3708      	adds	r7, #8
 8016304:	46bd      	mov	sp, r7
 8016306:	bd80      	pop	{r7, pc}
 8016308:	0801e0ec 	.word	0x0801e0ec
 801630c:	0801e7a4 	.word	0x0801e7a4
 8016310:	0801e140 	.word	0x0801e140

08016314 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8016314:	b580      	push	{r7, lr}
 8016316:	b086      	sub	sp, #24
 8016318:	af00      	add	r7, sp, #0
 801631a:	60f8      	str	r0, [r7, #12]
 801631c:	607b      	str	r3, [r7, #4]
 801631e:	460b      	mov	r3, r1
 8016320:	817b      	strh	r3, [r7, #10]
 8016322:	4613      	mov	r3, r2
 8016324:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8016326:	897a      	ldrh	r2, [r7, #10]
 8016328:	893b      	ldrh	r3, [r7, #8]
 801632a:	4413      	add	r3, r2
 801632c:	b29b      	uxth	r3, r3
 801632e:	3314      	adds	r3, #20
 8016330:	b29b      	uxth	r3, r3
 8016332:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016336:	4619      	mov	r1, r3
 8016338:	2022      	movs	r0, #34	; 0x22
 801633a:	f7fa fc13 	bl	8010b64 <pbuf_alloc>
 801633e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8016340:	697b      	ldr	r3, [r7, #20]
 8016342:	2b00      	cmp	r3, #0
 8016344:	d04d      	beq.n	80163e2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8016346:	897b      	ldrh	r3, [r7, #10]
 8016348:	3313      	adds	r3, #19
 801634a:	697a      	ldr	r2, [r7, #20]
 801634c:	8952      	ldrh	r2, [r2, #10]
 801634e:	4293      	cmp	r3, r2
 8016350:	db06      	blt.n	8016360 <tcp_output_alloc_header_common+0x4c>
 8016352:	4b26      	ldr	r3, [pc, #152]	; (80163ec <tcp_output_alloc_header_common+0xd8>)
 8016354:	f240 7223 	movw	r2, #1827	; 0x723
 8016358:	4925      	ldr	r1, [pc, #148]	; (80163f0 <tcp_output_alloc_header_common+0xdc>)
 801635a:	4826      	ldr	r0, [pc, #152]	; (80163f4 <tcp_output_alloc_header_common+0xe0>)
 801635c:	f003 fdbc 	bl	8019ed8 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8016360:	697b      	ldr	r3, [r7, #20]
 8016362:	685b      	ldr	r3, [r3, #4]
 8016364:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8016366:	8c3b      	ldrh	r3, [r7, #32]
 8016368:	4618      	mov	r0, r3
 801636a:	f7f9 fafb 	bl	800f964 <lwip_htons>
 801636e:	4603      	mov	r3, r0
 8016370:	461a      	mov	r2, r3
 8016372:	693b      	ldr	r3, [r7, #16]
 8016374:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8016376:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016378:	4618      	mov	r0, r3
 801637a:	f7f9 faf3 	bl	800f964 <lwip_htons>
 801637e:	4603      	mov	r3, r0
 8016380:	461a      	mov	r2, r3
 8016382:	693b      	ldr	r3, [r7, #16]
 8016384:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8016386:	693b      	ldr	r3, [r7, #16]
 8016388:	687a      	ldr	r2, [r7, #4]
 801638a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801638c:	68f8      	ldr	r0, [r7, #12]
 801638e:	f7f9 fafe 	bl	800f98e <lwip_htonl>
 8016392:	4602      	mov	r2, r0
 8016394:	693b      	ldr	r3, [r7, #16]
 8016396:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8016398:	897b      	ldrh	r3, [r7, #10]
 801639a:	089b      	lsrs	r3, r3, #2
 801639c:	b29b      	uxth	r3, r3
 801639e:	3305      	adds	r3, #5
 80163a0:	b29b      	uxth	r3, r3
 80163a2:	031b      	lsls	r3, r3, #12
 80163a4:	b29a      	uxth	r2, r3
 80163a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80163aa:	b29b      	uxth	r3, r3
 80163ac:	4313      	orrs	r3, r2
 80163ae:	b29b      	uxth	r3, r3
 80163b0:	4618      	mov	r0, r3
 80163b2:	f7f9 fad7 	bl	800f964 <lwip_htons>
 80163b6:	4603      	mov	r3, r0
 80163b8:	461a      	mov	r2, r3
 80163ba:	693b      	ldr	r3, [r7, #16]
 80163bc:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80163be:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80163c0:	4618      	mov	r0, r3
 80163c2:	f7f9 facf 	bl	800f964 <lwip_htons>
 80163c6:	4603      	mov	r3, r0
 80163c8:	461a      	mov	r2, r3
 80163ca:	693b      	ldr	r3, [r7, #16]
 80163cc:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80163ce:	693b      	ldr	r3, [r7, #16]
 80163d0:	2200      	movs	r2, #0
 80163d2:	741a      	strb	r2, [r3, #16]
 80163d4:	2200      	movs	r2, #0
 80163d6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80163d8:	693b      	ldr	r3, [r7, #16]
 80163da:	2200      	movs	r2, #0
 80163dc:	749a      	strb	r2, [r3, #18]
 80163de:	2200      	movs	r2, #0
 80163e0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80163e2:	697b      	ldr	r3, [r7, #20]
}
 80163e4:	4618      	mov	r0, r3
 80163e6:	3718      	adds	r7, #24
 80163e8:	46bd      	mov	sp, r7
 80163ea:	bd80      	pop	{r7, pc}
 80163ec:	0801e0ec 	.word	0x0801e0ec
 80163f0:	0801e7c4 	.word	0x0801e7c4
 80163f4:	0801e140 	.word	0x0801e140

080163f8 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80163f8:	b5b0      	push	{r4, r5, r7, lr}
 80163fa:	b08a      	sub	sp, #40	; 0x28
 80163fc:	af04      	add	r7, sp, #16
 80163fe:	60f8      	str	r0, [r7, #12]
 8016400:	607b      	str	r3, [r7, #4]
 8016402:	460b      	mov	r3, r1
 8016404:	817b      	strh	r3, [r7, #10]
 8016406:	4613      	mov	r3, r2
 8016408:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801640a:	68fb      	ldr	r3, [r7, #12]
 801640c:	2b00      	cmp	r3, #0
 801640e:	d106      	bne.n	801641e <tcp_output_alloc_header+0x26>
 8016410:	4b15      	ldr	r3, [pc, #84]	; (8016468 <tcp_output_alloc_header+0x70>)
 8016412:	f240 7242 	movw	r2, #1858	; 0x742
 8016416:	4915      	ldr	r1, [pc, #84]	; (801646c <tcp_output_alloc_header+0x74>)
 8016418:	4815      	ldr	r0, [pc, #84]	; (8016470 <tcp_output_alloc_header+0x78>)
 801641a:	f003 fd5d 	bl	8019ed8 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801641e:	68fb      	ldr	r3, [r7, #12]
 8016420:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8016422:	68fb      	ldr	r3, [r7, #12]
 8016424:	8adb      	ldrh	r3, [r3, #22]
 8016426:	68fa      	ldr	r2, [r7, #12]
 8016428:	8b12      	ldrh	r2, [r2, #24]
 801642a:	68f9      	ldr	r1, [r7, #12]
 801642c:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801642e:	893d      	ldrh	r5, [r7, #8]
 8016430:	897c      	ldrh	r4, [r7, #10]
 8016432:	9103      	str	r1, [sp, #12]
 8016434:	2110      	movs	r1, #16
 8016436:	9102      	str	r1, [sp, #8]
 8016438:	9201      	str	r2, [sp, #4]
 801643a:	9300      	str	r3, [sp, #0]
 801643c:	687b      	ldr	r3, [r7, #4]
 801643e:	462a      	mov	r2, r5
 8016440:	4621      	mov	r1, r4
 8016442:	f7ff ff67 	bl	8016314 <tcp_output_alloc_header_common>
 8016446:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8016448:	697b      	ldr	r3, [r7, #20]
 801644a:	2b00      	cmp	r3, #0
 801644c:	d006      	beq.n	801645c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801644e:	68fb      	ldr	r3, [r7, #12]
 8016450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016452:	68fa      	ldr	r2, [r7, #12]
 8016454:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8016456:	441a      	add	r2, r3
 8016458:	68fb      	ldr	r3, [r7, #12]
 801645a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 801645c:	697b      	ldr	r3, [r7, #20]
}
 801645e:	4618      	mov	r0, r3
 8016460:	3718      	adds	r7, #24
 8016462:	46bd      	mov	sp, r7
 8016464:	bdb0      	pop	{r4, r5, r7, pc}
 8016466:	bf00      	nop
 8016468:	0801e0ec 	.word	0x0801e0ec
 801646c:	0801e7f4 	.word	0x0801e7f4
 8016470:	0801e140 	.word	0x0801e140

08016474 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8016474:	b580      	push	{r7, lr}
 8016476:	b088      	sub	sp, #32
 8016478:	af00      	add	r7, sp, #0
 801647a:	60f8      	str	r0, [r7, #12]
 801647c:	60b9      	str	r1, [r7, #8]
 801647e:	4611      	mov	r1, r2
 8016480:	461a      	mov	r2, r3
 8016482:	460b      	mov	r3, r1
 8016484:	71fb      	strb	r3, [r7, #7]
 8016486:	4613      	mov	r3, r2
 8016488:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801648a:	2300      	movs	r3, #0
 801648c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801648e:	68bb      	ldr	r3, [r7, #8]
 8016490:	2b00      	cmp	r3, #0
 8016492:	d106      	bne.n	80164a2 <tcp_output_fill_options+0x2e>
 8016494:	4b12      	ldr	r3, [pc, #72]	; (80164e0 <tcp_output_fill_options+0x6c>)
 8016496:	f240 7256 	movw	r2, #1878	; 0x756
 801649a:	4912      	ldr	r1, [pc, #72]	; (80164e4 <tcp_output_fill_options+0x70>)
 801649c:	4812      	ldr	r0, [pc, #72]	; (80164e8 <tcp_output_fill_options+0x74>)
 801649e:	f003 fd1b 	bl	8019ed8 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80164a2:	68bb      	ldr	r3, [r7, #8]
 80164a4:	685b      	ldr	r3, [r3, #4]
 80164a6:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80164a8:	69bb      	ldr	r3, [r7, #24]
 80164aa:	3314      	adds	r3, #20
 80164ac:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80164ae:	8bfb      	ldrh	r3, [r7, #30]
 80164b0:	009b      	lsls	r3, r3, #2
 80164b2:	461a      	mov	r2, r3
 80164b4:	79fb      	ldrb	r3, [r7, #7]
 80164b6:	009b      	lsls	r3, r3, #2
 80164b8:	f003 0304 	and.w	r3, r3, #4
 80164bc:	4413      	add	r3, r2
 80164be:	3314      	adds	r3, #20
 80164c0:	69ba      	ldr	r2, [r7, #24]
 80164c2:	4413      	add	r3, r2
 80164c4:	697a      	ldr	r2, [r7, #20]
 80164c6:	429a      	cmp	r2, r3
 80164c8:	d006      	beq.n	80164d8 <tcp_output_fill_options+0x64>
 80164ca:	4b05      	ldr	r3, [pc, #20]	; (80164e0 <tcp_output_fill_options+0x6c>)
 80164cc:	f240 7275 	movw	r2, #1909	; 0x775
 80164d0:	4906      	ldr	r1, [pc, #24]	; (80164ec <tcp_output_fill_options+0x78>)
 80164d2:	4805      	ldr	r0, [pc, #20]	; (80164e8 <tcp_output_fill_options+0x74>)
 80164d4:	f003 fd00 	bl	8019ed8 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80164d8:	bf00      	nop
 80164da:	3720      	adds	r7, #32
 80164dc:	46bd      	mov	sp, r7
 80164de:	bd80      	pop	{r7, pc}
 80164e0:	0801e0ec 	.word	0x0801e0ec
 80164e4:	0801e81c 	.word	0x0801e81c
 80164e8:	0801e140 	.word	0x0801e140
 80164ec:	0801e714 	.word	0x0801e714

080164f0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80164f0:	b580      	push	{r7, lr}
 80164f2:	b08a      	sub	sp, #40	; 0x28
 80164f4:	af04      	add	r7, sp, #16
 80164f6:	60f8      	str	r0, [r7, #12]
 80164f8:	60b9      	str	r1, [r7, #8]
 80164fa:	607a      	str	r2, [r7, #4]
 80164fc:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80164fe:	68bb      	ldr	r3, [r7, #8]
 8016500:	2b00      	cmp	r3, #0
 8016502:	d106      	bne.n	8016512 <tcp_output_control_segment+0x22>
 8016504:	4b1c      	ldr	r3, [pc, #112]	; (8016578 <tcp_output_control_segment+0x88>)
 8016506:	f240 7287 	movw	r2, #1927	; 0x787
 801650a:	491c      	ldr	r1, [pc, #112]	; (801657c <tcp_output_control_segment+0x8c>)
 801650c:	481c      	ldr	r0, [pc, #112]	; (8016580 <tcp_output_control_segment+0x90>)
 801650e:	f003 fce3 	bl	8019ed8 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8016512:	683a      	ldr	r2, [r7, #0]
 8016514:	6879      	ldr	r1, [r7, #4]
 8016516:	68f8      	ldr	r0, [r7, #12]
 8016518:	f7fe ff40 	bl	801539c <tcp_route>
 801651c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801651e:	693b      	ldr	r3, [r7, #16]
 8016520:	2b00      	cmp	r3, #0
 8016522:	d102      	bne.n	801652a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8016524:	23fc      	movs	r3, #252	; 0xfc
 8016526:	75fb      	strb	r3, [r7, #23]
 8016528:	e01c      	b.n	8016564 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801652a:	68fb      	ldr	r3, [r7, #12]
 801652c:	2b00      	cmp	r3, #0
 801652e:	d006      	beq.n	801653e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8016530:	68fb      	ldr	r3, [r7, #12]
 8016532:	7adb      	ldrb	r3, [r3, #11]
 8016534:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8016536:	68fb      	ldr	r3, [r7, #12]
 8016538:	7a9b      	ldrb	r3, [r3, #10]
 801653a:	757b      	strb	r3, [r7, #21]
 801653c:	e003      	b.n	8016546 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801653e:	23ff      	movs	r3, #255	; 0xff
 8016540:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8016542:	2300      	movs	r3, #0
 8016544:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8016546:	7dba      	ldrb	r2, [r7, #22]
 8016548:	693b      	ldr	r3, [r7, #16]
 801654a:	9302      	str	r3, [sp, #8]
 801654c:	2306      	movs	r3, #6
 801654e:	9301      	str	r3, [sp, #4]
 8016550:	7d7b      	ldrb	r3, [r7, #21]
 8016552:	9300      	str	r3, [sp, #0]
 8016554:	4613      	mov	r3, r2
 8016556:	683a      	ldr	r2, [r7, #0]
 8016558:	6879      	ldr	r1, [r7, #4]
 801655a:	68b8      	ldr	r0, [r7, #8]
 801655c:	f001 ff54 	bl	8018408 <ip4_output_if>
 8016560:	4603      	mov	r3, r0
 8016562:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8016564:	68b8      	ldr	r0, [r7, #8]
 8016566:	f7fa fde1 	bl	801112c <pbuf_free>
  return err;
 801656a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801656e:	4618      	mov	r0, r3
 8016570:	3718      	adds	r7, #24
 8016572:	46bd      	mov	sp, r7
 8016574:	bd80      	pop	{r7, pc}
 8016576:	bf00      	nop
 8016578:	0801e0ec 	.word	0x0801e0ec
 801657c:	0801e844 	.word	0x0801e844
 8016580:	0801e140 	.word	0x0801e140

08016584 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8016584:	b590      	push	{r4, r7, lr}
 8016586:	b08b      	sub	sp, #44	; 0x2c
 8016588:	af04      	add	r7, sp, #16
 801658a:	60f8      	str	r0, [r7, #12]
 801658c:	60b9      	str	r1, [r7, #8]
 801658e:	607a      	str	r2, [r7, #4]
 8016590:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8016592:	683b      	ldr	r3, [r7, #0]
 8016594:	2b00      	cmp	r3, #0
 8016596:	d106      	bne.n	80165a6 <tcp_rst+0x22>
 8016598:	4b1f      	ldr	r3, [pc, #124]	; (8016618 <tcp_rst+0x94>)
 801659a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801659e:	491f      	ldr	r1, [pc, #124]	; (801661c <tcp_rst+0x98>)
 80165a0:	481f      	ldr	r0, [pc, #124]	; (8016620 <tcp_rst+0x9c>)
 80165a2:	f003 fc99 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80165a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	d106      	bne.n	80165ba <tcp_rst+0x36>
 80165ac:	4b1a      	ldr	r3, [pc, #104]	; (8016618 <tcp_rst+0x94>)
 80165ae:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80165b2:	491c      	ldr	r1, [pc, #112]	; (8016624 <tcp_rst+0xa0>)
 80165b4:	481a      	ldr	r0, [pc, #104]	; (8016620 <tcp_rst+0x9c>)
 80165b6:	f003 fc8f 	bl	8019ed8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80165ba:	2300      	movs	r3, #0
 80165bc:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80165be:	f24d 0316 	movw	r3, #53270	; 0xd016
 80165c2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80165c4:	7dfb      	ldrb	r3, [r7, #23]
 80165c6:	b29c      	uxth	r4, r3
 80165c8:	68b8      	ldr	r0, [r7, #8]
 80165ca:	f7f9 f9e0 	bl	800f98e <lwip_htonl>
 80165ce:	4602      	mov	r2, r0
 80165d0:	8abb      	ldrh	r3, [r7, #20]
 80165d2:	9303      	str	r3, [sp, #12]
 80165d4:	2314      	movs	r3, #20
 80165d6:	9302      	str	r3, [sp, #8]
 80165d8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80165da:	9301      	str	r3, [sp, #4]
 80165dc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80165de:	9300      	str	r3, [sp, #0]
 80165e0:	4613      	mov	r3, r2
 80165e2:	2200      	movs	r2, #0
 80165e4:	4621      	mov	r1, r4
 80165e6:	6878      	ldr	r0, [r7, #4]
 80165e8:	f7ff fe94 	bl	8016314 <tcp_output_alloc_header_common>
 80165ec:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 80165ee:	693b      	ldr	r3, [r7, #16]
 80165f0:	2b00      	cmp	r3, #0
 80165f2:	d00c      	beq.n	801660e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80165f4:	7dfb      	ldrb	r3, [r7, #23]
 80165f6:	2200      	movs	r2, #0
 80165f8:	6939      	ldr	r1, [r7, #16]
 80165fa:	68f8      	ldr	r0, [r7, #12]
 80165fc:	f7ff ff3a 	bl	8016474 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8016600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016602:	683a      	ldr	r2, [r7, #0]
 8016604:	6939      	ldr	r1, [r7, #16]
 8016606:	68f8      	ldr	r0, [r7, #12]
 8016608:	f7ff ff72 	bl	80164f0 <tcp_output_control_segment>
 801660c:	e000      	b.n	8016610 <tcp_rst+0x8c>
    return;
 801660e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8016610:	371c      	adds	r7, #28
 8016612:	46bd      	mov	sp, r7
 8016614:	bd90      	pop	{r4, r7, pc}
 8016616:	bf00      	nop
 8016618:	0801e0ec 	.word	0x0801e0ec
 801661c:	0801e870 	.word	0x0801e870
 8016620:	0801e140 	.word	0x0801e140
 8016624:	0801e88c 	.word	0x0801e88c

08016628 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8016628:	b590      	push	{r4, r7, lr}
 801662a:	b087      	sub	sp, #28
 801662c:	af00      	add	r7, sp, #0
 801662e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8016630:	2300      	movs	r3, #0
 8016632:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8016634:	2300      	movs	r3, #0
 8016636:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	2b00      	cmp	r3, #0
 801663c:	d106      	bne.n	801664c <tcp_send_empty_ack+0x24>
 801663e:	4b28      	ldr	r3, [pc, #160]	; (80166e0 <tcp_send_empty_ack+0xb8>)
 8016640:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8016644:	4927      	ldr	r1, [pc, #156]	; (80166e4 <tcp_send_empty_ack+0xbc>)
 8016646:	4828      	ldr	r0, [pc, #160]	; (80166e8 <tcp_send_empty_ack+0xc0>)
 8016648:	f003 fc46 	bl	8019ed8 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801664c:	7dfb      	ldrb	r3, [r7, #23]
 801664e:	009b      	lsls	r3, r3, #2
 8016650:	b2db      	uxtb	r3, r3
 8016652:	f003 0304 	and.w	r3, r3, #4
 8016656:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016658:	7d7b      	ldrb	r3, [r7, #21]
 801665a:	b29c      	uxth	r4, r3
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016660:	4618      	mov	r0, r3
 8016662:	f7f9 f994 	bl	800f98e <lwip_htonl>
 8016666:	4603      	mov	r3, r0
 8016668:	2200      	movs	r2, #0
 801666a:	4621      	mov	r1, r4
 801666c:	6878      	ldr	r0, [r7, #4]
 801666e:	f7ff fec3 	bl	80163f8 <tcp_output_alloc_header>
 8016672:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016674:	693b      	ldr	r3, [r7, #16]
 8016676:	2b00      	cmp	r3, #0
 8016678:	d109      	bne.n	801668e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	8b5b      	ldrh	r3, [r3, #26]
 801667e:	f043 0303 	orr.w	r3, r3, #3
 8016682:	b29a      	uxth	r2, r3
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8016688:	f06f 0301 	mvn.w	r3, #1
 801668c:	e023      	b.n	80166d6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801668e:	7dbb      	ldrb	r3, [r7, #22]
 8016690:	7dfa      	ldrb	r2, [r7, #23]
 8016692:	6939      	ldr	r1, [r7, #16]
 8016694:	6878      	ldr	r0, [r7, #4]
 8016696:	f7ff feed 	bl	8016474 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801669a:	687a      	ldr	r2, [r7, #4]
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	3304      	adds	r3, #4
 80166a0:	6939      	ldr	r1, [r7, #16]
 80166a2:	6878      	ldr	r0, [r7, #4]
 80166a4:	f7ff ff24 	bl	80164f0 <tcp_output_control_segment>
 80166a8:	4603      	mov	r3, r0
 80166aa:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80166ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d007      	beq.n	80166c4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80166b4:	687b      	ldr	r3, [r7, #4]
 80166b6:	8b5b      	ldrh	r3, [r3, #26]
 80166b8:	f043 0303 	orr.w	r3, r3, #3
 80166bc:	b29a      	uxth	r2, r3
 80166be:	687b      	ldr	r3, [r7, #4]
 80166c0:	835a      	strh	r2, [r3, #26]
 80166c2:	e006      	b.n	80166d2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	8b5b      	ldrh	r3, [r3, #26]
 80166c8:	f023 0303 	bic.w	r3, r3, #3
 80166cc:	b29a      	uxth	r2, r3
 80166ce:	687b      	ldr	r3, [r7, #4]
 80166d0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80166d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80166d6:	4618      	mov	r0, r3
 80166d8:	371c      	adds	r7, #28
 80166da:	46bd      	mov	sp, r7
 80166dc:	bd90      	pop	{r4, r7, pc}
 80166de:	bf00      	nop
 80166e0:	0801e0ec 	.word	0x0801e0ec
 80166e4:	0801e8a8 	.word	0x0801e8a8
 80166e8:	0801e140 	.word	0x0801e140

080166ec <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 80166ec:	b590      	push	{r4, r7, lr}
 80166ee:	b087      	sub	sp, #28
 80166f0:	af00      	add	r7, sp, #0
 80166f2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80166f4:	2300      	movs	r3, #0
 80166f6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	d106      	bne.n	801670c <tcp_keepalive+0x20>
 80166fe:	4b18      	ldr	r3, [pc, #96]	; (8016760 <tcp_keepalive+0x74>)
 8016700:	f640 0224 	movw	r2, #2084	; 0x824
 8016704:	4917      	ldr	r1, [pc, #92]	; (8016764 <tcp_keepalive+0x78>)
 8016706:	4818      	ldr	r0, [pc, #96]	; (8016768 <tcp_keepalive+0x7c>)
 8016708:	f003 fbe6 	bl	8019ed8 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801670c:	7dfb      	ldrb	r3, [r7, #23]
 801670e:	b29c      	uxth	r4, r3
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016714:	3b01      	subs	r3, #1
 8016716:	4618      	mov	r0, r3
 8016718:	f7f9 f939 	bl	800f98e <lwip_htonl>
 801671c:	4603      	mov	r3, r0
 801671e:	2200      	movs	r2, #0
 8016720:	4621      	mov	r1, r4
 8016722:	6878      	ldr	r0, [r7, #4]
 8016724:	f7ff fe68 	bl	80163f8 <tcp_output_alloc_header>
 8016728:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801672a:	693b      	ldr	r3, [r7, #16]
 801672c:	2b00      	cmp	r3, #0
 801672e:	d102      	bne.n	8016736 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8016730:	f04f 33ff 	mov.w	r3, #4294967295
 8016734:	e010      	b.n	8016758 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016736:	7dfb      	ldrb	r3, [r7, #23]
 8016738:	2200      	movs	r2, #0
 801673a:	6939      	ldr	r1, [r7, #16]
 801673c:	6878      	ldr	r0, [r7, #4]
 801673e:	f7ff fe99 	bl	8016474 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016742:	687a      	ldr	r2, [r7, #4]
 8016744:	687b      	ldr	r3, [r7, #4]
 8016746:	3304      	adds	r3, #4
 8016748:	6939      	ldr	r1, [r7, #16]
 801674a:	6878      	ldr	r0, [r7, #4]
 801674c:	f7ff fed0 	bl	80164f0 <tcp_output_control_segment>
 8016750:	4603      	mov	r3, r0
 8016752:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016754:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016758:	4618      	mov	r0, r3
 801675a:	371c      	adds	r7, #28
 801675c:	46bd      	mov	sp, r7
 801675e:	bd90      	pop	{r4, r7, pc}
 8016760:	0801e0ec 	.word	0x0801e0ec
 8016764:	0801e8c8 	.word	0x0801e8c8
 8016768:	0801e140 	.word	0x0801e140

0801676c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801676c:	b590      	push	{r4, r7, lr}
 801676e:	b08b      	sub	sp, #44	; 0x2c
 8016770:	af00      	add	r7, sp, #0
 8016772:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016774:	2300      	movs	r3, #0
 8016776:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	2b00      	cmp	r3, #0
 801677e:	d106      	bne.n	801678e <tcp_zero_window_probe+0x22>
 8016780:	4b4c      	ldr	r3, [pc, #304]	; (80168b4 <tcp_zero_window_probe+0x148>)
 8016782:	f640 024f 	movw	r2, #2127	; 0x84f
 8016786:	494c      	ldr	r1, [pc, #304]	; (80168b8 <tcp_zero_window_probe+0x14c>)
 8016788:	484c      	ldr	r0, [pc, #304]	; (80168bc <tcp_zero_window_probe+0x150>)
 801678a:	f003 fba5 	bl	8019ed8 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801678e:	687b      	ldr	r3, [r7, #4]
 8016790:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016792:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8016794:	6a3b      	ldr	r3, [r7, #32]
 8016796:	2b00      	cmp	r3, #0
 8016798:	d101      	bne.n	801679e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801679a:	2300      	movs	r3, #0
 801679c:	e086      	b.n	80168ac <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801679e:	687b      	ldr	r3, [r7, #4]
 80167a0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80167a4:	2bff      	cmp	r3, #255	; 0xff
 80167a6:	d007      	beq.n	80167b8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80167ae:	3301      	adds	r3, #1
 80167b0:	b2da      	uxtb	r2, r3
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80167b8:	6a3b      	ldr	r3, [r7, #32]
 80167ba:	68db      	ldr	r3, [r3, #12]
 80167bc:	899b      	ldrh	r3, [r3, #12]
 80167be:	b29b      	uxth	r3, r3
 80167c0:	4618      	mov	r0, r3
 80167c2:	f7f9 f8cf 	bl	800f964 <lwip_htons>
 80167c6:	4603      	mov	r3, r0
 80167c8:	b2db      	uxtb	r3, r3
 80167ca:	f003 0301 	and.w	r3, r3, #1
 80167ce:	2b00      	cmp	r3, #0
 80167d0:	d005      	beq.n	80167de <tcp_zero_window_probe+0x72>
 80167d2:	6a3b      	ldr	r3, [r7, #32]
 80167d4:	891b      	ldrh	r3, [r3, #8]
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	d101      	bne.n	80167de <tcp_zero_window_probe+0x72>
 80167da:	2301      	movs	r3, #1
 80167dc:	e000      	b.n	80167e0 <tcp_zero_window_probe+0x74>
 80167de:	2300      	movs	r3, #0
 80167e0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80167e2:	7ffb      	ldrb	r3, [r7, #31]
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	bf0c      	ite	eq
 80167e8:	2301      	moveq	r3, #1
 80167ea:	2300      	movne	r3, #0
 80167ec:	b2db      	uxtb	r3, r3
 80167ee:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 80167f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80167f4:	b299      	uxth	r1, r3
 80167f6:	6a3b      	ldr	r3, [r7, #32]
 80167f8:	68db      	ldr	r3, [r3, #12]
 80167fa:	685b      	ldr	r3, [r3, #4]
 80167fc:	8bba      	ldrh	r2, [r7, #28]
 80167fe:	6878      	ldr	r0, [r7, #4]
 8016800:	f7ff fdfa 	bl	80163f8 <tcp_output_alloc_header>
 8016804:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8016806:	69bb      	ldr	r3, [r7, #24]
 8016808:	2b00      	cmp	r3, #0
 801680a:	d102      	bne.n	8016812 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801680c:	f04f 33ff 	mov.w	r3, #4294967295
 8016810:	e04c      	b.n	80168ac <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016812:	69bb      	ldr	r3, [r7, #24]
 8016814:	685b      	ldr	r3, [r3, #4]
 8016816:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016818:	7ffb      	ldrb	r3, [r7, #31]
 801681a:	2b00      	cmp	r3, #0
 801681c:	d011      	beq.n	8016842 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801681e:	697b      	ldr	r3, [r7, #20]
 8016820:	899b      	ldrh	r3, [r3, #12]
 8016822:	b29b      	uxth	r3, r3
 8016824:	b21b      	sxth	r3, r3
 8016826:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801682a:	b21c      	sxth	r4, r3
 801682c:	2011      	movs	r0, #17
 801682e:	f7f9 f899 	bl	800f964 <lwip_htons>
 8016832:	4603      	mov	r3, r0
 8016834:	b21b      	sxth	r3, r3
 8016836:	4323      	orrs	r3, r4
 8016838:	b21b      	sxth	r3, r3
 801683a:	b29a      	uxth	r2, r3
 801683c:	697b      	ldr	r3, [r7, #20]
 801683e:	819a      	strh	r2, [r3, #12]
 8016840:	e010      	b.n	8016864 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016842:	69bb      	ldr	r3, [r7, #24]
 8016844:	685b      	ldr	r3, [r3, #4]
 8016846:	3314      	adds	r3, #20
 8016848:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801684a:	6a3b      	ldr	r3, [r7, #32]
 801684c:	6858      	ldr	r0, [r3, #4]
 801684e:	6a3b      	ldr	r3, [r7, #32]
 8016850:	685b      	ldr	r3, [r3, #4]
 8016852:	891a      	ldrh	r2, [r3, #8]
 8016854:	6a3b      	ldr	r3, [r7, #32]
 8016856:	891b      	ldrh	r3, [r3, #8]
 8016858:	1ad3      	subs	r3, r2, r3
 801685a:	b29b      	uxth	r3, r3
 801685c:	2201      	movs	r2, #1
 801685e:	6939      	ldr	r1, [r7, #16]
 8016860:	f7fa fe4e 	bl	8011500 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016864:	6a3b      	ldr	r3, [r7, #32]
 8016866:	68db      	ldr	r3, [r3, #12]
 8016868:	685b      	ldr	r3, [r3, #4]
 801686a:	4618      	mov	r0, r3
 801686c:	f7f9 f88f 	bl	800f98e <lwip_htonl>
 8016870:	4603      	mov	r3, r0
 8016872:	3301      	adds	r3, #1
 8016874:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016876:	687b      	ldr	r3, [r7, #4]
 8016878:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801687a:	68fb      	ldr	r3, [r7, #12]
 801687c:	1ad3      	subs	r3, r2, r3
 801687e:	2b00      	cmp	r3, #0
 8016880:	da02      	bge.n	8016888 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8016882:	687b      	ldr	r3, [r7, #4]
 8016884:	68fa      	ldr	r2, [r7, #12]
 8016886:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016888:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801688c:	2200      	movs	r2, #0
 801688e:	69b9      	ldr	r1, [r7, #24]
 8016890:	6878      	ldr	r0, [r7, #4]
 8016892:	f7ff fdef 	bl	8016474 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016896:	687a      	ldr	r2, [r7, #4]
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	3304      	adds	r3, #4
 801689c:	69b9      	ldr	r1, [r7, #24]
 801689e:	6878      	ldr	r0, [r7, #4]
 80168a0:	f7ff fe26 	bl	80164f0 <tcp_output_control_segment>
 80168a4:	4603      	mov	r3, r0
 80168a6:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80168a8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80168ac:	4618      	mov	r0, r3
 80168ae:	372c      	adds	r7, #44	; 0x2c
 80168b0:	46bd      	mov	sp, r7
 80168b2:	bd90      	pop	{r4, r7, pc}
 80168b4:	0801e0ec 	.word	0x0801e0ec
 80168b8:	0801e8e4 	.word	0x0801e8e4
 80168bc:	0801e140 	.word	0x0801e140

080168c0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80168c0:	b580      	push	{r7, lr}
 80168c2:	b082      	sub	sp, #8
 80168c4:	af00      	add	r7, sp, #0
 80168c6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80168c8:	f7fa ff08 	bl	80116dc <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80168cc:	4b0a      	ldr	r3, [pc, #40]	; (80168f8 <tcpip_tcp_timer+0x38>)
 80168ce:	681b      	ldr	r3, [r3, #0]
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d103      	bne.n	80168dc <tcpip_tcp_timer+0x1c>
 80168d4:	4b09      	ldr	r3, [pc, #36]	; (80168fc <tcpip_tcp_timer+0x3c>)
 80168d6:	681b      	ldr	r3, [r3, #0]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d005      	beq.n	80168e8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80168dc:	2200      	movs	r2, #0
 80168de:	4908      	ldr	r1, [pc, #32]	; (8016900 <tcpip_tcp_timer+0x40>)
 80168e0:	20fa      	movs	r0, #250	; 0xfa
 80168e2:	f000 f8f3 	bl	8016acc <sys_timeout>
 80168e6:	e003      	b.n	80168f0 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80168e8:	4b06      	ldr	r3, [pc, #24]	; (8016904 <tcpip_tcp_timer+0x44>)
 80168ea:	2200      	movs	r2, #0
 80168ec:	601a      	str	r2, [r3, #0]
  }
}
 80168ee:	bf00      	nop
 80168f0:	bf00      	nop
 80168f2:	3708      	adds	r7, #8
 80168f4:	46bd      	mov	sp, r7
 80168f6:	bd80      	pop	{r7, pc}
 80168f8:	200070c8 	.word	0x200070c8
 80168fc:	200070cc 	.word	0x200070cc
 8016900:	080168c1 	.word	0x080168c1
 8016904:	20007114 	.word	0x20007114

08016908 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016908:	b580      	push	{r7, lr}
 801690a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801690c:	4b0a      	ldr	r3, [pc, #40]	; (8016938 <tcp_timer_needed+0x30>)
 801690e:	681b      	ldr	r3, [r3, #0]
 8016910:	2b00      	cmp	r3, #0
 8016912:	d10f      	bne.n	8016934 <tcp_timer_needed+0x2c>
 8016914:	4b09      	ldr	r3, [pc, #36]	; (801693c <tcp_timer_needed+0x34>)
 8016916:	681b      	ldr	r3, [r3, #0]
 8016918:	2b00      	cmp	r3, #0
 801691a:	d103      	bne.n	8016924 <tcp_timer_needed+0x1c>
 801691c:	4b08      	ldr	r3, [pc, #32]	; (8016940 <tcp_timer_needed+0x38>)
 801691e:	681b      	ldr	r3, [r3, #0]
 8016920:	2b00      	cmp	r3, #0
 8016922:	d007      	beq.n	8016934 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016924:	4b04      	ldr	r3, [pc, #16]	; (8016938 <tcp_timer_needed+0x30>)
 8016926:	2201      	movs	r2, #1
 8016928:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801692a:	2200      	movs	r2, #0
 801692c:	4905      	ldr	r1, [pc, #20]	; (8016944 <tcp_timer_needed+0x3c>)
 801692e:	20fa      	movs	r0, #250	; 0xfa
 8016930:	f000 f8cc 	bl	8016acc <sys_timeout>
  }
}
 8016934:	bf00      	nop
 8016936:	bd80      	pop	{r7, pc}
 8016938:	20007114 	.word	0x20007114
 801693c:	200070c8 	.word	0x200070c8
 8016940:	200070cc 	.word	0x200070cc
 8016944:	080168c1 	.word	0x080168c1

08016948 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016948:	b580      	push	{r7, lr}
 801694a:	b086      	sub	sp, #24
 801694c:	af00      	add	r7, sp, #0
 801694e:	60f8      	str	r0, [r7, #12]
 8016950:	60b9      	str	r1, [r7, #8]
 8016952:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016954:	2006      	movs	r0, #6
 8016956:	f7f9 fd23 	bl	80103a0 <memp_malloc>
 801695a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801695c:	693b      	ldr	r3, [r7, #16]
 801695e:	2b00      	cmp	r3, #0
 8016960:	d109      	bne.n	8016976 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016962:	693b      	ldr	r3, [r7, #16]
 8016964:	2b00      	cmp	r3, #0
 8016966:	d151      	bne.n	8016a0c <sys_timeout_abs+0xc4>
 8016968:	4b2a      	ldr	r3, [pc, #168]	; (8016a14 <sys_timeout_abs+0xcc>)
 801696a:	22be      	movs	r2, #190	; 0xbe
 801696c:	492a      	ldr	r1, [pc, #168]	; (8016a18 <sys_timeout_abs+0xd0>)
 801696e:	482b      	ldr	r0, [pc, #172]	; (8016a1c <sys_timeout_abs+0xd4>)
 8016970:	f003 fab2 	bl	8019ed8 <iprintf>
    return;
 8016974:	e04a      	b.n	8016a0c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8016976:	693b      	ldr	r3, [r7, #16]
 8016978:	2200      	movs	r2, #0
 801697a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801697c:	693b      	ldr	r3, [r7, #16]
 801697e:	68ba      	ldr	r2, [r7, #8]
 8016980:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8016982:	693b      	ldr	r3, [r7, #16]
 8016984:	687a      	ldr	r2, [r7, #4]
 8016986:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8016988:	693b      	ldr	r3, [r7, #16]
 801698a:	68fa      	ldr	r2, [r7, #12]
 801698c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801698e:	4b24      	ldr	r3, [pc, #144]	; (8016a20 <sys_timeout_abs+0xd8>)
 8016990:	681b      	ldr	r3, [r3, #0]
 8016992:	2b00      	cmp	r3, #0
 8016994:	d103      	bne.n	801699e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8016996:	4a22      	ldr	r2, [pc, #136]	; (8016a20 <sys_timeout_abs+0xd8>)
 8016998:	693b      	ldr	r3, [r7, #16]
 801699a:	6013      	str	r3, [r2, #0]
    return;
 801699c:	e037      	b.n	8016a0e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801699e:	693b      	ldr	r3, [r7, #16]
 80169a0:	685a      	ldr	r2, [r3, #4]
 80169a2:	4b1f      	ldr	r3, [pc, #124]	; (8016a20 <sys_timeout_abs+0xd8>)
 80169a4:	681b      	ldr	r3, [r3, #0]
 80169a6:	685b      	ldr	r3, [r3, #4]
 80169a8:	1ad3      	subs	r3, r2, r3
 80169aa:	0fdb      	lsrs	r3, r3, #31
 80169ac:	f003 0301 	and.w	r3, r3, #1
 80169b0:	b2db      	uxtb	r3, r3
 80169b2:	2b00      	cmp	r3, #0
 80169b4:	d007      	beq.n	80169c6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80169b6:	4b1a      	ldr	r3, [pc, #104]	; (8016a20 <sys_timeout_abs+0xd8>)
 80169b8:	681a      	ldr	r2, [r3, #0]
 80169ba:	693b      	ldr	r3, [r7, #16]
 80169bc:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80169be:	4a18      	ldr	r2, [pc, #96]	; (8016a20 <sys_timeout_abs+0xd8>)
 80169c0:	693b      	ldr	r3, [r7, #16]
 80169c2:	6013      	str	r3, [r2, #0]
 80169c4:	e023      	b.n	8016a0e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80169c6:	4b16      	ldr	r3, [pc, #88]	; (8016a20 <sys_timeout_abs+0xd8>)
 80169c8:	681b      	ldr	r3, [r3, #0]
 80169ca:	617b      	str	r3, [r7, #20]
 80169cc:	e01a      	b.n	8016a04 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80169ce:	697b      	ldr	r3, [r7, #20]
 80169d0:	681b      	ldr	r3, [r3, #0]
 80169d2:	2b00      	cmp	r3, #0
 80169d4:	d00b      	beq.n	80169ee <sys_timeout_abs+0xa6>
 80169d6:	693b      	ldr	r3, [r7, #16]
 80169d8:	685a      	ldr	r2, [r3, #4]
 80169da:	697b      	ldr	r3, [r7, #20]
 80169dc:	681b      	ldr	r3, [r3, #0]
 80169de:	685b      	ldr	r3, [r3, #4]
 80169e0:	1ad3      	subs	r3, r2, r3
 80169e2:	0fdb      	lsrs	r3, r3, #31
 80169e4:	f003 0301 	and.w	r3, r3, #1
 80169e8:	b2db      	uxtb	r3, r3
 80169ea:	2b00      	cmp	r3, #0
 80169ec:	d007      	beq.n	80169fe <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80169ee:	697b      	ldr	r3, [r7, #20]
 80169f0:	681a      	ldr	r2, [r3, #0]
 80169f2:	693b      	ldr	r3, [r7, #16]
 80169f4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80169f6:	697b      	ldr	r3, [r7, #20]
 80169f8:	693a      	ldr	r2, [r7, #16]
 80169fa:	601a      	str	r2, [r3, #0]
        break;
 80169fc:	e007      	b.n	8016a0e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80169fe:	697b      	ldr	r3, [r7, #20]
 8016a00:	681b      	ldr	r3, [r3, #0]
 8016a02:	617b      	str	r3, [r7, #20]
 8016a04:	697b      	ldr	r3, [r7, #20]
 8016a06:	2b00      	cmp	r3, #0
 8016a08:	d1e1      	bne.n	80169ce <sys_timeout_abs+0x86>
 8016a0a:	e000      	b.n	8016a0e <sys_timeout_abs+0xc6>
    return;
 8016a0c:	bf00      	nop
      }
    }
  }
}
 8016a0e:	3718      	adds	r7, #24
 8016a10:	46bd      	mov	sp, r7
 8016a12:	bd80      	pop	{r7, pc}
 8016a14:	0801e908 	.word	0x0801e908
 8016a18:	0801e93c 	.word	0x0801e93c
 8016a1c:	0801e97c 	.word	0x0801e97c
 8016a20:	2000710c 	.word	0x2000710c

08016a24 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016a24:	b580      	push	{r7, lr}
 8016a26:	b086      	sub	sp, #24
 8016a28:	af00      	add	r7, sp, #0
 8016a2a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8016a2c:	687b      	ldr	r3, [r7, #4]
 8016a2e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016a30:	697b      	ldr	r3, [r7, #20]
 8016a32:	685b      	ldr	r3, [r3, #4]
 8016a34:	4798      	blx	r3

  now = sys_now();
 8016a36:	f7f8 fdb5 	bl	800f5a4 <sys_now>
 8016a3a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8016a3c:	697b      	ldr	r3, [r7, #20]
 8016a3e:	681a      	ldr	r2, [r3, #0]
 8016a40:	4b0f      	ldr	r3, [pc, #60]	; (8016a80 <lwip_cyclic_timer+0x5c>)
 8016a42:	681b      	ldr	r3, [r3, #0]
 8016a44:	4413      	add	r3, r2
 8016a46:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016a48:	68fa      	ldr	r2, [r7, #12]
 8016a4a:	693b      	ldr	r3, [r7, #16]
 8016a4c:	1ad3      	subs	r3, r2, r3
 8016a4e:	0fdb      	lsrs	r3, r3, #31
 8016a50:	f003 0301 	and.w	r3, r3, #1
 8016a54:	b2db      	uxtb	r3, r3
 8016a56:	2b00      	cmp	r3, #0
 8016a58:	d009      	beq.n	8016a6e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8016a5a:	697b      	ldr	r3, [r7, #20]
 8016a5c:	681a      	ldr	r2, [r3, #0]
 8016a5e:	693b      	ldr	r3, [r7, #16]
 8016a60:	4413      	add	r3, r2
 8016a62:	687a      	ldr	r2, [r7, #4]
 8016a64:	4907      	ldr	r1, [pc, #28]	; (8016a84 <lwip_cyclic_timer+0x60>)
 8016a66:	4618      	mov	r0, r3
 8016a68:	f7ff ff6e 	bl	8016948 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8016a6c:	e004      	b.n	8016a78 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8016a6e:	687a      	ldr	r2, [r7, #4]
 8016a70:	4904      	ldr	r1, [pc, #16]	; (8016a84 <lwip_cyclic_timer+0x60>)
 8016a72:	68f8      	ldr	r0, [r7, #12]
 8016a74:	f7ff ff68 	bl	8016948 <sys_timeout_abs>
}
 8016a78:	bf00      	nop
 8016a7a:	3718      	adds	r7, #24
 8016a7c:	46bd      	mov	sp, r7
 8016a7e:	bd80      	pop	{r7, pc}
 8016a80:	20007110 	.word	0x20007110
 8016a84:	08016a25 	.word	0x08016a25

08016a88 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8016a88:	b580      	push	{r7, lr}
 8016a8a:	b082      	sub	sp, #8
 8016a8c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016a8e:	2301      	movs	r3, #1
 8016a90:	607b      	str	r3, [r7, #4]
 8016a92:	e00e      	b.n	8016ab2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8016a94:	4a0b      	ldr	r2, [pc, #44]	; (8016ac4 <sys_timeouts_init+0x3c>)
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	00db      	lsls	r3, r3, #3
 8016aa0:	4a08      	ldr	r2, [pc, #32]	; (8016ac4 <sys_timeouts_init+0x3c>)
 8016aa2:	4413      	add	r3, r2
 8016aa4:	461a      	mov	r2, r3
 8016aa6:	4908      	ldr	r1, [pc, #32]	; (8016ac8 <sys_timeouts_init+0x40>)
 8016aa8:	f000 f810 	bl	8016acc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016aac:	687b      	ldr	r3, [r7, #4]
 8016aae:	3301      	adds	r3, #1
 8016ab0:	607b      	str	r3, [r7, #4]
 8016ab2:	687b      	ldr	r3, [r7, #4]
 8016ab4:	2b02      	cmp	r3, #2
 8016ab6:	d9ed      	bls.n	8016a94 <sys_timeouts_init+0xc>
  }
}
 8016ab8:	bf00      	nop
 8016aba:	bf00      	nop
 8016abc:	3708      	adds	r7, #8
 8016abe:	46bd      	mov	sp, r7
 8016ac0:	bd80      	pop	{r7, pc}
 8016ac2:	bf00      	nop
 8016ac4:	0801f534 	.word	0x0801f534
 8016ac8:	08016a25 	.word	0x08016a25

08016acc <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8016acc:	b580      	push	{r7, lr}
 8016ace:	b086      	sub	sp, #24
 8016ad0:	af00      	add	r7, sp, #0
 8016ad2:	60f8      	str	r0, [r7, #12]
 8016ad4:	60b9      	str	r1, [r7, #8]
 8016ad6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8016ad8:	68fb      	ldr	r3, [r7, #12]
 8016ada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8016ade:	d306      	bcc.n	8016aee <sys_timeout+0x22>
 8016ae0:	4b0a      	ldr	r3, [pc, #40]	; (8016b0c <sys_timeout+0x40>)
 8016ae2:	f240 1229 	movw	r2, #297	; 0x129
 8016ae6:	490a      	ldr	r1, [pc, #40]	; (8016b10 <sys_timeout+0x44>)
 8016ae8:	480a      	ldr	r0, [pc, #40]	; (8016b14 <sys_timeout+0x48>)
 8016aea:	f003 f9f5 	bl	8019ed8 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8016aee:	f7f8 fd59 	bl	800f5a4 <sys_now>
 8016af2:	4602      	mov	r2, r0
 8016af4:	68fb      	ldr	r3, [r7, #12]
 8016af6:	4413      	add	r3, r2
 8016af8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8016afa:	687a      	ldr	r2, [r7, #4]
 8016afc:	68b9      	ldr	r1, [r7, #8]
 8016afe:	6978      	ldr	r0, [r7, #20]
 8016b00:	f7ff ff22 	bl	8016948 <sys_timeout_abs>
#endif
}
 8016b04:	bf00      	nop
 8016b06:	3718      	adds	r7, #24
 8016b08:	46bd      	mov	sp, r7
 8016b0a:	bd80      	pop	{r7, pc}
 8016b0c:	0801e908 	.word	0x0801e908
 8016b10:	0801e9a4 	.word	0x0801e9a4
 8016b14:	0801e97c 	.word	0x0801e97c

08016b18 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016b18:	b580      	push	{r7, lr}
 8016b1a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016b1c:	f002 fca2 	bl	8019464 <rand>
 8016b20:	4603      	mov	r3, r0
 8016b22:	b29b      	uxth	r3, r3
 8016b24:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016b28:	b29b      	uxth	r3, r3
 8016b2a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8016b2e:	b29a      	uxth	r2, r3
 8016b30:	4b01      	ldr	r3, [pc, #4]	; (8016b38 <udp_init+0x20>)
 8016b32:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016b34:	bf00      	nop
 8016b36:	bd80      	pop	{r7, pc}
 8016b38:	20000060 	.word	0x20000060

08016b3c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8016b3c:	b580      	push	{r7, lr}
 8016b3e:	b084      	sub	sp, #16
 8016b40:	af00      	add	r7, sp, #0
 8016b42:	60f8      	str	r0, [r7, #12]
 8016b44:	60b9      	str	r1, [r7, #8]
 8016b46:	4613      	mov	r3, r2
 8016b48:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8016b4a:	68fb      	ldr	r3, [r7, #12]
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d105      	bne.n	8016b5c <udp_input_local_match+0x20>
 8016b50:	4b27      	ldr	r3, [pc, #156]	; (8016bf0 <udp_input_local_match+0xb4>)
 8016b52:	2287      	movs	r2, #135	; 0x87
 8016b54:	4927      	ldr	r1, [pc, #156]	; (8016bf4 <udp_input_local_match+0xb8>)
 8016b56:	4828      	ldr	r0, [pc, #160]	; (8016bf8 <udp_input_local_match+0xbc>)
 8016b58:	f003 f9be 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8016b5c:	68bb      	ldr	r3, [r7, #8]
 8016b5e:	2b00      	cmp	r3, #0
 8016b60:	d105      	bne.n	8016b6e <udp_input_local_match+0x32>
 8016b62:	4b23      	ldr	r3, [pc, #140]	; (8016bf0 <udp_input_local_match+0xb4>)
 8016b64:	2288      	movs	r2, #136	; 0x88
 8016b66:	4925      	ldr	r1, [pc, #148]	; (8016bfc <udp_input_local_match+0xc0>)
 8016b68:	4823      	ldr	r0, [pc, #140]	; (8016bf8 <udp_input_local_match+0xbc>)
 8016b6a:	f003 f9b5 	bl	8019ed8 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016b6e:	68fb      	ldr	r3, [r7, #12]
 8016b70:	7a1b      	ldrb	r3, [r3, #8]
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d00b      	beq.n	8016b8e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016b76:	68fb      	ldr	r3, [r7, #12]
 8016b78:	7a1a      	ldrb	r2, [r3, #8]
 8016b7a:	4b21      	ldr	r3, [pc, #132]	; (8016c00 <udp_input_local_match+0xc4>)
 8016b7c:	685b      	ldr	r3, [r3, #4]
 8016b7e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016b82:	3301      	adds	r3, #1
 8016b84:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016b86:	429a      	cmp	r2, r3
 8016b88:	d001      	beq.n	8016b8e <udp_input_local_match+0x52>
    return 0;
 8016b8a:	2300      	movs	r3, #0
 8016b8c:	e02b      	b.n	8016be6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8016b8e:	79fb      	ldrb	r3, [r7, #7]
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	d018      	beq.n	8016bc6 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016b94:	68fb      	ldr	r3, [r7, #12]
 8016b96:	2b00      	cmp	r3, #0
 8016b98:	d013      	beq.n	8016bc2 <udp_input_local_match+0x86>
 8016b9a:	68fb      	ldr	r3, [r7, #12]
 8016b9c:	681b      	ldr	r3, [r3, #0]
 8016b9e:	2b00      	cmp	r3, #0
 8016ba0:	d00f      	beq.n	8016bc2 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016ba2:	4b17      	ldr	r3, [pc, #92]	; (8016c00 <udp_input_local_match+0xc4>)
 8016ba4:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016baa:	d00a      	beq.n	8016bc2 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8016bac:	68fb      	ldr	r3, [r7, #12]
 8016bae:	681a      	ldr	r2, [r3, #0]
 8016bb0:	4b13      	ldr	r3, [pc, #76]	; (8016c00 <udp_input_local_match+0xc4>)
 8016bb2:	695b      	ldr	r3, [r3, #20]
 8016bb4:	405a      	eors	r2, r3
 8016bb6:	68bb      	ldr	r3, [r7, #8]
 8016bb8:	3308      	adds	r3, #8
 8016bba:	681b      	ldr	r3, [r3, #0]
 8016bbc:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	d110      	bne.n	8016be4 <udp_input_local_match+0xa8>
          return 1;
 8016bc2:	2301      	movs	r3, #1
 8016bc4:	e00f      	b.n	8016be6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016bc6:	68fb      	ldr	r3, [r7, #12]
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	d009      	beq.n	8016be0 <udp_input_local_match+0xa4>
 8016bcc:	68fb      	ldr	r3, [r7, #12]
 8016bce:	681b      	ldr	r3, [r3, #0]
 8016bd0:	2b00      	cmp	r3, #0
 8016bd2:	d005      	beq.n	8016be0 <udp_input_local_match+0xa4>
 8016bd4:	68fb      	ldr	r3, [r7, #12]
 8016bd6:	681a      	ldr	r2, [r3, #0]
 8016bd8:	4b09      	ldr	r3, [pc, #36]	; (8016c00 <udp_input_local_match+0xc4>)
 8016bda:	695b      	ldr	r3, [r3, #20]
 8016bdc:	429a      	cmp	r2, r3
 8016bde:	d101      	bne.n	8016be4 <udp_input_local_match+0xa8>
        return 1;
 8016be0:	2301      	movs	r3, #1
 8016be2:	e000      	b.n	8016be6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8016be4:	2300      	movs	r3, #0
}
 8016be6:	4618      	mov	r0, r3
 8016be8:	3710      	adds	r7, #16
 8016bea:	46bd      	mov	sp, r7
 8016bec:	bd80      	pop	{r7, pc}
 8016bee:	bf00      	nop
 8016bf0:	0801e9f0 	.word	0x0801e9f0
 8016bf4:	0801ea20 	.word	0x0801ea20
 8016bf8:	0801ea44 	.word	0x0801ea44
 8016bfc:	0801ea6c 	.word	0x0801ea6c
 8016c00:	200007e0 	.word	0x200007e0

08016c04 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8016c04:	b590      	push	{r4, r7, lr}
 8016c06:	b08d      	sub	sp, #52	; 0x34
 8016c08:	af02      	add	r7, sp, #8
 8016c0a:	6078      	str	r0, [r7, #4]
 8016c0c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8016c0e:	2300      	movs	r3, #0
 8016c10:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8016c12:	687b      	ldr	r3, [r7, #4]
 8016c14:	2b00      	cmp	r3, #0
 8016c16:	d105      	bne.n	8016c24 <udp_input+0x20>
 8016c18:	4b7c      	ldr	r3, [pc, #496]	; (8016e0c <udp_input+0x208>)
 8016c1a:	22cf      	movs	r2, #207	; 0xcf
 8016c1c:	497c      	ldr	r1, [pc, #496]	; (8016e10 <udp_input+0x20c>)
 8016c1e:	487d      	ldr	r0, [pc, #500]	; (8016e14 <udp_input+0x210>)
 8016c20:	f003 f95a 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8016c24:	683b      	ldr	r3, [r7, #0]
 8016c26:	2b00      	cmp	r3, #0
 8016c28:	d105      	bne.n	8016c36 <udp_input+0x32>
 8016c2a:	4b78      	ldr	r3, [pc, #480]	; (8016e0c <udp_input+0x208>)
 8016c2c:	22d0      	movs	r2, #208	; 0xd0
 8016c2e:	497a      	ldr	r1, [pc, #488]	; (8016e18 <udp_input+0x214>)
 8016c30:	4878      	ldr	r0, [pc, #480]	; (8016e14 <udp_input+0x210>)
 8016c32:	f003 f951 	bl	8019ed8 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8016c36:	687b      	ldr	r3, [r7, #4]
 8016c38:	895b      	ldrh	r3, [r3, #10]
 8016c3a:	2b07      	cmp	r3, #7
 8016c3c:	d803      	bhi.n	8016c46 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8016c3e:	6878      	ldr	r0, [r7, #4]
 8016c40:	f7fa fa74 	bl	801112c <pbuf_free>
    goto end;
 8016c44:	e0de      	b.n	8016e04 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8016c46:	687b      	ldr	r3, [r7, #4]
 8016c48:	685b      	ldr	r3, [r3, #4]
 8016c4a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016c4c:	4b73      	ldr	r3, [pc, #460]	; (8016e1c <udp_input+0x218>)
 8016c4e:	695b      	ldr	r3, [r3, #20]
 8016c50:	4a72      	ldr	r2, [pc, #456]	; (8016e1c <udp_input+0x218>)
 8016c52:	6812      	ldr	r2, [r2, #0]
 8016c54:	4611      	mov	r1, r2
 8016c56:	4618      	mov	r0, r3
 8016c58:	f001 fcae 	bl	80185b8 <ip4_addr_isbroadcast_u32>
 8016c5c:	4603      	mov	r3, r0
 8016c5e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8016c60:	697b      	ldr	r3, [r7, #20]
 8016c62:	881b      	ldrh	r3, [r3, #0]
 8016c64:	b29b      	uxth	r3, r3
 8016c66:	4618      	mov	r0, r3
 8016c68:	f7f8 fe7c 	bl	800f964 <lwip_htons>
 8016c6c:	4603      	mov	r3, r0
 8016c6e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8016c70:	697b      	ldr	r3, [r7, #20]
 8016c72:	885b      	ldrh	r3, [r3, #2]
 8016c74:	b29b      	uxth	r3, r3
 8016c76:	4618      	mov	r0, r3
 8016c78:	f7f8 fe74 	bl	800f964 <lwip_htons>
 8016c7c:	4603      	mov	r3, r0
 8016c7e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8016c80:	2300      	movs	r3, #0
 8016c82:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8016c84:	2300      	movs	r3, #0
 8016c86:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8016c88:	2300      	movs	r3, #0
 8016c8a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016c8c:	4b64      	ldr	r3, [pc, #400]	; (8016e20 <udp_input+0x21c>)
 8016c8e:	681b      	ldr	r3, [r3, #0]
 8016c90:	627b      	str	r3, [r7, #36]	; 0x24
 8016c92:	e054      	b.n	8016d3e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8016c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c96:	8a5b      	ldrh	r3, [r3, #18]
 8016c98:	89fa      	ldrh	r2, [r7, #14]
 8016c9a:	429a      	cmp	r2, r3
 8016c9c:	d14a      	bne.n	8016d34 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8016c9e:	7cfb      	ldrb	r3, [r7, #19]
 8016ca0:	461a      	mov	r2, r3
 8016ca2:	6839      	ldr	r1, [r7, #0]
 8016ca4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016ca6:	f7ff ff49 	bl	8016b3c <udp_input_local_match>
 8016caa:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8016cac:	2b00      	cmp	r3, #0
 8016cae:	d041      	beq.n	8016d34 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8016cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cb2:	7c1b      	ldrb	r3, [r3, #16]
 8016cb4:	f003 0304 	and.w	r3, r3, #4
 8016cb8:	2b00      	cmp	r3, #0
 8016cba:	d11d      	bne.n	8016cf8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8016cbc:	69fb      	ldr	r3, [r7, #28]
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	d102      	bne.n	8016cc8 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8016cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cc4:	61fb      	str	r3, [r7, #28]
 8016cc6:	e017      	b.n	8016cf8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8016cc8:	7cfb      	ldrb	r3, [r7, #19]
 8016cca:	2b00      	cmp	r3, #0
 8016ccc:	d014      	beq.n	8016cf8 <udp_input+0xf4>
 8016cce:	4b53      	ldr	r3, [pc, #332]	; (8016e1c <udp_input+0x218>)
 8016cd0:	695b      	ldr	r3, [r3, #20]
 8016cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016cd6:	d10f      	bne.n	8016cf8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8016cd8:	69fb      	ldr	r3, [r7, #28]
 8016cda:	681a      	ldr	r2, [r3, #0]
 8016cdc:	683b      	ldr	r3, [r7, #0]
 8016cde:	3304      	adds	r3, #4
 8016ce0:	681b      	ldr	r3, [r3, #0]
 8016ce2:	429a      	cmp	r2, r3
 8016ce4:	d008      	beq.n	8016cf8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8016ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ce8:	681a      	ldr	r2, [r3, #0]
 8016cea:	683b      	ldr	r3, [r7, #0]
 8016cec:	3304      	adds	r3, #4
 8016cee:	681b      	ldr	r3, [r3, #0]
 8016cf0:	429a      	cmp	r2, r3
 8016cf2:	d101      	bne.n	8016cf8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8016cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cf6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8016cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cfa:	8a9b      	ldrh	r3, [r3, #20]
 8016cfc:	8a3a      	ldrh	r2, [r7, #16]
 8016cfe:	429a      	cmp	r2, r3
 8016d00:	d118      	bne.n	8016d34 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d04:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	d005      	beq.n	8016d16 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8016d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d0c:	685a      	ldr	r2, [r3, #4]
 8016d0e:	4b43      	ldr	r3, [pc, #268]	; (8016e1c <udp_input+0x218>)
 8016d10:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016d12:	429a      	cmp	r2, r3
 8016d14:	d10e      	bne.n	8016d34 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8016d16:	6a3b      	ldr	r3, [r7, #32]
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d014      	beq.n	8016d46 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8016d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d1e:	68da      	ldr	r2, [r3, #12]
 8016d20:	6a3b      	ldr	r3, [r7, #32]
 8016d22:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8016d24:	4b3e      	ldr	r3, [pc, #248]	; (8016e20 <udp_input+0x21c>)
 8016d26:	681a      	ldr	r2, [r3, #0]
 8016d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d2a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8016d2c:	4a3c      	ldr	r2, [pc, #240]	; (8016e20 <udp_input+0x21c>)
 8016d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d30:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8016d32:	e008      	b.n	8016d46 <udp_input+0x142>
      }
    }

    prev = pcb;
 8016d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d36:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d3a:	68db      	ldr	r3, [r3, #12]
 8016d3c:	627b      	str	r3, [r7, #36]	; 0x24
 8016d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	d1a7      	bne.n	8016c94 <udp_input+0x90>
 8016d44:	e000      	b.n	8016d48 <udp_input+0x144>
        break;
 8016d46:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8016d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	d101      	bne.n	8016d52 <udp_input+0x14e>
    pcb = uncon_pcb;
 8016d4e:	69fb      	ldr	r3, [r7, #28]
 8016d50:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8016d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d54:	2b00      	cmp	r3, #0
 8016d56:	d002      	beq.n	8016d5e <udp_input+0x15a>
    for_us = 1;
 8016d58:	2301      	movs	r3, #1
 8016d5a:	76fb      	strb	r3, [r7, #27]
 8016d5c:	e00a      	b.n	8016d74 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8016d5e:	683b      	ldr	r3, [r7, #0]
 8016d60:	3304      	adds	r3, #4
 8016d62:	681a      	ldr	r2, [r3, #0]
 8016d64:	4b2d      	ldr	r3, [pc, #180]	; (8016e1c <udp_input+0x218>)
 8016d66:	695b      	ldr	r3, [r3, #20]
 8016d68:	429a      	cmp	r2, r3
 8016d6a:	bf0c      	ite	eq
 8016d6c:	2301      	moveq	r3, #1
 8016d6e:	2300      	movne	r3, #0
 8016d70:	b2db      	uxtb	r3, r3
 8016d72:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8016d74:	7efb      	ldrb	r3, [r7, #27]
 8016d76:	2b00      	cmp	r3, #0
 8016d78:	d041      	beq.n	8016dfe <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8016d7a:	2108      	movs	r1, #8
 8016d7c:	6878      	ldr	r0, [r7, #4]
 8016d7e:	f7fa f94f 	bl	8011020 <pbuf_remove_header>
 8016d82:	4603      	mov	r3, r0
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d00a      	beq.n	8016d9e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8016d88:	4b20      	ldr	r3, [pc, #128]	; (8016e0c <udp_input+0x208>)
 8016d8a:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8016d8e:	4925      	ldr	r1, [pc, #148]	; (8016e24 <udp_input+0x220>)
 8016d90:	4820      	ldr	r0, [pc, #128]	; (8016e14 <udp_input+0x210>)
 8016d92:	f003 f8a1 	bl	8019ed8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8016d96:	6878      	ldr	r0, [r7, #4]
 8016d98:	f7fa f9c8 	bl	801112c <pbuf_free>
      goto end;
 8016d9c:	e032      	b.n	8016e04 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8016d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016da0:	2b00      	cmp	r3, #0
 8016da2:	d012      	beq.n	8016dca <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8016da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016da6:	699b      	ldr	r3, [r3, #24]
 8016da8:	2b00      	cmp	r3, #0
 8016daa:	d00a      	beq.n	8016dc2 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8016dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016dae:	699c      	ldr	r4, [r3, #24]
 8016db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016db2:	69d8      	ldr	r0, [r3, #28]
 8016db4:	8a3b      	ldrh	r3, [r7, #16]
 8016db6:	9300      	str	r3, [sp, #0]
 8016db8:	4b1b      	ldr	r3, [pc, #108]	; (8016e28 <udp_input+0x224>)
 8016dba:	687a      	ldr	r2, [r7, #4]
 8016dbc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016dbe:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8016dc0:	e021      	b.n	8016e06 <udp_input+0x202>
        pbuf_free(p);
 8016dc2:	6878      	ldr	r0, [r7, #4]
 8016dc4:	f7fa f9b2 	bl	801112c <pbuf_free>
        goto end;
 8016dc8:	e01c      	b.n	8016e04 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8016dca:	7cfb      	ldrb	r3, [r7, #19]
 8016dcc:	2b00      	cmp	r3, #0
 8016dce:	d112      	bne.n	8016df6 <udp_input+0x1f2>
 8016dd0:	4b12      	ldr	r3, [pc, #72]	; (8016e1c <udp_input+0x218>)
 8016dd2:	695b      	ldr	r3, [r3, #20]
 8016dd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016dd8:	2be0      	cmp	r3, #224	; 0xe0
 8016dda:	d00c      	beq.n	8016df6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8016ddc:	4b0f      	ldr	r3, [pc, #60]	; (8016e1c <udp_input+0x218>)
 8016dde:	899b      	ldrh	r3, [r3, #12]
 8016de0:	3308      	adds	r3, #8
 8016de2:	b29b      	uxth	r3, r3
 8016de4:	b21b      	sxth	r3, r3
 8016de6:	4619      	mov	r1, r3
 8016de8:	6878      	ldr	r0, [r7, #4]
 8016dea:	f7fa f98c 	bl	8011106 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8016dee:	2103      	movs	r1, #3
 8016df0:	6878      	ldr	r0, [r7, #4]
 8016df2:	f001 f8b7 	bl	8017f64 <icmp_dest_unreach>
      pbuf_free(p);
 8016df6:	6878      	ldr	r0, [r7, #4]
 8016df8:	f7fa f998 	bl	801112c <pbuf_free>
  return;
 8016dfc:	e003      	b.n	8016e06 <udp_input+0x202>
    pbuf_free(p);
 8016dfe:	6878      	ldr	r0, [r7, #4]
 8016e00:	f7fa f994 	bl	801112c <pbuf_free>
  return;
 8016e04:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8016e06:	372c      	adds	r7, #44	; 0x2c
 8016e08:	46bd      	mov	sp, r7
 8016e0a:	bd90      	pop	{r4, r7, pc}
 8016e0c:	0801e9f0 	.word	0x0801e9f0
 8016e10:	0801ea94 	.word	0x0801ea94
 8016e14:	0801ea44 	.word	0x0801ea44
 8016e18:	0801eaac 	.word	0x0801eaac
 8016e1c:	200007e0 	.word	0x200007e0
 8016e20:	20007118 	.word	0x20007118
 8016e24:	0801eac8 	.word	0x0801eac8
 8016e28:	200007f0 	.word	0x200007f0

08016e2c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8016e2c:	b480      	push	{r7}
 8016e2e:	b085      	sub	sp, #20
 8016e30:	af00      	add	r7, sp, #0
 8016e32:	6078      	str	r0, [r7, #4]
 8016e34:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8016e36:	687b      	ldr	r3, [r7, #4]
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	d01e      	beq.n	8016e7a <udp_netif_ip_addr_changed+0x4e>
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	681b      	ldr	r3, [r3, #0]
 8016e40:	2b00      	cmp	r3, #0
 8016e42:	d01a      	beq.n	8016e7a <udp_netif_ip_addr_changed+0x4e>
 8016e44:	683b      	ldr	r3, [r7, #0]
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d017      	beq.n	8016e7a <udp_netif_ip_addr_changed+0x4e>
 8016e4a:	683b      	ldr	r3, [r7, #0]
 8016e4c:	681b      	ldr	r3, [r3, #0]
 8016e4e:	2b00      	cmp	r3, #0
 8016e50:	d013      	beq.n	8016e7a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8016e52:	4b0d      	ldr	r3, [pc, #52]	; (8016e88 <udp_netif_ip_addr_changed+0x5c>)
 8016e54:	681b      	ldr	r3, [r3, #0]
 8016e56:	60fb      	str	r3, [r7, #12]
 8016e58:	e00c      	b.n	8016e74 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8016e5a:	68fb      	ldr	r3, [r7, #12]
 8016e5c:	681a      	ldr	r2, [r3, #0]
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	681b      	ldr	r3, [r3, #0]
 8016e62:	429a      	cmp	r2, r3
 8016e64:	d103      	bne.n	8016e6e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8016e66:	683b      	ldr	r3, [r7, #0]
 8016e68:	681a      	ldr	r2, [r3, #0]
 8016e6a:	68fb      	ldr	r3, [r7, #12]
 8016e6c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8016e6e:	68fb      	ldr	r3, [r7, #12]
 8016e70:	68db      	ldr	r3, [r3, #12]
 8016e72:	60fb      	str	r3, [r7, #12]
 8016e74:	68fb      	ldr	r3, [r7, #12]
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	d1ef      	bne.n	8016e5a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8016e7a:	bf00      	nop
 8016e7c:	3714      	adds	r7, #20
 8016e7e:	46bd      	mov	sp, r7
 8016e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e84:	4770      	bx	lr
 8016e86:	bf00      	nop
 8016e88:	20007118 	.word	0x20007118

08016e8c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8016e8c:	b580      	push	{r7, lr}
 8016e8e:	b082      	sub	sp, #8
 8016e90:	af00      	add	r7, sp, #0
 8016e92:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8016e94:	4915      	ldr	r1, [pc, #84]	; (8016eec <etharp_free_entry+0x60>)
 8016e96:	687a      	ldr	r2, [r7, #4]
 8016e98:	4613      	mov	r3, r2
 8016e9a:	005b      	lsls	r3, r3, #1
 8016e9c:	4413      	add	r3, r2
 8016e9e:	00db      	lsls	r3, r3, #3
 8016ea0:	440b      	add	r3, r1
 8016ea2:	681b      	ldr	r3, [r3, #0]
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	d013      	beq.n	8016ed0 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8016ea8:	4910      	ldr	r1, [pc, #64]	; (8016eec <etharp_free_entry+0x60>)
 8016eaa:	687a      	ldr	r2, [r7, #4]
 8016eac:	4613      	mov	r3, r2
 8016eae:	005b      	lsls	r3, r3, #1
 8016eb0:	4413      	add	r3, r2
 8016eb2:	00db      	lsls	r3, r3, #3
 8016eb4:	440b      	add	r3, r1
 8016eb6:	681b      	ldr	r3, [r3, #0]
 8016eb8:	4618      	mov	r0, r3
 8016eba:	f7fa f937 	bl	801112c <pbuf_free>
    arp_table[i].q = NULL;
 8016ebe:	490b      	ldr	r1, [pc, #44]	; (8016eec <etharp_free_entry+0x60>)
 8016ec0:	687a      	ldr	r2, [r7, #4]
 8016ec2:	4613      	mov	r3, r2
 8016ec4:	005b      	lsls	r3, r3, #1
 8016ec6:	4413      	add	r3, r2
 8016ec8:	00db      	lsls	r3, r3, #3
 8016eca:	440b      	add	r3, r1
 8016ecc:	2200      	movs	r2, #0
 8016ece:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8016ed0:	4906      	ldr	r1, [pc, #24]	; (8016eec <etharp_free_entry+0x60>)
 8016ed2:	687a      	ldr	r2, [r7, #4]
 8016ed4:	4613      	mov	r3, r2
 8016ed6:	005b      	lsls	r3, r3, #1
 8016ed8:	4413      	add	r3, r2
 8016eda:	00db      	lsls	r3, r3, #3
 8016edc:	440b      	add	r3, r1
 8016ede:	3314      	adds	r3, #20
 8016ee0:	2200      	movs	r2, #0
 8016ee2:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8016ee4:	bf00      	nop
 8016ee6:	3708      	adds	r7, #8
 8016ee8:	46bd      	mov	sp, r7
 8016eea:	bd80      	pop	{r7, pc}
 8016eec:	2000711c 	.word	0x2000711c

08016ef0 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8016ef0:	b580      	push	{r7, lr}
 8016ef2:	b082      	sub	sp, #8
 8016ef4:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016ef6:	2300      	movs	r3, #0
 8016ef8:	607b      	str	r3, [r7, #4]
 8016efa:	e096      	b.n	801702a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8016efc:	494f      	ldr	r1, [pc, #316]	; (801703c <etharp_tmr+0x14c>)
 8016efe:	687a      	ldr	r2, [r7, #4]
 8016f00:	4613      	mov	r3, r2
 8016f02:	005b      	lsls	r3, r3, #1
 8016f04:	4413      	add	r3, r2
 8016f06:	00db      	lsls	r3, r3, #3
 8016f08:	440b      	add	r3, r1
 8016f0a:	3314      	adds	r3, #20
 8016f0c:	781b      	ldrb	r3, [r3, #0]
 8016f0e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8016f10:	78fb      	ldrb	r3, [r7, #3]
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	f000 8086 	beq.w	8017024 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8016f18:	4948      	ldr	r1, [pc, #288]	; (801703c <etharp_tmr+0x14c>)
 8016f1a:	687a      	ldr	r2, [r7, #4]
 8016f1c:	4613      	mov	r3, r2
 8016f1e:	005b      	lsls	r3, r3, #1
 8016f20:	4413      	add	r3, r2
 8016f22:	00db      	lsls	r3, r3, #3
 8016f24:	440b      	add	r3, r1
 8016f26:	3312      	adds	r3, #18
 8016f28:	881b      	ldrh	r3, [r3, #0]
 8016f2a:	3301      	adds	r3, #1
 8016f2c:	b298      	uxth	r0, r3
 8016f2e:	4943      	ldr	r1, [pc, #268]	; (801703c <etharp_tmr+0x14c>)
 8016f30:	687a      	ldr	r2, [r7, #4]
 8016f32:	4613      	mov	r3, r2
 8016f34:	005b      	lsls	r3, r3, #1
 8016f36:	4413      	add	r3, r2
 8016f38:	00db      	lsls	r3, r3, #3
 8016f3a:	440b      	add	r3, r1
 8016f3c:	3312      	adds	r3, #18
 8016f3e:	4602      	mov	r2, r0
 8016f40:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8016f42:	493e      	ldr	r1, [pc, #248]	; (801703c <etharp_tmr+0x14c>)
 8016f44:	687a      	ldr	r2, [r7, #4]
 8016f46:	4613      	mov	r3, r2
 8016f48:	005b      	lsls	r3, r3, #1
 8016f4a:	4413      	add	r3, r2
 8016f4c:	00db      	lsls	r3, r3, #3
 8016f4e:	440b      	add	r3, r1
 8016f50:	3312      	adds	r3, #18
 8016f52:	881b      	ldrh	r3, [r3, #0]
 8016f54:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8016f58:	d215      	bcs.n	8016f86 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8016f5a:	4938      	ldr	r1, [pc, #224]	; (801703c <etharp_tmr+0x14c>)
 8016f5c:	687a      	ldr	r2, [r7, #4]
 8016f5e:	4613      	mov	r3, r2
 8016f60:	005b      	lsls	r3, r3, #1
 8016f62:	4413      	add	r3, r2
 8016f64:	00db      	lsls	r3, r3, #3
 8016f66:	440b      	add	r3, r1
 8016f68:	3314      	adds	r3, #20
 8016f6a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8016f6c:	2b01      	cmp	r3, #1
 8016f6e:	d10e      	bne.n	8016f8e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8016f70:	4932      	ldr	r1, [pc, #200]	; (801703c <etharp_tmr+0x14c>)
 8016f72:	687a      	ldr	r2, [r7, #4]
 8016f74:	4613      	mov	r3, r2
 8016f76:	005b      	lsls	r3, r3, #1
 8016f78:	4413      	add	r3, r2
 8016f7a:	00db      	lsls	r3, r3, #3
 8016f7c:	440b      	add	r3, r1
 8016f7e:	3312      	adds	r3, #18
 8016f80:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8016f82:	2b04      	cmp	r3, #4
 8016f84:	d903      	bls.n	8016f8e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8016f86:	6878      	ldr	r0, [r7, #4]
 8016f88:	f7ff ff80 	bl	8016e8c <etharp_free_entry>
 8016f8c:	e04a      	b.n	8017024 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8016f8e:	492b      	ldr	r1, [pc, #172]	; (801703c <etharp_tmr+0x14c>)
 8016f90:	687a      	ldr	r2, [r7, #4]
 8016f92:	4613      	mov	r3, r2
 8016f94:	005b      	lsls	r3, r3, #1
 8016f96:	4413      	add	r3, r2
 8016f98:	00db      	lsls	r3, r3, #3
 8016f9a:	440b      	add	r3, r1
 8016f9c:	3314      	adds	r3, #20
 8016f9e:	781b      	ldrb	r3, [r3, #0]
 8016fa0:	2b03      	cmp	r3, #3
 8016fa2:	d10a      	bne.n	8016fba <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8016fa4:	4925      	ldr	r1, [pc, #148]	; (801703c <etharp_tmr+0x14c>)
 8016fa6:	687a      	ldr	r2, [r7, #4]
 8016fa8:	4613      	mov	r3, r2
 8016faa:	005b      	lsls	r3, r3, #1
 8016fac:	4413      	add	r3, r2
 8016fae:	00db      	lsls	r3, r3, #3
 8016fb0:	440b      	add	r3, r1
 8016fb2:	3314      	adds	r3, #20
 8016fb4:	2204      	movs	r2, #4
 8016fb6:	701a      	strb	r2, [r3, #0]
 8016fb8:	e034      	b.n	8017024 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8016fba:	4920      	ldr	r1, [pc, #128]	; (801703c <etharp_tmr+0x14c>)
 8016fbc:	687a      	ldr	r2, [r7, #4]
 8016fbe:	4613      	mov	r3, r2
 8016fc0:	005b      	lsls	r3, r3, #1
 8016fc2:	4413      	add	r3, r2
 8016fc4:	00db      	lsls	r3, r3, #3
 8016fc6:	440b      	add	r3, r1
 8016fc8:	3314      	adds	r3, #20
 8016fca:	781b      	ldrb	r3, [r3, #0]
 8016fcc:	2b04      	cmp	r3, #4
 8016fce:	d10a      	bne.n	8016fe6 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8016fd0:	491a      	ldr	r1, [pc, #104]	; (801703c <etharp_tmr+0x14c>)
 8016fd2:	687a      	ldr	r2, [r7, #4]
 8016fd4:	4613      	mov	r3, r2
 8016fd6:	005b      	lsls	r3, r3, #1
 8016fd8:	4413      	add	r3, r2
 8016fda:	00db      	lsls	r3, r3, #3
 8016fdc:	440b      	add	r3, r1
 8016fde:	3314      	adds	r3, #20
 8016fe0:	2202      	movs	r2, #2
 8016fe2:	701a      	strb	r2, [r3, #0]
 8016fe4:	e01e      	b.n	8017024 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8016fe6:	4915      	ldr	r1, [pc, #84]	; (801703c <etharp_tmr+0x14c>)
 8016fe8:	687a      	ldr	r2, [r7, #4]
 8016fea:	4613      	mov	r3, r2
 8016fec:	005b      	lsls	r3, r3, #1
 8016fee:	4413      	add	r3, r2
 8016ff0:	00db      	lsls	r3, r3, #3
 8016ff2:	440b      	add	r3, r1
 8016ff4:	3314      	adds	r3, #20
 8016ff6:	781b      	ldrb	r3, [r3, #0]
 8016ff8:	2b01      	cmp	r3, #1
 8016ffa:	d113      	bne.n	8017024 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8016ffc:	490f      	ldr	r1, [pc, #60]	; (801703c <etharp_tmr+0x14c>)
 8016ffe:	687a      	ldr	r2, [r7, #4]
 8017000:	4613      	mov	r3, r2
 8017002:	005b      	lsls	r3, r3, #1
 8017004:	4413      	add	r3, r2
 8017006:	00db      	lsls	r3, r3, #3
 8017008:	440b      	add	r3, r1
 801700a:	3308      	adds	r3, #8
 801700c:	6818      	ldr	r0, [r3, #0]
 801700e:	687a      	ldr	r2, [r7, #4]
 8017010:	4613      	mov	r3, r2
 8017012:	005b      	lsls	r3, r3, #1
 8017014:	4413      	add	r3, r2
 8017016:	00db      	lsls	r3, r3, #3
 8017018:	4a08      	ldr	r2, [pc, #32]	; (801703c <etharp_tmr+0x14c>)
 801701a:	4413      	add	r3, r2
 801701c:	3304      	adds	r3, #4
 801701e:	4619      	mov	r1, r3
 8017020:	f000 fe6e 	bl	8017d00 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	3301      	adds	r3, #1
 8017028:	607b      	str	r3, [r7, #4]
 801702a:	687b      	ldr	r3, [r7, #4]
 801702c:	2b09      	cmp	r3, #9
 801702e:	f77f af65 	ble.w	8016efc <etharp_tmr+0xc>
      }
    }
  }
}
 8017032:	bf00      	nop
 8017034:	bf00      	nop
 8017036:	3708      	adds	r7, #8
 8017038:	46bd      	mov	sp, r7
 801703a:	bd80      	pop	{r7, pc}
 801703c:	2000711c 	.word	0x2000711c

08017040 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8017040:	b580      	push	{r7, lr}
 8017042:	b08a      	sub	sp, #40	; 0x28
 8017044:	af00      	add	r7, sp, #0
 8017046:	60f8      	str	r0, [r7, #12]
 8017048:	460b      	mov	r3, r1
 801704a:	607a      	str	r2, [r7, #4]
 801704c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801704e:	230a      	movs	r3, #10
 8017050:	84fb      	strh	r3, [r7, #38]	; 0x26
 8017052:	230a      	movs	r3, #10
 8017054:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8017056:	230a      	movs	r3, #10
 8017058:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801705a:	2300      	movs	r3, #0
 801705c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801705e:	230a      	movs	r3, #10
 8017060:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8017062:	2300      	movs	r3, #0
 8017064:	83bb      	strh	r3, [r7, #28]
 8017066:	2300      	movs	r3, #0
 8017068:	837b      	strh	r3, [r7, #26]
 801706a:	2300      	movs	r3, #0
 801706c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801706e:	2300      	movs	r3, #0
 8017070:	843b      	strh	r3, [r7, #32]
 8017072:	e0ae      	b.n	80171d2 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8017074:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017078:	49a6      	ldr	r1, [pc, #664]	; (8017314 <etharp_find_entry+0x2d4>)
 801707a:	4613      	mov	r3, r2
 801707c:	005b      	lsls	r3, r3, #1
 801707e:	4413      	add	r3, r2
 8017080:	00db      	lsls	r3, r3, #3
 8017082:	440b      	add	r3, r1
 8017084:	3314      	adds	r3, #20
 8017086:	781b      	ldrb	r3, [r3, #0]
 8017088:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801708a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801708e:	2b0a      	cmp	r3, #10
 8017090:	d105      	bne.n	801709e <etharp_find_entry+0x5e>
 8017092:	7dfb      	ldrb	r3, [r7, #23]
 8017094:	2b00      	cmp	r3, #0
 8017096:	d102      	bne.n	801709e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8017098:	8c3b      	ldrh	r3, [r7, #32]
 801709a:	847b      	strh	r3, [r7, #34]	; 0x22
 801709c:	e095      	b.n	80171ca <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801709e:	7dfb      	ldrb	r3, [r7, #23]
 80170a0:	2b00      	cmp	r3, #0
 80170a2:	f000 8092 	beq.w	80171ca <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80170a6:	7dfb      	ldrb	r3, [r7, #23]
 80170a8:	2b01      	cmp	r3, #1
 80170aa:	d009      	beq.n	80170c0 <etharp_find_entry+0x80>
 80170ac:	7dfb      	ldrb	r3, [r7, #23]
 80170ae:	2b01      	cmp	r3, #1
 80170b0:	d806      	bhi.n	80170c0 <etharp_find_entry+0x80>
 80170b2:	4b99      	ldr	r3, [pc, #612]	; (8017318 <etharp_find_entry+0x2d8>)
 80170b4:	f240 1223 	movw	r2, #291	; 0x123
 80170b8:	4998      	ldr	r1, [pc, #608]	; (801731c <etharp_find_entry+0x2dc>)
 80170ba:	4899      	ldr	r0, [pc, #612]	; (8017320 <etharp_find_entry+0x2e0>)
 80170bc:	f002 ff0c 	bl	8019ed8 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80170c0:	68fb      	ldr	r3, [r7, #12]
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d020      	beq.n	8017108 <etharp_find_entry+0xc8>
 80170c6:	68fb      	ldr	r3, [r7, #12]
 80170c8:	6819      	ldr	r1, [r3, #0]
 80170ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80170ce:	4891      	ldr	r0, [pc, #580]	; (8017314 <etharp_find_entry+0x2d4>)
 80170d0:	4613      	mov	r3, r2
 80170d2:	005b      	lsls	r3, r3, #1
 80170d4:	4413      	add	r3, r2
 80170d6:	00db      	lsls	r3, r3, #3
 80170d8:	4403      	add	r3, r0
 80170da:	3304      	adds	r3, #4
 80170dc:	681b      	ldr	r3, [r3, #0]
 80170de:	4299      	cmp	r1, r3
 80170e0:	d112      	bne.n	8017108 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80170e2:	687b      	ldr	r3, [r7, #4]
 80170e4:	2b00      	cmp	r3, #0
 80170e6:	d00c      	beq.n	8017102 <etharp_find_entry+0xc2>
 80170e8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80170ec:	4989      	ldr	r1, [pc, #548]	; (8017314 <etharp_find_entry+0x2d4>)
 80170ee:	4613      	mov	r3, r2
 80170f0:	005b      	lsls	r3, r3, #1
 80170f2:	4413      	add	r3, r2
 80170f4:	00db      	lsls	r3, r3, #3
 80170f6:	440b      	add	r3, r1
 80170f8:	3308      	adds	r3, #8
 80170fa:	681b      	ldr	r3, [r3, #0]
 80170fc:	687a      	ldr	r2, [r7, #4]
 80170fe:	429a      	cmp	r2, r3
 8017100:	d102      	bne.n	8017108 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8017102:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017106:	e100      	b.n	801730a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8017108:	7dfb      	ldrb	r3, [r7, #23]
 801710a:	2b01      	cmp	r3, #1
 801710c:	d140      	bne.n	8017190 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801710e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017112:	4980      	ldr	r1, [pc, #512]	; (8017314 <etharp_find_entry+0x2d4>)
 8017114:	4613      	mov	r3, r2
 8017116:	005b      	lsls	r3, r3, #1
 8017118:	4413      	add	r3, r2
 801711a:	00db      	lsls	r3, r3, #3
 801711c:	440b      	add	r3, r1
 801711e:	681b      	ldr	r3, [r3, #0]
 8017120:	2b00      	cmp	r3, #0
 8017122:	d01a      	beq.n	801715a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8017124:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017128:	497a      	ldr	r1, [pc, #488]	; (8017314 <etharp_find_entry+0x2d4>)
 801712a:	4613      	mov	r3, r2
 801712c:	005b      	lsls	r3, r3, #1
 801712e:	4413      	add	r3, r2
 8017130:	00db      	lsls	r3, r3, #3
 8017132:	440b      	add	r3, r1
 8017134:	3312      	adds	r3, #18
 8017136:	881b      	ldrh	r3, [r3, #0]
 8017138:	8bba      	ldrh	r2, [r7, #28]
 801713a:	429a      	cmp	r2, r3
 801713c:	d845      	bhi.n	80171ca <etharp_find_entry+0x18a>
            old_queue = i;
 801713e:	8c3b      	ldrh	r3, [r7, #32]
 8017140:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8017142:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017146:	4973      	ldr	r1, [pc, #460]	; (8017314 <etharp_find_entry+0x2d4>)
 8017148:	4613      	mov	r3, r2
 801714a:	005b      	lsls	r3, r3, #1
 801714c:	4413      	add	r3, r2
 801714e:	00db      	lsls	r3, r3, #3
 8017150:	440b      	add	r3, r1
 8017152:	3312      	adds	r3, #18
 8017154:	881b      	ldrh	r3, [r3, #0]
 8017156:	83bb      	strh	r3, [r7, #28]
 8017158:	e037      	b.n	80171ca <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801715a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801715e:	496d      	ldr	r1, [pc, #436]	; (8017314 <etharp_find_entry+0x2d4>)
 8017160:	4613      	mov	r3, r2
 8017162:	005b      	lsls	r3, r3, #1
 8017164:	4413      	add	r3, r2
 8017166:	00db      	lsls	r3, r3, #3
 8017168:	440b      	add	r3, r1
 801716a:	3312      	adds	r3, #18
 801716c:	881b      	ldrh	r3, [r3, #0]
 801716e:	8b7a      	ldrh	r2, [r7, #26]
 8017170:	429a      	cmp	r2, r3
 8017172:	d82a      	bhi.n	80171ca <etharp_find_entry+0x18a>
            old_pending = i;
 8017174:	8c3b      	ldrh	r3, [r7, #32]
 8017176:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8017178:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801717c:	4965      	ldr	r1, [pc, #404]	; (8017314 <etharp_find_entry+0x2d4>)
 801717e:	4613      	mov	r3, r2
 8017180:	005b      	lsls	r3, r3, #1
 8017182:	4413      	add	r3, r2
 8017184:	00db      	lsls	r3, r3, #3
 8017186:	440b      	add	r3, r1
 8017188:	3312      	adds	r3, #18
 801718a:	881b      	ldrh	r3, [r3, #0]
 801718c:	837b      	strh	r3, [r7, #26]
 801718e:	e01c      	b.n	80171ca <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8017190:	7dfb      	ldrb	r3, [r7, #23]
 8017192:	2b01      	cmp	r3, #1
 8017194:	d919      	bls.n	80171ca <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8017196:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801719a:	495e      	ldr	r1, [pc, #376]	; (8017314 <etharp_find_entry+0x2d4>)
 801719c:	4613      	mov	r3, r2
 801719e:	005b      	lsls	r3, r3, #1
 80171a0:	4413      	add	r3, r2
 80171a2:	00db      	lsls	r3, r3, #3
 80171a4:	440b      	add	r3, r1
 80171a6:	3312      	adds	r3, #18
 80171a8:	881b      	ldrh	r3, [r3, #0]
 80171aa:	8b3a      	ldrh	r2, [r7, #24]
 80171ac:	429a      	cmp	r2, r3
 80171ae:	d80c      	bhi.n	80171ca <etharp_find_entry+0x18a>
            old_stable = i;
 80171b0:	8c3b      	ldrh	r3, [r7, #32]
 80171b2:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 80171b4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80171b8:	4956      	ldr	r1, [pc, #344]	; (8017314 <etharp_find_entry+0x2d4>)
 80171ba:	4613      	mov	r3, r2
 80171bc:	005b      	lsls	r3, r3, #1
 80171be:	4413      	add	r3, r2
 80171c0:	00db      	lsls	r3, r3, #3
 80171c2:	440b      	add	r3, r1
 80171c4:	3312      	adds	r3, #18
 80171c6:	881b      	ldrh	r3, [r3, #0]
 80171c8:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80171ca:	8c3b      	ldrh	r3, [r7, #32]
 80171cc:	3301      	adds	r3, #1
 80171ce:	b29b      	uxth	r3, r3
 80171d0:	843b      	strh	r3, [r7, #32]
 80171d2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80171d6:	2b09      	cmp	r3, #9
 80171d8:	f77f af4c 	ble.w	8017074 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80171dc:	7afb      	ldrb	r3, [r7, #11]
 80171de:	f003 0302 	and.w	r3, r3, #2
 80171e2:	2b00      	cmp	r3, #0
 80171e4:	d108      	bne.n	80171f8 <etharp_find_entry+0x1b8>
 80171e6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80171ea:	2b0a      	cmp	r3, #10
 80171ec:	d107      	bne.n	80171fe <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80171ee:	7afb      	ldrb	r3, [r7, #11]
 80171f0:	f003 0301 	and.w	r3, r3, #1
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	d102      	bne.n	80171fe <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80171f8:	f04f 33ff 	mov.w	r3, #4294967295
 80171fc:	e085      	b.n	801730a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80171fe:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8017202:	2b09      	cmp	r3, #9
 8017204:	dc02      	bgt.n	801720c <etharp_find_entry+0x1cc>
    i = empty;
 8017206:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017208:	843b      	strh	r3, [r7, #32]
 801720a:	e039      	b.n	8017280 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801720c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8017210:	2b09      	cmp	r3, #9
 8017212:	dc14      	bgt.n	801723e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8017214:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017216:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8017218:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801721c:	493d      	ldr	r1, [pc, #244]	; (8017314 <etharp_find_entry+0x2d4>)
 801721e:	4613      	mov	r3, r2
 8017220:	005b      	lsls	r3, r3, #1
 8017222:	4413      	add	r3, r2
 8017224:	00db      	lsls	r3, r3, #3
 8017226:	440b      	add	r3, r1
 8017228:	681b      	ldr	r3, [r3, #0]
 801722a:	2b00      	cmp	r3, #0
 801722c:	d018      	beq.n	8017260 <etharp_find_entry+0x220>
 801722e:	4b3a      	ldr	r3, [pc, #232]	; (8017318 <etharp_find_entry+0x2d8>)
 8017230:	f240 126d 	movw	r2, #365	; 0x16d
 8017234:	493b      	ldr	r1, [pc, #236]	; (8017324 <etharp_find_entry+0x2e4>)
 8017236:	483a      	ldr	r0, [pc, #232]	; (8017320 <etharp_find_entry+0x2e0>)
 8017238:	f002 fe4e 	bl	8019ed8 <iprintf>
 801723c:	e010      	b.n	8017260 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801723e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8017242:	2b09      	cmp	r3, #9
 8017244:	dc02      	bgt.n	801724c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8017246:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8017248:	843b      	strh	r3, [r7, #32]
 801724a:	e009      	b.n	8017260 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801724c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8017250:	2b09      	cmp	r3, #9
 8017252:	dc02      	bgt.n	801725a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8017254:	8bfb      	ldrh	r3, [r7, #30]
 8017256:	843b      	strh	r3, [r7, #32]
 8017258:	e002      	b.n	8017260 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801725a:	f04f 33ff 	mov.w	r3, #4294967295
 801725e:	e054      	b.n	801730a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8017260:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017264:	2b09      	cmp	r3, #9
 8017266:	dd06      	ble.n	8017276 <etharp_find_entry+0x236>
 8017268:	4b2b      	ldr	r3, [pc, #172]	; (8017318 <etharp_find_entry+0x2d8>)
 801726a:	f240 127f 	movw	r2, #383	; 0x17f
 801726e:	492e      	ldr	r1, [pc, #184]	; (8017328 <etharp_find_entry+0x2e8>)
 8017270:	482b      	ldr	r0, [pc, #172]	; (8017320 <etharp_find_entry+0x2e0>)
 8017272:	f002 fe31 	bl	8019ed8 <iprintf>
    etharp_free_entry(i);
 8017276:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801727a:	4618      	mov	r0, r3
 801727c:	f7ff fe06 	bl	8016e8c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8017280:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017284:	2b09      	cmp	r3, #9
 8017286:	dd06      	ble.n	8017296 <etharp_find_entry+0x256>
 8017288:	4b23      	ldr	r3, [pc, #140]	; (8017318 <etharp_find_entry+0x2d8>)
 801728a:	f240 1283 	movw	r2, #387	; 0x183
 801728e:	4926      	ldr	r1, [pc, #152]	; (8017328 <etharp_find_entry+0x2e8>)
 8017290:	4823      	ldr	r0, [pc, #140]	; (8017320 <etharp_find_entry+0x2e0>)
 8017292:	f002 fe21 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8017296:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801729a:	491e      	ldr	r1, [pc, #120]	; (8017314 <etharp_find_entry+0x2d4>)
 801729c:	4613      	mov	r3, r2
 801729e:	005b      	lsls	r3, r3, #1
 80172a0:	4413      	add	r3, r2
 80172a2:	00db      	lsls	r3, r3, #3
 80172a4:	440b      	add	r3, r1
 80172a6:	3314      	adds	r3, #20
 80172a8:	781b      	ldrb	r3, [r3, #0]
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	d006      	beq.n	80172bc <etharp_find_entry+0x27c>
 80172ae:	4b1a      	ldr	r3, [pc, #104]	; (8017318 <etharp_find_entry+0x2d8>)
 80172b0:	f44f 72c2 	mov.w	r2, #388	; 0x184
 80172b4:	491d      	ldr	r1, [pc, #116]	; (801732c <etharp_find_entry+0x2ec>)
 80172b6:	481a      	ldr	r0, [pc, #104]	; (8017320 <etharp_find_entry+0x2e0>)
 80172b8:	f002 fe0e 	bl	8019ed8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80172bc:	68fb      	ldr	r3, [r7, #12]
 80172be:	2b00      	cmp	r3, #0
 80172c0:	d00b      	beq.n	80172da <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80172c2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80172c6:	68fb      	ldr	r3, [r7, #12]
 80172c8:	6819      	ldr	r1, [r3, #0]
 80172ca:	4812      	ldr	r0, [pc, #72]	; (8017314 <etharp_find_entry+0x2d4>)
 80172cc:	4613      	mov	r3, r2
 80172ce:	005b      	lsls	r3, r3, #1
 80172d0:	4413      	add	r3, r2
 80172d2:	00db      	lsls	r3, r3, #3
 80172d4:	4403      	add	r3, r0
 80172d6:	3304      	adds	r3, #4
 80172d8:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80172da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80172de:	490d      	ldr	r1, [pc, #52]	; (8017314 <etharp_find_entry+0x2d4>)
 80172e0:	4613      	mov	r3, r2
 80172e2:	005b      	lsls	r3, r3, #1
 80172e4:	4413      	add	r3, r2
 80172e6:	00db      	lsls	r3, r3, #3
 80172e8:	440b      	add	r3, r1
 80172ea:	3312      	adds	r3, #18
 80172ec:	2200      	movs	r2, #0
 80172ee:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80172f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80172f4:	4907      	ldr	r1, [pc, #28]	; (8017314 <etharp_find_entry+0x2d4>)
 80172f6:	4613      	mov	r3, r2
 80172f8:	005b      	lsls	r3, r3, #1
 80172fa:	4413      	add	r3, r2
 80172fc:	00db      	lsls	r3, r3, #3
 80172fe:	440b      	add	r3, r1
 8017300:	3308      	adds	r3, #8
 8017302:	687a      	ldr	r2, [r7, #4]
 8017304:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8017306:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801730a:	4618      	mov	r0, r3
 801730c:	3728      	adds	r7, #40	; 0x28
 801730e:	46bd      	mov	sp, r7
 8017310:	bd80      	pop	{r7, pc}
 8017312:	bf00      	nop
 8017314:	2000711c 	.word	0x2000711c
 8017318:	0801ed54 	.word	0x0801ed54
 801731c:	0801ed8c 	.word	0x0801ed8c
 8017320:	0801edcc 	.word	0x0801edcc
 8017324:	0801edf4 	.word	0x0801edf4
 8017328:	0801ee0c 	.word	0x0801ee0c
 801732c:	0801ee20 	.word	0x0801ee20

08017330 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8017330:	b580      	push	{r7, lr}
 8017332:	b088      	sub	sp, #32
 8017334:	af02      	add	r7, sp, #8
 8017336:	60f8      	str	r0, [r7, #12]
 8017338:	60b9      	str	r1, [r7, #8]
 801733a:	607a      	str	r2, [r7, #4]
 801733c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801733e:	68fb      	ldr	r3, [r7, #12]
 8017340:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8017344:	2b06      	cmp	r3, #6
 8017346:	d006      	beq.n	8017356 <etharp_update_arp_entry+0x26>
 8017348:	4b48      	ldr	r3, [pc, #288]	; (801746c <etharp_update_arp_entry+0x13c>)
 801734a:	f240 12a9 	movw	r2, #425	; 0x1a9
 801734e:	4948      	ldr	r1, [pc, #288]	; (8017470 <etharp_update_arp_entry+0x140>)
 8017350:	4848      	ldr	r0, [pc, #288]	; (8017474 <etharp_update_arp_entry+0x144>)
 8017352:	f002 fdc1 	bl	8019ed8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8017356:	68bb      	ldr	r3, [r7, #8]
 8017358:	2b00      	cmp	r3, #0
 801735a:	d012      	beq.n	8017382 <etharp_update_arp_entry+0x52>
 801735c:	68bb      	ldr	r3, [r7, #8]
 801735e:	681b      	ldr	r3, [r3, #0]
 8017360:	2b00      	cmp	r3, #0
 8017362:	d00e      	beq.n	8017382 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8017364:	68bb      	ldr	r3, [r7, #8]
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	68f9      	ldr	r1, [r7, #12]
 801736a:	4618      	mov	r0, r3
 801736c:	f001 f924 	bl	80185b8 <ip4_addr_isbroadcast_u32>
 8017370:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8017372:	2b00      	cmp	r3, #0
 8017374:	d105      	bne.n	8017382 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8017376:	68bb      	ldr	r3, [r7, #8]
 8017378:	681b      	ldr	r3, [r3, #0]
 801737a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801737e:	2be0      	cmp	r3, #224	; 0xe0
 8017380:	d102      	bne.n	8017388 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017382:	f06f 030f 	mvn.w	r3, #15
 8017386:	e06c      	b.n	8017462 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8017388:	78fb      	ldrb	r3, [r7, #3]
 801738a:	68fa      	ldr	r2, [r7, #12]
 801738c:	4619      	mov	r1, r3
 801738e:	68b8      	ldr	r0, [r7, #8]
 8017390:	f7ff fe56 	bl	8017040 <etharp_find_entry>
 8017394:	4603      	mov	r3, r0
 8017396:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8017398:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801739c:	2b00      	cmp	r3, #0
 801739e:	da02      	bge.n	80173a6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80173a0:	8afb      	ldrh	r3, [r7, #22]
 80173a2:	b25b      	sxtb	r3, r3
 80173a4:	e05d      	b.n	8017462 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80173a6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80173aa:	4933      	ldr	r1, [pc, #204]	; (8017478 <etharp_update_arp_entry+0x148>)
 80173ac:	4613      	mov	r3, r2
 80173ae:	005b      	lsls	r3, r3, #1
 80173b0:	4413      	add	r3, r2
 80173b2:	00db      	lsls	r3, r3, #3
 80173b4:	440b      	add	r3, r1
 80173b6:	3314      	adds	r3, #20
 80173b8:	2202      	movs	r2, #2
 80173ba:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80173bc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80173c0:	492d      	ldr	r1, [pc, #180]	; (8017478 <etharp_update_arp_entry+0x148>)
 80173c2:	4613      	mov	r3, r2
 80173c4:	005b      	lsls	r3, r3, #1
 80173c6:	4413      	add	r3, r2
 80173c8:	00db      	lsls	r3, r3, #3
 80173ca:	440b      	add	r3, r1
 80173cc:	3308      	adds	r3, #8
 80173ce:	68fa      	ldr	r2, [r7, #12]
 80173d0:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80173d2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80173d6:	4613      	mov	r3, r2
 80173d8:	005b      	lsls	r3, r3, #1
 80173da:	4413      	add	r3, r2
 80173dc:	00db      	lsls	r3, r3, #3
 80173de:	3308      	adds	r3, #8
 80173e0:	4a25      	ldr	r2, [pc, #148]	; (8017478 <etharp_update_arp_entry+0x148>)
 80173e2:	4413      	add	r3, r2
 80173e4:	3304      	adds	r3, #4
 80173e6:	2206      	movs	r2, #6
 80173e8:	6879      	ldr	r1, [r7, #4]
 80173ea:	4618      	mov	r0, r3
 80173ec:	f002 ff43 	bl	801a276 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80173f0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80173f4:	4920      	ldr	r1, [pc, #128]	; (8017478 <etharp_update_arp_entry+0x148>)
 80173f6:	4613      	mov	r3, r2
 80173f8:	005b      	lsls	r3, r3, #1
 80173fa:	4413      	add	r3, r2
 80173fc:	00db      	lsls	r3, r3, #3
 80173fe:	440b      	add	r3, r1
 8017400:	3312      	adds	r3, #18
 8017402:	2200      	movs	r2, #0
 8017404:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8017406:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801740a:	491b      	ldr	r1, [pc, #108]	; (8017478 <etharp_update_arp_entry+0x148>)
 801740c:	4613      	mov	r3, r2
 801740e:	005b      	lsls	r3, r3, #1
 8017410:	4413      	add	r3, r2
 8017412:	00db      	lsls	r3, r3, #3
 8017414:	440b      	add	r3, r1
 8017416:	681b      	ldr	r3, [r3, #0]
 8017418:	2b00      	cmp	r3, #0
 801741a:	d021      	beq.n	8017460 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801741c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017420:	4915      	ldr	r1, [pc, #84]	; (8017478 <etharp_update_arp_entry+0x148>)
 8017422:	4613      	mov	r3, r2
 8017424:	005b      	lsls	r3, r3, #1
 8017426:	4413      	add	r3, r2
 8017428:	00db      	lsls	r3, r3, #3
 801742a:	440b      	add	r3, r1
 801742c:	681b      	ldr	r3, [r3, #0]
 801742e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8017430:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017434:	4910      	ldr	r1, [pc, #64]	; (8017478 <etharp_update_arp_entry+0x148>)
 8017436:	4613      	mov	r3, r2
 8017438:	005b      	lsls	r3, r3, #1
 801743a:	4413      	add	r3, r2
 801743c:	00db      	lsls	r3, r3, #3
 801743e:	440b      	add	r3, r1
 8017440:	2200      	movs	r2, #0
 8017442:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8017444:	68fb      	ldr	r3, [r7, #12]
 8017446:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801744a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801744e:	9300      	str	r3, [sp, #0]
 8017450:	687b      	ldr	r3, [r7, #4]
 8017452:	6939      	ldr	r1, [r7, #16]
 8017454:	68f8      	ldr	r0, [r7, #12]
 8017456:	f001 ffbd 	bl	80193d4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801745a:	6938      	ldr	r0, [r7, #16]
 801745c:	f7f9 fe66 	bl	801112c <pbuf_free>
  }
  return ERR_OK;
 8017460:	2300      	movs	r3, #0
}
 8017462:	4618      	mov	r0, r3
 8017464:	3718      	adds	r7, #24
 8017466:	46bd      	mov	sp, r7
 8017468:	bd80      	pop	{r7, pc}
 801746a:	bf00      	nop
 801746c:	0801ed54 	.word	0x0801ed54
 8017470:	0801ee4c 	.word	0x0801ee4c
 8017474:	0801edcc 	.word	0x0801edcc
 8017478:	2000711c 	.word	0x2000711c

0801747c <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801747c:	b580      	push	{r7, lr}
 801747e:	b084      	sub	sp, #16
 8017480:	af00      	add	r7, sp, #0
 8017482:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017484:	2300      	movs	r3, #0
 8017486:	60fb      	str	r3, [r7, #12]
 8017488:	e01e      	b.n	80174c8 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801748a:	4913      	ldr	r1, [pc, #76]	; (80174d8 <etharp_cleanup_netif+0x5c>)
 801748c:	68fa      	ldr	r2, [r7, #12]
 801748e:	4613      	mov	r3, r2
 8017490:	005b      	lsls	r3, r3, #1
 8017492:	4413      	add	r3, r2
 8017494:	00db      	lsls	r3, r3, #3
 8017496:	440b      	add	r3, r1
 8017498:	3314      	adds	r3, #20
 801749a:	781b      	ldrb	r3, [r3, #0]
 801749c:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801749e:	7afb      	ldrb	r3, [r7, #11]
 80174a0:	2b00      	cmp	r3, #0
 80174a2:	d00e      	beq.n	80174c2 <etharp_cleanup_netif+0x46>
 80174a4:	490c      	ldr	r1, [pc, #48]	; (80174d8 <etharp_cleanup_netif+0x5c>)
 80174a6:	68fa      	ldr	r2, [r7, #12]
 80174a8:	4613      	mov	r3, r2
 80174aa:	005b      	lsls	r3, r3, #1
 80174ac:	4413      	add	r3, r2
 80174ae:	00db      	lsls	r3, r3, #3
 80174b0:	440b      	add	r3, r1
 80174b2:	3308      	adds	r3, #8
 80174b4:	681b      	ldr	r3, [r3, #0]
 80174b6:	687a      	ldr	r2, [r7, #4]
 80174b8:	429a      	cmp	r2, r3
 80174ba:	d102      	bne.n	80174c2 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80174bc:	68f8      	ldr	r0, [r7, #12]
 80174be:	f7ff fce5 	bl	8016e8c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80174c2:	68fb      	ldr	r3, [r7, #12]
 80174c4:	3301      	adds	r3, #1
 80174c6:	60fb      	str	r3, [r7, #12]
 80174c8:	68fb      	ldr	r3, [r7, #12]
 80174ca:	2b09      	cmp	r3, #9
 80174cc:	dddd      	ble.n	801748a <etharp_cleanup_netif+0xe>
    }
  }
}
 80174ce:	bf00      	nop
 80174d0:	bf00      	nop
 80174d2:	3710      	adds	r7, #16
 80174d4:	46bd      	mov	sp, r7
 80174d6:	bd80      	pop	{r7, pc}
 80174d8:	2000711c 	.word	0x2000711c

080174dc <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80174dc:	b5b0      	push	{r4, r5, r7, lr}
 80174de:	b08a      	sub	sp, #40	; 0x28
 80174e0:	af04      	add	r7, sp, #16
 80174e2:	6078      	str	r0, [r7, #4]
 80174e4:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80174e6:	683b      	ldr	r3, [r7, #0]
 80174e8:	2b00      	cmp	r3, #0
 80174ea:	d107      	bne.n	80174fc <etharp_input+0x20>
 80174ec:	4b3d      	ldr	r3, [pc, #244]	; (80175e4 <etharp_input+0x108>)
 80174ee:	f240 228a 	movw	r2, #650	; 0x28a
 80174f2:	493d      	ldr	r1, [pc, #244]	; (80175e8 <etharp_input+0x10c>)
 80174f4:	483d      	ldr	r0, [pc, #244]	; (80175ec <etharp_input+0x110>)
 80174f6:	f002 fcef 	bl	8019ed8 <iprintf>
 80174fa:	e06f      	b.n	80175dc <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 80174fc:	687b      	ldr	r3, [r7, #4]
 80174fe:	685b      	ldr	r3, [r3, #4]
 8017500:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017502:	693b      	ldr	r3, [r7, #16]
 8017504:	881b      	ldrh	r3, [r3, #0]
 8017506:	b29b      	uxth	r3, r3
 8017508:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801750c:	d10c      	bne.n	8017528 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801750e:	693b      	ldr	r3, [r7, #16]
 8017510:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017512:	2b06      	cmp	r3, #6
 8017514:	d108      	bne.n	8017528 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017516:	693b      	ldr	r3, [r7, #16]
 8017518:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801751a:	2b04      	cmp	r3, #4
 801751c:	d104      	bne.n	8017528 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801751e:	693b      	ldr	r3, [r7, #16]
 8017520:	885b      	ldrh	r3, [r3, #2]
 8017522:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017524:	2b08      	cmp	r3, #8
 8017526:	d003      	beq.n	8017530 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8017528:	6878      	ldr	r0, [r7, #4]
 801752a:	f7f9 fdff 	bl	801112c <pbuf_free>
    return;
 801752e:	e055      	b.n	80175dc <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8017530:	693b      	ldr	r3, [r7, #16]
 8017532:	330e      	adds	r3, #14
 8017534:	681b      	ldr	r3, [r3, #0]
 8017536:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8017538:	693b      	ldr	r3, [r7, #16]
 801753a:	3318      	adds	r3, #24
 801753c:	681b      	ldr	r3, [r3, #0]
 801753e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8017540:	683b      	ldr	r3, [r7, #0]
 8017542:	3304      	adds	r3, #4
 8017544:	681b      	ldr	r3, [r3, #0]
 8017546:	2b00      	cmp	r3, #0
 8017548:	d102      	bne.n	8017550 <etharp_input+0x74>
    for_us = 0;
 801754a:	2300      	movs	r3, #0
 801754c:	75fb      	strb	r3, [r7, #23]
 801754e:	e009      	b.n	8017564 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8017550:	68ba      	ldr	r2, [r7, #8]
 8017552:	683b      	ldr	r3, [r7, #0]
 8017554:	3304      	adds	r3, #4
 8017556:	681b      	ldr	r3, [r3, #0]
 8017558:	429a      	cmp	r2, r3
 801755a:	bf0c      	ite	eq
 801755c:	2301      	moveq	r3, #1
 801755e:	2300      	movne	r3, #0
 8017560:	b2db      	uxtb	r3, r3
 8017562:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8017564:	693b      	ldr	r3, [r7, #16]
 8017566:	f103 0208 	add.w	r2, r3, #8
 801756a:	7dfb      	ldrb	r3, [r7, #23]
 801756c:	2b00      	cmp	r3, #0
 801756e:	d001      	beq.n	8017574 <etharp_input+0x98>
 8017570:	2301      	movs	r3, #1
 8017572:	e000      	b.n	8017576 <etharp_input+0x9a>
 8017574:	2302      	movs	r3, #2
 8017576:	f107 010c 	add.w	r1, r7, #12
 801757a:	6838      	ldr	r0, [r7, #0]
 801757c:	f7ff fed8 	bl	8017330 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8017580:	693b      	ldr	r3, [r7, #16]
 8017582:	88db      	ldrh	r3, [r3, #6]
 8017584:	b29b      	uxth	r3, r3
 8017586:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801758a:	d003      	beq.n	8017594 <etharp_input+0xb8>
 801758c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017590:	d01e      	beq.n	80175d0 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8017592:	e020      	b.n	80175d6 <etharp_input+0xfa>
      if (for_us) {
 8017594:	7dfb      	ldrb	r3, [r7, #23]
 8017596:	2b00      	cmp	r3, #0
 8017598:	d01c      	beq.n	80175d4 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801759a:	683b      	ldr	r3, [r7, #0]
 801759c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80175a0:	693b      	ldr	r3, [r7, #16]
 80175a2:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80175a6:	683b      	ldr	r3, [r7, #0]
 80175a8:	f103 0526 	add.w	r5, r3, #38	; 0x26
 80175ac:	683b      	ldr	r3, [r7, #0]
 80175ae:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80175b0:	693a      	ldr	r2, [r7, #16]
 80175b2:	3208      	adds	r2, #8
        etharp_raw(netif,
 80175b4:	2102      	movs	r1, #2
 80175b6:	9103      	str	r1, [sp, #12]
 80175b8:	f107 010c 	add.w	r1, r7, #12
 80175bc:	9102      	str	r1, [sp, #8]
 80175be:	9201      	str	r2, [sp, #4]
 80175c0:	9300      	str	r3, [sp, #0]
 80175c2:	462b      	mov	r3, r5
 80175c4:	4622      	mov	r2, r4
 80175c6:	4601      	mov	r1, r0
 80175c8:	6838      	ldr	r0, [r7, #0]
 80175ca:	f000 faeb 	bl	8017ba4 <etharp_raw>
      break;
 80175ce:	e001      	b.n	80175d4 <etharp_input+0xf8>
      break;
 80175d0:	bf00      	nop
 80175d2:	e000      	b.n	80175d6 <etharp_input+0xfa>
      break;
 80175d4:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80175d6:	6878      	ldr	r0, [r7, #4]
 80175d8:	f7f9 fda8 	bl	801112c <pbuf_free>
}
 80175dc:	3718      	adds	r7, #24
 80175de:	46bd      	mov	sp, r7
 80175e0:	bdb0      	pop	{r4, r5, r7, pc}
 80175e2:	bf00      	nop
 80175e4:	0801ed54 	.word	0x0801ed54
 80175e8:	0801eea4 	.word	0x0801eea4
 80175ec:	0801edcc 	.word	0x0801edcc

080175f0 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 80175f0:	b580      	push	{r7, lr}
 80175f2:	b086      	sub	sp, #24
 80175f4:	af02      	add	r7, sp, #8
 80175f6:	60f8      	str	r0, [r7, #12]
 80175f8:	60b9      	str	r1, [r7, #8]
 80175fa:	4613      	mov	r3, r2
 80175fc:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80175fe:	79fa      	ldrb	r2, [r7, #7]
 8017600:	4944      	ldr	r1, [pc, #272]	; (8017714 <etharp_output_to_arp_index+0x124>)
 8017602:	4613      	mov	r3, r2
 8017604:	005b      	lsls	r3, r3, #1
 8017606:	4413      	add	r3, r2
 8017608:	00db      	lsls	r3, r3, #3
 801760a:	440b      	add	r3, r1
 801760c:	3314      	adds	r3, #20
 801760e:	781b      	ldrb	r3, [r3, #0]
 8017610:	2b01      	cmp	r3, #1
 8017612:	d806      	bhi.n	8017622 <etharp_output_to_arp_index+0x32>
 8017614:	4b40      	ldr	r3, [pc, #256]	; (8017718 <etharp_output_to_arp_index+0x128>)
 8017616:	f240 22ee 	movw	r2, #750	; 0x2ee
 801761a:	4940      	ldr	r1, [pc, #256]	; (801771c <etharp_output_to_arp_index+0x12c>)
 801761c:	4840      	ldr	r0, [pc, #256]	; (8017720 <etharp_output_to_arp_index+0x130>)
 801761e:	f002 fc5b 	bl	8019ed8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8017622:	79fa      	ldrb	r2, [r7, #7]
 8017624:	493b      	ldr	r1, [pc, #236]	; (8017714 <etharp_output_to_arp_index+0x124>)
 8017626:	4613      	mov	r3, r2
 8017628:	005b      	lsls	r3, r3, #1
 801762a:	4413      	add	r3, r2
 801762c:	00db      	lsls	r3, r3, #3
 801762e:	440b      	add	r3, r1
 8017630:	3314      	adds	r3, #20
 8017632:	781b      	ldrb	r3, [r3, #0]
 8017634:	2b02      	cmp	r3, #2
 8017636:	d153      	bne.n	80176e0 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8017638:	79fa      	ldrb	r2, [r7, #7]
 801763a:	4936      	ldr	r1, [pc, #216]	; (8017714 <etharp_output_to_arp_index+0x124>)
 801763c:	4613      	mov	r3, r2
 801763e:	005b      	lsls	r3, r3, #1
 8017640:	4413      	add	r3, r2
 8017642:	00db      	lsls	r3, r3, #3
 8017644:	440b      	add	r3, r1
 8017646:	3312      	adds	r3, #18
 8017648:	881b      	ldrh	r3, [r3, #0]
 801764a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801764e:	d919      	bls.n	8017684 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8017650:	79fa      	ldrb	r2, [r7, #7]
 8017652:	4613      	mov	r3, r2
 8017654:	005b      	lsls	r3, r3, #1
 8017656:	4413      	add	r3, r2
 8017658:	00db      	lsls	r3, r3, #3
 801765a:	4a2e      	ldr	r2, [pc, #184]	; (8017714 <etharp_output_to_arp_index+0x124>)
 801765c:	4413      	add	r3, r2
 801765e:	3304      	adds	r3, #4
 8017660:	4619      	mov	r1, r3
 8017662:	68f8      	ldr	r0, [r7, #12]
 8017664:	f000 fb4c 	bl	8017d00 <etharp_request>
 8017668:	4603      	mov	r3, r0
 801766a:	2b00      	cmp	r3, #0
 801766c:	d138      	bne.n	80176e0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801766e:	79fa      	ldrb	r2, [r7, #7]
 8017670:	4928      	ldr	r1, [pc, #160]	; (8017714 <etharp_output_to_arp_index+0x124>)
 8017672:	4613      	mov	r3, r2
 8017674:	005b      	lsls	r3, r3, #1
 8017676:	4413      	add	r3, r2
 8017678:	00db      	lsls	r3, r3, #3
 801767a:	440b      	add	r3, r1
 801767c:	3314      	adds	r3, #20
 801767e:	2203      	movs	r2, #3
 8017680:	701a      	strb	r2, [r3, #0]
 8017682:	e02d      	b.n	80176e0 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8017684:	79fa      	ldrb	r2, [r7, #7]
 8017686:	4923      	ldr	r1, [pc, #140]	; (8017714 <etharp_output_to_arp_index+0x124>)
 8017688:	4613      	mov	r3, r2
 801768a:	005b      	lsls	r3, r3, #1
 801768c:	4413      	add	r3, r2
 801768e:	00db      	lsls	r3, r3, #3
 8017690:	440b      	add	r3, r1
 8017692:	3312      	adds	r3, #18
 8017694:	881b      	ldrh	r3, [r3, #0]
 8017696:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801769a:	d321      	bcc.n	80176e0 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801769c:	79fa      	ldrb	r2, [r7, #7]
 801769e:	4613      	mov	r3, r2
 80176a0:	005b      	lsls	r3, r3, #1
 80176a2:	4413      	add	r3, r2
 80176a4:	00db      	lsls	r3, r3, #3
 80176a6:	4a1b      	ldr	r2, [pc, #108]	; (8017714 <etharp_output_to_arp_index+0x124>)
 80176a8:	4413      	add	r3, r2
 80176aa:	1d19      	adds	r1, r3, #4
 80176ac:	79fa      	ldrb	r2, [r7, #7]
 80176ae:	4613      	mov	r3, r2
 80176b0:	005b      	lsls	r3, r3, #1
 80176b2:	4413      	add	r3, r2
 80176b4:	00db      	lsls	r3, r3, #3
 80176b6:	3308      	adds	r3, #8
 80176b8:	4a16      	ldr	r2, [pc, #88]	; (8017714 <etharp_output_to_arp_index+0x124>)
 80176ba:	4413      	add	r3, r2
 80176bc:	3304      	adds	r3, #4
 80176be:	461a      	mov	r2, r3
 80176c0:	68f8      	ldr	r0, [r7, #12]
 80176c2:	f000 fafb 	bl	8017cbc <etharp_request_dst>
 80176c6:	4603      	mov	r3, r0
 80176c8:	2b00      	cmp	r3, #0
 80176ca:	d109      	bne.n	80176e0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80176cc:	79fa      	ldrb	r2, [r7, #7]
 80176ce:	4911      	ldr	r1, [pc, #68]	; (8017714 <etharp_output_to_arp_index+0x124>)
 80176d0:	4613      	mov	r3, r2
 80176d2:	005b      	lsls	r3, r3, #1
 80176d4:	4413      	add	r3, r2
 80176d6:	00db      	lsls	r3, r3, #3
 80176d8:	440b      	add	r3, r1
 80176da:	3314      	adds	r3, #20
 80176dc:	2203      	movs	r2, #3
 80176de:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80176e0:	68fb      	ldr	r3, [r7, #12]
 80176e2:	f103 0126 	add.w	r1, r3, #38	; 0x26
 80176e6:	79fa      	ldrb	r2, [r7, #7]
 80176e8:	4613      	mov	r3, r2
 80176ea:	005b      	lsls	r3, r3, #1
 80176ec:	4413      	add	r3, r2
 80176ee:	00db      	lsls	r3, r3, #3
 80176f0:	3308      	adds	r3, #8
 80176f2:	4a08      	ldr	r2, [pc, #32]	; (8017714 <etharp_output_to_arp_index+0x124>)
 80176f4:	4413      	add	r3, r2
 80176f6:	3304      	adds	r3, #4
 80176f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80176fc:	9200      	str	r2, [sp, #0]
 80176fe:	460a      	mov	r2, r1
 8017700:	68b9      	ldr	r1, [r7, #8]
 8017702:	68f8      	ldr	r0, [r7, #12]
 8017704:	f001 fe66 	bl	80193d4 <ethernet_output>
 8017708:	4603      	mov	r3, r0
}
 801770a:	4618      	mov	r0, r3
 801770c:	3710      	adds	r7, #16
 801770e:	46bd      	mov	sp, r7
 8017710:	bd80      	pop	{r7, pc}
 8017712:	bf00      	nop
 8017714:	2000711c 	.word	0x2000711c
 8017718:	0801ed54 	.word	0x0801ed54
 801771c:	0801eec4 	.word	0x0801eec4
 8017720:	0801edcc 	.word	0x0801edcc

08017724 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017724:	b580      	push	{r7, lr}
 8017726:	b08a      	sub	sp, #40	; 0x28
 8017728:	af02      	add	r7, sp, #8
 801772a:	60f8      	str	r0, [r7, #12]
 801772c:	60b9      	str	r1, [r7, #8]
 801772e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8017730:	687b      	ldr	r3, [r7, #4]
 8017732:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017734:	68fb      	ldr	r3, [r7, #12]
 8017736:	2b00      	cmp	r3, #0
 8017738:	d106      	bne.n	8017748 <etharp_output+0x24>
 801773a:	4b73      	ldr	r3, [pc, #460]	; (8017908 <etharp_output+0x1e4>)
 801773c:	f240 321e 	movw	r2, #798	; 0x31e
 8017740:	4972      	ldr	r1, [pc, #456]	; (801790c <etharp_output+0x1e8>)
 8017742:	4873      	ldr	r0, [pc, #460]	; (8017910 <etharp_output+0x1ec>)
 8017744:	f002 fbc8 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8017748:	68bb      	ldr	r3, [r7, #8]
 801774a:	2b00      	cmp	r3, #0
 801774c:	d106      	bne.n	801775c <etharp_output+0x38>
 801774e:	4b6e      	ldr	r3, [pc, #440]	; (8017908 <etharp_output+0x1e4>)
 8017750:	f240 321f 	movw	r2, #799	; 0x31f
 8017754:	496f      	ldr	r1, [pc, #444]	; (8017914 <etharp_output+0x1f0>)
 8017756:	486e      	ldr	r0, [pc, #440]	; (8017910 <etharp_output+0x1ec>)
 8017758:	f002 fbbe 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801775c:	687b      	ldr	r3, [r7, #4]
 801775e:	2b00      	cmp	r3, #0
 8017760:	d106      	bne.n	8017770 <etharp_output+0x4c>
 8017762:	4b69      	ldr	r3, [pc, #420]	; (8017908 <etharp_output+0x1e4>)
 8017764:	f44f 7248 	mov.w	r2, #800	; 0x320
 8017768:	496b      	ldr	r1, [pc, #428]	; (8017918 <etharp_output+0x1f4>)
 801776a:	4869      	ldr	r0, [pc, #420]	; (8017910 <etharp_output+0x1ec>)
 801776c:	f002 fbb4 	bl	8019ed8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8017770:	687b      	ldr	r3, [r7, #4]
 8017772:	681b      	ldr	r3, [r3, #0]
 8017774:	68f9      	ldr	r1, [r7, #12]
 8017776:	4618      	mov	r0, r3
 8017778:	f000 ff1e 	bl	80185b8 <ip4_addr_isbroadcast_u32>
 801777c:	4603      	mov	r3, r0
 801777e:	2b00      	cmp	r3, #0
 8017780:	d002      	beq.n	8017788 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8017782:	4b66      	ldr	r3, [pc, #408]	; (801791c <etharp_output+0x1f8>)
 8017784:	61fb      	str	r3, [r7, #28]
 8017786:	e0af      	b.n	80178e8 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8017788:	687b      	ldr	r3, [r7, #4]
 801778a:	681b      	ldr	r3, [r3, #0]
 801778c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017790:	2be0      	cmp	r3, #224	; 0xe0
 8017792:	d118      	bne.n	80177c6 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8017794:	2301      	movs	r3, #1
 8017796:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8017798:	2300      	movs	r3, #0
 801779a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801779c:	235e      	movs	r3, #94	; 0x5e
 801779e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80177a0:	687b      	ldr	r3, [r7, #4]
 80177a2:	3301      	adds	r3, #1
 80177a4:	781b      	ldrb	r3, [r3, #0]
 80177a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80177aa:	b2db      	uxtb	r3, r3
 80177ac:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80177ae:	687b      	ldr	r3, [r7, #4]
 80177b0:	3302      	adds	r3, #2
 80177b2:	781b      	ldrb	r3, [r3, #0]
 80177b4:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80177b6:	687b      	ldr	r3, [r7, #4]
 80177b8:	3303      	adds	r3, #3
 80177ba:	781b      	ldrb	r3, [r3, #0]
 80177bc:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80177be:	f107 0310 	add.w	r3, r7, #16
 80177c2:	61fb      	str	r3, [r7, #28]
 80177c4:	e090      	b.n	80178e8 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80177c6:	687b      	ldr	r3, [r7, #4]
 80177c8:	681a      	ldr	r2, [r3, #0]
 80177ca:	68fb      	ldr	r3, [r7, #12]
 80177cc:	3304      	adds	r3, #4
 80177ce:	681b      	ldr	r3, [r3, #0]
 80177d0:	405a      	eors	r2, r3
 80177d2:	68fb      	ldr	r3, [r7, #12]
 80177d4:	3308      	adds	r3, #8
 80177d6:	681b      	ldr	r3, [r3, #0]
 80177d8:	4013      	ands	r3, r2
 80177da:	2b00      	cmp	r3, #0
 80177dc:	d012      	beq.n	8017804 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80177de:	687b      	ldr	r3, [r7, #4]
 80177e0:	681b      	ldr	r3, [r3, #0]
 80177e2:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80177e4:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 80177e8:	4293      	cmp	r3, r2
 80177ea:	d00b      	beq.n	8017804 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80177ec:	68fb      	ldr	r3, [r7, #12]
 80177ee:	330c      	adds	r3, #12
 80177f0:	681b      	ldr	r3, [r3, #0]
 80177f2:	2b00      	cmp	r3, #0
 80177f4:	d003      	beq.n	80177fe <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80177f6:	68fb      	ldr	r3, [r7, #12]
 80177f8:	330c      	adds	r3, #12
 80177fa:	61bb      	str	r3, [r7, #24]
 80177fc:	e002      	b.n	8017804 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80177fe:	f06f 0303 	mvn.w	r3, #3
 8017802:	e07d      	b.n	8017900 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017804:	4b46      	ldr	r3, [pc, #280]	; (8017920 <etharp_output+0x1fc>)
 8017806:	781b      	ldrb	r3, [r3, #0]
 8017808:	4619      	mov	r1, r3
 801780a:	4a46      	ldr	r2, [pc, #280]	; (8017924 <etharp_output+0x200>)
 801780c:	460b      	mov	r3, r1
 801780e:	005b      	lsls	r3, r3, #1
 8017810:	440b      	add	r3, r1
 8017812:	00db      	lsls	r3, r3, #3
 8017814:	4413      	add	r3, r2
 8017816:	3314      	adds	r3, #20
 8017818:	781b      	ldrb	r3, [r3, #0]
 801781a:	2b01      	cmp	r3, #1
 801781c:	d925      	bls.n	801786a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801781e:	4b40      	ldr	r3, [pc, #256]	; (8017920 <etharp_output+0x1fc>)
 8017820:	781b      	ldrb	r3, [r3, #0]
 8017822:	4619      	mov	r1, r3
 8017824:	4a3f      	ldr	r2, [pc, #252]	; (8017924 <etharp_output+0x200>)
 8017826:	460b      	mov	r3, r1
 8017828:	005b      	lsls	r3, r3, #1
 801782a:	440b      	add	r3, r1
 801782c:	00db      	lsls	r3, r3, #3
 801782e:	4413      	add	r3, r2
 8017830:	3308      	adds	r3, #8
 8017832:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017834:	68fa      	ldr	r2, [r7, #12]
 8017836:	429a      	cmp	r2, r3
 8017838:	d117      	bne.n	801786a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801783a:	69bb      	ldr	r3, [r7, #24]
 801783c:	681a      	ldr	r2, [r3, #0]
 801783e:	4b38      	ldr	r3, [pc, #224]	; (8017920 <etharp_output+0x1fc>)
 8017840:	781b      	ldrb	r3, [r3, #0]
 8017842:	4618      	mov	r0, r3
 8017844:	4937      	ldr	r1, [pc, #220]	; (8017924 <etharp_output+0x200>)
 8017846:	4603      	mov	r3, r0
 8017848:	005b      	lsls	r3, r3, #1
 801784a:	4403      	add	r3, r0
 801784c:	00db      	lsls	r3, r3, #3
 801784e:	440b      	add	r3, r1
 8017850:	3304      	adds	r3, #4
 8017852:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017854:	429a      	cmp	r2, r3
 8017856:	d108      	bne.n	801786a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8017858:	4b31      	ldr	r3, [pc, #196]	; (8017920 <etharp_output+0x1fc>)
 801785a:	781b      	ldrb	r3, [r3, #0]
 801785c:	461a      	mov	r2, r3
 801785e:	68b9      	ldr	r1, [r7, #8]
 8017860:	68f8      	ldr	r0, [r7, #12]
 8017862:	f7ff fec5 	bl	80175f0 <etharp_output_to_arp_index>
 8017866:	4603      	mov	r3, r0
 8017868:	e04a      	b.n	8017900 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801786a:	2300      	movs	r3, #0
 801786c:	75fb      	strb	r3, [r7, #23]
 801786e:	e031      	b.n	80178d4 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017870:	7dfa      	ldrb	r2, [r7, #23]
 8017872:	492c      	ldr	r1, [pc, #176]	; (8017924 <etharp_output+0x200>)
 8017874:	4613      	mov	r3, r2
 8017876:	005b      	lsls	r3, r3, #1
 8017878:	4413      	add	r3, r2
 801787a:	00db      	lsls	r3, r3, #3
 801787c:	440b      	add	r3, r1
 801787e:	3314      	adds	r3, #20
 8017880:	781b      	ldrb	r3, [r3, #0]
 8017882:	2b01      	cmp	r3, #1
 8017884:	d923      	bls.n	80178ce <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8017886:	7dfa      	ldrb	r2, [r7, #23]
 8017888:	4926      	ldr	r1, [pc, #152]	; (8017924 <etharp_output+0x200>)
 801788a:	4613      	mov	r3, r2
 801788c:	005b      	lsls	r3, r3, #1
 801788e:	4413      	add	r3, r2
 8017890:	00db      	lsls	r3, r3, #3
 8017892:	440b      	add	r3, r1
 8017894:	3308      	adds	r3, #8
 8017896:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017898:	68fa      	ldr	r2, [r7, #12]
 801789a:	429a      	cmp	r2, r3
 801789c:	d117      	bne.n	80178ce <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801789e:	69bb      	ldr	r3, [r7, #24]
 80178a0:	6819      	ldr	r1, [r3, #0]
 80178a2:	7dfa      	ldrb	r2, [r7, #23]
 80178a4:	481f      	ldr	r0, [pc, #124]	; (8017924 <etharp_output+0x200>)
 80178a6:	4613      	mov	r3, r2
 80178a8:	005b      	lsls	r3, r3, #1
 80178aa:	4413      	add	r3, r2
 80178ac:	00db      	lsls	r3, r3, #3
 80178ae:	4403      	add	r3, r0
 80178b0:	3304      	adds	r3, #4
 80178b2:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80178b4:	4299      	cmp	r1, r3
 80178b6:	d10a      	bne.n	80178ce <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80178b8:	4a19      	ldr	r2, [pc, #100]	; (8017920 <etharp_output+0x1fc>)
 80178ba:	7dfb      	ldrb	r3, [r7, #23]
 80178bc:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80178be:	7dfb      	ldrb	r3, [r7, #23]
 80178c0:	461a      	mov	r2, r3
 80178c2:	68b9      	ldr	r1, [r7, #8]
 80178c4:	68f8      	ldr	r0, [r7, #12]
 80178c6:	f7ff fe93 	bl	80175f0 <etharp_output_to_arp_index>
 80178ca:	4603      	mov	r3, r0
 80178cc:	e018      	b.n	8017900 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80178ce:	7dfb      	ldrb	r3, [r7, #23]
 80178d0:	3301      	adds	r3, #1
 80178d2:	75fb      	strb	r3, [r7, #23]
 80178d4:	7dfb      	ldrb	r3, [r7, #23]
 80178d6:	2b09      	cmp	r3, #9
 80178d8:	d9ca      	bls.n	8017870 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80178da:	68ba      	ldr	r2, [r7, #8]
 80178dc:	69b9      	ldr	r1, [r7, #24]
 80178de:	68f8      	ldr	r0, [r7, #12]
 80178e0:	f000 f822 	bl	8017928 <etharp_query>
 80178e4:	4603      	mov	r3, r0
 80178e6:	e00b      	b.n	8017900 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80178e8:	68fb      	ldr	r3, [r7, #12]
 80178ea:	f103 0226 	add.w	r2, r3, #38	; 0x26
 80178ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80178f2:	9300      	str	r3, [sp, #0]
 80178f4:	69fb      	ldr	r3, [r7, #28]
 80178f6:	68b9      	ldr	r1, [r7, #8]
 80178f8:	68f8      	ldr	r0, [r7, #12]
 80178fa:	f001 fd6b 	bl	80193d4 <ethernet_output>
 80178fe:	4603      	mov	r3, r0
}
 8017900:	4618      	mov	r0, r3
 8017902:	3720      	adds	r7, #32
 8017904:	46bd      	mov	sp, r7
 8017906:	bd80      	pop	{r7, pc}
 8017908:	0801ed54 	.word	0x0801ed54
 801790c:	0801eea4 	.word	0x0801eea4
 8017910:	0801edcc 	.word	0x0801edcc
 8017914:	0801eef4 	.word	0x0801eef4
 8017918:	0801ee94 	.word	0x0801ee94
 801791c:	0801f550 	.word	0x0801f550
 8017920:	2000720c 	.word	0x2000720c
 8017924:	2000711c 	.word	0x2000711c

08017928 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8017928:	b580      	push	{r7, lr}
 801792a:	b08c      	sub	sp, #48	; 0x30
 801792c:	af02      	add	r7, sp, #8
 801792e:	60f8      	str	r0, [r7, #12]
 8017930:	60b9      	str	r1, [r7, #8]
 8017932:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8017934:	68fb      	ldr	r3, [r7, #12]
 8017936:	3326      	adds	r3, #38	; 0x26
 8017938:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801793a:	23ff      	movs	r3, #255	; 0xff
 801793c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8017940:	2300      	movs	r3, #0
 8017942:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017944:	68bb      	ldr	r3, [r7, #8]
 8017946:	681b      	ldr	r3, [r3, #0]
 8017948:	68f9      	ldr	r1, [r7, #12]
 801794a:	4618      	mov	r0, r3
 801794c:	f000 fe34 	bl	80185b8 <ip4_addr_isbroadcast_u32>
 8017950:	4603      	mov	r3, r0
 8017952:	2b00      	cmp	r3, #0
 8017954:	d10c      	bne.n	8017970 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017956:	68bb      	ldr	r3, [r7, #8]
 8017958:	681b      	ldr	r3, [r3, #0]
 801795a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801795e:	2be0      	cmp	r3, #224	; 0xe0
 8017960:	d006      	beq.n	8017970 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017962:	68bb      	ldr	r3, [r7, #8]
 8017964:	2b00      	cmp	r3, #0
 8017966:	d003      	beq.n	8017970 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8017968:	68bb      	ldr	r3, [r7, #8]
 801796a:	681b      	ldr	r3, [r3, #0]
 801796c:	2b00      	cmp	r3, #0
 801796e:	d102      	bne.n	8017976 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017970:	f06f 030f 	mvn.w	r3, #15
 8017974:	e101      	b.n	8017b7a <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8017976:	68fa      	ldr	r2, [r7, #12]
 8017978:	2101      	movs	r1, #1
 801797a:	68b8      	ldr	r0, [r7, #8]
 801797c:	f7ff fb60 	bl	8017040 <etharp_find_entry>
 8017980:	4603      	mov	r3, r0
 8017982:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8017984:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017988:	2b00      	cmp	r3, #0
 801798a:	da02      	bge.n	8017992 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801798c:	8a7b      	ldrh	r3, [r7, #18]
 801798e:	b25b      	sxtb	r3, r3
 8017990:	e0f3      	b.n	8017b7a <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8017992:	8a7b      	ldrh	r3, [r7, #18]
 8017994:	2b7e      	cmp	r3, #126	; 0x7e
 8017996:	d906      	bls.n	80179a6 <etharp_query+0x7e>
 8017998:	4b7a      	ldr	r3, [pc, #488]	; (8017b84 <etharp_query+0x25c>)
 801799a:	f240 32c1 	movw	r2, #961	; 0x3c1
 801799e:	497a      	ldr	r1, [pc, #488]	; (8017b88 <etharp_query+0x260>)
 80179a0:	487a      	ldr	r0, [pc, #488]	; (8017b8c <etharp_query+0x264>)
 80179a2:	f002 fa99 	bl	8019ed8 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80179a6:	8a7b      	ldrh	r3, [r7, #18]
 80179a8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80179aa:	7c7a      	ldrb	r2, [r7, #17]
 80179ac:	4978      	ldr	r1, [pc, #480]	; (8017b90 <etharp_query+0x268>)
 80179ae:	4613      	mov	r3, r2
 80179b0:	005b      	lsls	r3, r3, #1
 80179b2:	4413      	add	r3, r2
 80179b4:	00db      	lsls	r3, r3, #3
 80179b6:	440b      	add	r3, r1
 80179b8:	3314      	adds	r3, #20
 80179ba:	781b      	ldrb	r3, [r3, #0]
 80179bc:	2b00      	cmp	r3, #0
 80179be:	d115      	bne.n	80179ec <etharp_query+0xc4>
    is_new_entry = 1;
 80179c0:	2301      	movs	r3, #1
 80179c2:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80179c4:	7c7a      	ldrb	r2, [r7, #17]
 80179c6:	4972      	ldr	r1, [pc, #456]	; (8017b90 <etharp_query+0x268>)
 80179c8:	4613      	mov	r3, r2
 80179ca:	005b      	lsls	r3, r3, #1
 80179cc:	4413      	add	r3, r2
 80179ce:	00db      	lsls	r3, r3, #3
 80179d0:	440b      	add	r3, r1
 80179d2:	3314      	adds	r3, #20
 80179d4:	2201      	movs	r2, #1
 80179d6:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80179d8:	7c7a      	ldrb	r2, [r7, #17]
 80179da:	496d      	ldr	r1, [pc, #436]	; (8017b90 <etharp_query+0x268>)
 80179dc:	4613      	mov	r3, r2
 80179de:	005b      	lsls	r3, r3, #1
 80179e0:	4413      	add	r3, r2
 80179e2:	00db      	lsls	r3, r3, #3
 80179e4:	440b      	add	r3, r1
 80179e6:	3308      	adds	r3, #8
 80179e8:	68fa      	ldr	r2, [r7, #12]
 80179ea:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80179ec:	7c7a      	ldrb	r2, [r7, #17]
 80179ee:	4968      	ldr	r1, [pc, #416]	; (8017b90 <etharp_query+0x268>)
 80179f0:	4613      	mov	r3, r2
 80179f2:	005b      	lsls	r3, r3, #1
 80179f4:	4413      	add	r3, r2
 80179f6:	00db      	lsls	r3, r3, #3
 80179f8:	440b      	add	r3, r1
 80179fa:	3314      	adds	r3, #20
 80179fc:	781b      	ldrb	r3, [r3, #0]
 80179fe:	2b01      	cmp	r3, #1
 8017a00:	d011      	beq.n	8017a26 <etharp_query+0xfe>
 8017a02:	7c7a      	ldrb	r2, [r7, #17]
 8017a04:	4962      	ldr	r1, [pc, #392]	; (8017b90 <etharp_query+0x268>)
 8017a06:	4613      	mov	r3, r2
 8017a08:	005b      	lsls	r3, r3, #1
 8017a0a:	4413      	add	r3, r2
 8017a0c:	00db      	lsls	r3, r3, #3
 8017a0e:	440b      	add	r3, r1
 8017a10:	3314      	adds	r3, #20
 8017a12:	781b      	ldrb	r3, [r3, #0]
 8017a14:	2b01      	cmp	r3, #1
 8017a16:	d806      	bhi.n	8017a26 <etharp_query+0xfe>
 8017a18:	4b5a      	ldr	r3, [pc, #360]	; (8017b84 <etharp_query+0x25c>)
 8017a1a:	f240 32cd 	movw	r2, #973	; 0x3cd
 8017a1e:	495d      	ldr	r1, [pc, #372]	; (8017b94 <etharp_query+0x26c>)
 8017a20:	485a      	ldr	r0, [pc, #360]	; (8017b8c <etharp_query+0x264>)
 8017a22:	f002 fa59 	bl	8019ed8 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8017a26:	6a3b      	ldr	r3, [r7, #32]
 8017a28:	2b00      	cmp	r3, #0
 8017a2a:	d102      	bne.n	8017a32 <etharp_query+0x10a>
 8017a2c:	687b      	ldr	r3, [r7, #4]
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d10c      	bne.n	8017a4c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8017a32:	68b9      	ldr	r1, [r7, #8]
 8017a34:	68f8      	ldr	r0, [r7, #12]
 8017a36:	f000 f963 	bl	8017d00 <etharp_request>
 8017a3a:	4603      	mov	r3, r0
 8017a3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	2b00      	cmp	r3, #0
 8017a44:	d102      	bne.n	8017a4c <etharp_query+0x124>
      return result;
 8017a46:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017a4a:	e096      	b.n	8017b7a <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017a4c:	687b      	ldr	r3, [r7, #4]
 8017a4e:	2b00      	cmp	r3, #0
 8017a50:	d106      	bne.n	8017a60 <etharp_query+0x138>
 8017a52:	4b4c      	ldr	r3, [pc, #304]	; (8017b84 <etharp_query+0x25c>)
 8017a54:	f240 32e1 	movw	r2, #993	; 0x3e1
 8017a58:	494f      	ldr	r1, [pc, #316]	; (8017b98 <etharp_query+0x270>)
 8017a5a:	484c      	ldr	r0, [pc, #304]	; (8017b8c <etharp_query+0x264>)
 8017a5c:	f002 fa3c 	bl	8019ed8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8017a60:	7c7a      	ldrb	r2, [r7, #17]
 8017a62:	494b      	ldr	r1, [pc, #300]	; (8017b90 <etharp_query+0x268>)
 8017a64:	4613      	mov	r3, r2
 8017a66:	005b      	lsls	r3, r3, #1
 8017a68:	4413      	add	r3, r2
 8017a6a:	00db      	lsls	r3, r3, #3
 8017a6c:	440b      	add	r3, r1
 8017a6e:	3314      	adds	r3, #20
 8017a70:	781b      	ldrb	r3, [r3, #0]
 8017a72:	2b01      	cmp	r3, #1
 8017a74:	d917      	bls.n	8017aa6 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8017a76:	4a49      	ldr	r2, [pc, #292]	; (8017b9c <etharp_query+0x274>)
 8017a78:	7c7b      	ldrb	r3, [r7, #17]
 8017a7a:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8017a7c:	7c7a      	ldrb	r2, [r7, #17]
 8017a7e:	4613      	mov	r3, r2
 8017a80:	005b      	lsls	r3, r3, #1
 8017a82:	4413      	add	r3, r2
 8017a84:	00db      	lsls	r3, r3, #3
 8017a86:	3308      	adds	r3, #8
 8017a88:	4a41      	ldr	r2, [pc, #260]	; (8017b90 <etharp_query+0x268>)
 8017a8a:	4413      	add	r3, r2
 8017a8c:	3304      	adds	r3, #4
 8017a8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8017a92:	9200      	str	r2, [sp, #0]
 8017a94:	697a      	ldr	r2, [r7, #20]
 8017a96:	6879      	ldr	r1, [r7, #4]
 8017a98:	68f8      	ldr	r0, [r7, #12]
 8017a9a:	f001 fc9b 	bl	80193d4 <ethernet_output>
 8017a9e:	4603      	mov	r3, r0
 8017aa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017aa4:	e067      	b.n	8017b76 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017aa6:	7c7a      	ldrb	r2, [r7, #17]
 8017aa8:	4939      	ldr	r1, [pc, #228]	; (8017b90 <etharp_query+0x268>)
 8017aaa:	4613      	mov	r3, r2
 8017aac:	005b      	lsls	r3, r3, #1
 8017aae:	4413      	add	r3, r2
 8017ab0:	00db      	lsls	r3, r3, #3
 8017ab2:	440b      	add	r3, r1
 8017ab4:	3314      	adds	r3, #20
 8017ab6:	781b      	ldrb	r3, [r3, #0]
 8017ab8:	2b01      	cmp	r3, #1
 8017aba:	d15c      	bne.n	8017b76 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8017abc:	2300      	movs	r3, #0
 8017abe:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8017ac0:	687b      	ldr	r3, [r7, #4]
 8017ac2:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017ac4:	e01c      	b.n	8017b00 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8017ac6:	69fb      	ldr	r3, [r7, #28]
 8017ac8:	895a      	ldrh	r2, [r3, #10]
 8017aca:	69fb      	ldr	r3, [r7, #28]
 8017acc:	891b      	ldrh	r3, [r3, #8]
 8017ace:	429a      	cmp	r2, r3
 8017ad0:	d10a      	bne.n	8017ae8 <etharp_query+0x1c0>
 8017ad2:	69fb      	ldr	r3, [r7, #28]
 8017ad4:	681b      	ldr	r3, [r3, #0]
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d006      	beq.n	8017ae8 <etharp_query+0x1c0>
 8017ada:	4b2a      	ldr	r3, [pc, #168]	; (8017b84 <etharp_query+0x25c>)
 8017adc:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8017ae0:	492f      	ldr	r1, [pc, #188]	; (8017ba0 <etharp_query+0x278>)
 8017ae2:	482a      	ldr	r0, [pc, #168]	; (8017b8c <etharp_query+0x264>)
 8017ae4:	f002 f9f8 	bl	8019ed8 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8017ae8:	69fb      	ldr	r3, [r7, #28]
 8017aea:	7b1b      	ldrb	r3, [r3, #12]
 8017aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017af0:	2b00      	cmp	r3, #0
 8017af2:	d002      	beq.n	8017afa <etharp_query+0x1d2>
        copy_needed = 1;
 8017af4:	2301      	movs	r3, #1
 8017af6:	61bb      	str	r3, [r7, #24]
        break;
 8017af8:	e005      	b.n	8017b06 <etharp_query+0x1de>
      }
      p = p->next;
 8017afa:	69fb      	ldr	r3, [r7, #28]
 8017afc:	681b      	ldr	r3, [r3, #0]
 8017afe:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017b00:	69fb      	ldr	r3, [r7, #28]
 8017b02:	2b00      	cmp	r3, #0
 8017b04:	d1df      	bne.n	8017ac6 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8017b06:	69bb      	ldr	r3, [r7, #24]
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	d007      	beq.n	8017b1c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8017b0c:	687a      	ldr	r2, [r7, #4]
 8017b0e:	f44f 7120 	mov.w	r1, #640	; 0x280
 8017b12:	200e      	movs	r0, #14
 8017b14:	f7f9 fd66 	bl	80115e4 <pbuf_clone>
 8017b18:	61f8      	str	r0, [r7, #28]
 8017b1a:	e004      	b.n	8017b26 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8017b1c:	687b      	ldr	r3, [r7, #4]
 8017b1e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8017b20:	69f8      	ldr	r0, [r7, #28]
 8017b22:	f7f9 fba3 	bl	801126c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8017b26:	69fb      	ldr	r3, [r7, #28]
 8017b28:	2b00      	cmp	r3, #0
 8017b2a:	d021      	beq.n	8017b70 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8017b2c:	7c7a      	ldrb	r2, [r7, #17]
 8017b2e:	4918      	ldr	r1, [pc, #96]	; (8017b90 <etharp_query+0x268>)
 8017b30:	4613      	mov	r3, r2
 8017b32:	005b      	lsls	r3, r3, #1
 8017b34:	4413      	add	r3, r2
 8017b36:	00db      	lsls	r3, r3, #3
 8017b38:	440b      	add	r3, r1
 8017b3a:	681b      	ldr	r3, [r3, #0]
 8017b3c:	2b00      	cmp	r3, #0
 8017b3e:	d00a      	beq.n	8017b56 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8017b40:	7c7a      	ldrb	r2, [r7, #17]
 8017b42:	4913      	ldr	r1, [pc, #76]	; (8017b90 <etharp_query+0x268>)
 8017b44:	4613      	mov	r3, r2
 8017b46:	005b      	lsls	r3, r3, #1
 8017b48:	4413      	add	r3, r2
 8017b4a:	00db      	lsls	r3, r3, #3
 8017b4c:	440b      	add	r3, r1
 8017b4e:	681b      	ldr	r3, [r3, #0]
 8017b50:	4618      	mov	r0, r3
 8017b52:	f7f9 faeb 	bl	801112c <pbuf_free>
      }
      arp_table[i].q = p;
 8017b56:	7c7a      	ldrb	r2, [r7, #17]
 8017b58:	490d      	ldr	r1, [pc, #52]	; (8017b90 <etharp_query+0x268>)
 8017b5a:	4613      	mov	r3, r2
 8017b5c:	005b      	lsls	r3, r3, #1
 8017b5e:	4413      	add	r3, r2
 8017b60:	00db      	lsls	r3, r3, #3
 8017b62:	440b      	add	r3, r1
 8017b64:	69fa      	ldr	r2, [r7, #28]
 8017b66:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8017b68:	2300      	movs	r3, #0
 8017b6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017b6e:	e002      	b.n	8017b76 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8017b70:	23ff      	movs	r3, #255	; 0xff
 8017b72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8017b76:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8017b7a:	4618      	mov	r0, r3
 8017b7c:	3728      	adds	r7, #40	; 0x28
 8017b7e:	46bd      	mov	sp, r7
 8017b80:	bd80      	pop	{r7, pc}
 8017b82:	bf00      	nop
 8017b84:	0801ed54 	.word	0x0801ed54
 8017b88:	0801ef00 	.word	0x0801ef00
 8017b8c:	0801edcc 	.word	0x0801edcc
 8017b90:	2000711c 	.word	0x2000711c
 8017b94:	0801ef10 	.word	0x0801ef10
 8017b98:	0801eef4 	.word	0x0801eef4
 8017b9c:	2000720c 	.word	0x2000720c
 8017ba0:	0801ef38 	.word	0x0801ef38

08017ba4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8017ba4:	b580      	push	{r7, lr}
 8017ba6:	b08a      	sub	sp, #40	; 0x28
 8017ba8:	af02      	add	r7, sp, #8
 8017baa:	60f8      	str	r0, [r7, #12]
 8017bac:	60b9      	str	r1, [r7, #8]
 8017bae:	607a      	str	r2, [r7, #4]
 8017bb0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8017bb2:	2300      	movs	r3, #0
 8017bb4:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017bb6:	68fb      	ldr	r3, [r7, #12]
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d106      	bne.n	8017bca <etharp_raw+0x26>
 8017bbc:	4b3a      	ldr	r3, [pc, #232]	; (8017ca8 <etharp_raw+0x104>)
 8017bbe:	f240 4257 	movw	r2, #1111	; 0x457
 8017bc2:	493a      	ldr	r1, [pc, #232]	; (8017cac <etharp_raw+0x108>)
 8017bc4:	483a      	ldr	r0, [pc, #232]	; (8017cb0 <etharp_raw+0x10c>)
 8017bc6:	f002 f987 	bl	8019ed8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8017bca:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017bce:	211c      	movs	r1, #28
 8017bd0:	200e      	movs	r0, #14
 8017bd2:	f7f8 ffc7 	bl	8010b64 <pbuf_alloc>
 8017bd6:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8017bd8:	69bb      	ldr	r3, [r7, #24]
 8017bda:	2b00      	cmp	r3, #0
 8017bdc:	d102      	bne.n	8017be4 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8017bde:	f04f 33ff 	mov.w	r3, #4294967295
 8017be2:	e05d      	b.n	8017ca0 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8017be4:	69bb      	ldr	r3, [r7, #24]
 8017be6:	895b      	ldrh	r3, [r3, #10]
 8017be8:	2b1b      	cmp	r3, #27
 8017bea:	d806      	bhi.n	8017bfa <etharp_raw+0x56>
 8017bec:	4b2e      	ldr	r3, [pc, #184]	; (8017ca8 <etharp_raw+0x104>)
 8017bee:	f240 4262 	movw	r2, #1122	; 0x462
 8017bf2:	4930      	ldr	r1, [pc, #192]	; (8017cb4 <etharp_raw+0x110>)
 8017bf4:	482e      	ldr	r0, [pc, #184]	; (8017cb0 <etharp_raw+0x10c>)
 8017bf6:	f002 f96f 	bl	8019ed8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8017bfa:	69bb      	ldr	r3, [r7, #24]
 8017bfc:	685b      	ldr	r3, [r3, #4]
 8017bfe:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8017c00:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8017c02:	4618      	mov	r0, r3
 8017c04:	f7f7 feae 	bl	800f964 <lwip_htons>
 8017c08:	4603      	mov	r3, r0
 8017c0a:	461a      	mov	r2, r3
 8017c0c:	697b      	ldr	r3, [r7, #20]
 8017c0e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8017c10:	68fb      	ldr	r3, [r7, #12]
 8017c12:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8017c16:	2b06      	cmp	r3, #6
 8017c18:	d006      	beq.n	8017c28 <etharp_raw+0x84>
 8017c1a:	4b23      	ldr	r3, [pc, #140]	; (8017ca8 <etharp_raw+0x104>)
 8017c1c:	f240 4269 	movw	r2, #1129	; 0x469
 8017c20:	4925      	ldr	r1, [pc, #148]	; (8017cb8 <etharp_raw+0x114>)
 8017c22:	4823      	ldr	r0, [pc, #140]	; (8017cb0 <etharp_raw+0x10c>)
 8017c24:	f002 f958 	bl	8019ed8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8017c28:	697b      	ldr	r3, [r7, #20]
 8017c2a:	3308      	adds	r3, #8
 8017c2c:	2206      	movs	r2, #6
 8017c2e:	6839      	ldr	r1, [r7, #0]
 8017c30:	4618      	mov	r0, r3
 8017c32:	f002 fb20 	bl	801a276 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8017c36:	697b      	ldr	r3, [r7, #20]
 8017c38:	3312      	adds	r3, #18
 8017c3a:	2206      	movs	r2, #6
 8017c3c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017c3e:	4618      	mov	r0, r3
 8017c40:	f002 fb19 	bl	801a276 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8017c44:	697b      	ldr	r3, [r7, #20]
 8017c46:	330e      	adds	r3, #14
 8017c48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017c4a:	6812      	ldr	r2, [r2, #0]
 8017c4c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8017c4e:	697b      	ldr	r3, [r7, #20]
 8017c50:	3318      	adds	r3, #24
 8017c52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017c54:	6812      	ldr	r2, [r2, #0]
 8017c56:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8017c58:	697b      	ldr	r3, [r7, #20]
 8017c5a:	2200      	movs	r2, #0
 8017c5c:	701a      	strb	r2, [r3, #0]
 8017c5e:	2200      	movs	r2, #0
 8017c60:	f042 0201 	orr.w	r2, r2, #1
 8017c64:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8017c66:	697b      	ldr	r3, [r7, #20]
 8017c68:	2200      	movs	r2, #0
 8017c6a:	f042 0208 	orr.w	r2, r2, #8
 8017c6e:	709a      	strb	r2, [r3, #2]
 8017c70:	2200      	movs	r2, #0
 8017c72:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8017c74:	697b      	ldr	r3, [r7, #20]
 8017c76:	2206      	movs	r2, #6
 8017c78:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8017c7a:	697b      	ldr	r3, [r7, #20]
 8017c7c:	2204      	movs	r2, #4
 8017c7e:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8017c80:	f640 0306 	movw	r3, #2054	; 0x806
 8017c84:	9300      	str	r3, [sp, #0]
 8017c86:	687b      	ldr	r3, [r7, #4]
 8017c88:	68ba      	ldr	r2, [r7, #8]
 8017c8a:	69b9      	ldr	r1, [r7, #24]
 8017c8c:	68f8      	ldr	r0, [r7, #12]
 8017c8e:	f001 fba1 	bl	80193d4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8017c92:	69b8      	ldr	r0, [r7, #24]
 8017c94:	f7f9 fa4a 	bl	801112c <pbuf_free>
  p = NULL;
 8017c98:	2300      	movs	r3, #0
 8017c9a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8017c9c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8017ca0:	4618      	mov	r0, r3
 8017ca2:	3720      	adds	r7, #32
 8017ca4:	46bd      	mov	sp, r7
 8017ca6:	bd80      	pop	{r7, pc}
 8017ca8:	0801ed54 	.word	0x0801ed54
 8017cac:	0801eea4 	.word	0x0801eea4
 8017cb0:	0801edcc 	.word	0x0801edcc
 8017cb4:	0801ef54 	.word	0x0801ef54
 8017cb8:	0801ef88 	.word	0x0801ef88

08017cbc <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8017cbc:	b580      	push	{r7, lr}
 8017cbe:	b088      	sub	sp, #32
 8017cc0:	af04      	add	r7, sp, #16
 8017cc2:	60f8      	str	r0, [r7, #12]
 8017cc4:	60b9      	str	r1, [r7, #8]
 8017cc6:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8017cc8:	68fb      	ldr	r3, [r7, #12]
 8017cca:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8017cce:	68fb      	ldr	r3, [r7, #12]
 8017cd0:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8017cd4:	68fb      	ldr	r3, [r7, #12]
 8017cd6:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8017cd8:	2201      	movs	r2, #1
 8017cda:	9203      	str	r2, [sp, #12]
 8017cdc:	68ba      	ldr	r2, [r7, #8]
 8017cde:	9202      	str	r2, [sp, #8]
 8017ce0:	4a06      	ldr	r2, [pc, #24]	; (8017cfc <etharp_request_dst+0x40>)
 8017ce2:	9201      	str	r2, [sp, #4]
 8017ce4:	9300      	str	r3, [sp, #0]
 8017ce6:	4603      	mov	r3, r0
 8017ce8:	687a      	ldr	r2, [r7, #4]
 8017cea:	68f8      	ldr	r0, [r7, #12]
 8017cec:	f7ff ff5a 	bl	8017ba4 <etharp_raw>
 8017cf0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8017cf2:	4618      	mov	r0, r3
 8017cf4:	3710      	adds	r7, #16
 8017cf6:	46bd      	mov	sp, r7
 8017cf8:	bd80      	pop	{r7, pc}
 8017cfa:	bf00      	nop
 8017cfc:	0801f558 	.word	0x0801f558

08017d00 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8017d00:	b580      	push	{r7, lr}
 8017d02:	b082      	sub	sp, #8
 8017d04:	af00      	add	r7, sp, #0
 8017d06:	6078      	str	r0, [r7, #4]
 8017d08:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8017d0a:	4a05      	ldr	r2, [pc, #20]	; (8017d20 <etharp_request+0x20>)
 8017d0c:	6839      	ldr	r1, [r7, #0]
 8017d0e:	6878      	ldr	r0, [r7, #4]
 8017d10:	f7ff ffd4 	bl	8017cbc <etharp_request_dst>
 8017d14:	4603      	mov	r3, r0
}
 8017d16:	4618      	mov	r0, r3
 8017d18:	3708      	adds	r7, #8
 8017d1a:	46bd      	mov	sp, r7
 8017d1c:	bd80      	pop	{r7, pc}
 8017d1e:	bf00      	nop
 8017d20:	0801f550 	.word	0x0801f550

08017d24 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8017d24:	b580      	push	{r7, lr}
 8017d26:	b08e      	sub	sp, #56	; 0x38
 8017d28:	af04      	add	r7, sp, #16
 8017d2a:	6078      	str	r0, [r7, #4]
 8017d2c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8017d2e:	4b87      	ldr	r3, [pc, #540]	; (8017f4c <icmp_input+0x228>)
 8017d30:	689b      	ldr	r3, [r3, #8]
 8017d32:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8017d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d36:	781b      	ldrb	r3, [r3, #0]
 8017d38:	f003 030f 	and.w	r3, r3, #15
 8017d3c:	b2db      	uxtb	r3, r3
 8017d3e:	009b      	lsls	r3, r3, #2
 8017d40:	b2db      	uxtb	r3, r3
 8017d42:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8017d44:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017d46:	2b13      	cmp	r3, #19
 8017d48:	f240 80e8 	bls.w	8017f1c <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8017d4c:	687b      	ldr	r3, [r7, #4]
 8017d4e:	895b      	ldrh	r3, [r3, #10]
 8017d50:	2b03      	cmp	r3, #3
 8017d52:	f240 80e5 	bls.w	8017f20 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8017d56:	687b      	ldr	r3, [r7, #4]
 8017d58:	685b      	ldr	r3, [r3, #4]
 8017d5a:	781b      	ldrb	r3, [r3, #0]
 8017d5c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8017d60:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	f000 80d2 	beq.w	8017f0e <icmp_input+0x1ea>
 8017d6a:	2b08      	cmp	r3, #8
 8017d6c:	f040 80d2 	bne.w	8017f14 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8017d70:	4b77      	ldr	r3, [pc, #476]	; (8017f50 <icmp_input+0x22c>)
 8017d72:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017d74:	4b75      	ldr	r3, [pc, #468]	; (8017f4c <icmp_input+0x228>)
 8017d76:	695b      	ldr	r3, [r3, #20]
 8017d78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017d7c:	2be0      	cmp	r3, #224	; 0xe0
 8017d7e:	f000 80d6 	beq.w	8017f2e <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8017d82:	4b72      	ldr	r3, [pc, #456]	; (8017f4c <icmp_input+0x228>)
 8017d84:	695b      	ldr	r3, [r3, #20]
 8017d86:	4a71      	ldr	r2, [pc, #452]	; (8017f4c <icmp_input+0x228>)
 8017d88:	6812      	ldr	r2, [r2, #0]
 8017d8a:	4611      	mov	r1, r2
 8017d8c:	4618      	mov	r0, r3
 8017d8e:	f000 fc13 	bl	80185b8 <ip4_addr_isbroadcast_u32>
 8017d92:	4603      	mov	r3, r0
 8017d94:	2b00      	cmp	r3, #0
 8017d96:	f040 80cc 	bne.w	8017f32 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8017d9a:	687b      	ldr	r3, [r7, #4]
 8017d9c:	891b      	ldrh	r3, [r3, #8]
 8017d9e:	2b07      	cmp	r3, #7
 8017da0:	f240 80c0 	bls.w	8017f24 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8017da4:	6878      	ldr	r0, [r7, #4]
 8017da6:	f7f7 fe7a 	bl	800fa9e <inet_chksum_pbuf>
 8017daa:	4603      	mov	r3, r0
 8017dac:	2b00      	cmp	r3, #0
 8017dae:	d003      	beq.n	8017db8 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8017db0:	6878      	ldr	r0, [r7, #4]
 8017db2:	f7f9 f9bb 	bl	801112c <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8017db6:	e0c5      	b.n	8017f44 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8017db8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017dba:	330e      	adds	r3, #14
 8017dbc:	4619      	mov	r1, r3
 8017dbe:	6878      	ldr	r0, [r7, #4]
 8017dc0:	f7f9 f91e 	bl	8011000 <pbuf_add_header>
 8017dc4:	4603      	mov	r3, r0
 8017dc6:	2b00      	cmp	r3, #0
 8017dc8:	d04b      	beq.n	8017e62 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8017dca:	687b      	ldr	r3, [r7, #4]
 8017dcc:	891a      	ldrh	r2, [r3, #8]
 8017dce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017dd0:	4413      	add	r3, r2
 8017dd2:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8017dd4:	687b      	ldr	r3, [r7, #4]
 8017dd6:	891b      	ldrh	r3, [r3, #8]
 8017dd8:	8b7a      	ldrh	r2, [r7, #26]
 8017dda:	429a      	cmp	r2, r3
 8017ddc:	f0c0 80ab 	bcc.w	8017f36 <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8017de0:	8b7b      	ldrh	r3, [r7, #26]
 8017de2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017de6:	4619      	mov	r1, r3
 8017de8:	200e      	movs	r0, #14
 8017dea:	f7f8 febb 	bl	8010b64 <pbuf_alloc>
 8017dee:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8017df0:	697b      	ldr	r3, [r7, #20]
 8017df2:	2b00      	cmp	r3, #0
 8017df4:	f000 80a1 	beq.w	8017f3a <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8017df8:	697b      	ldr	r3, [r7, #20]
 8017dfa:	895b      	ldrh	r3, [r3, #10]
 8017dfc:	461a      	mov	r2, r3
 8017dfe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017e00:	3308      	adds	r3, #8
 8017e02:	429a      	cmp	r2, r3
 8017e04:	d203      	bcs.n	8017e0e <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8017e06:	6978      	ldr	r0, [r7, #20]
 8017e08:	f7f9 f990 	bl	801112c <pbuf_free>
          goto icmperr;
 8017e0c:	e096      	b.n	8017f3c <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8017e0e:	697b      	ldr	r3, [r7, #20]
 8017e10:	685b      	ldr	r3, [r3, #4]
 8017e12:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8017e14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017e16:	4618      	mov	r0, r3
 8017e18:	f002 fa2d 	bl	801a276 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8017e1c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017e1e:	4619      	mov	r1, r3
 8017e20:	6978      	ldr	r0, [r7, #20]
 8017e22:	f7f9 f8fd 	bl	8011020 <pbuf_remove_header>
 8017e26:	4603      	mov	r3, r0
 8017e28:	2b00      	cmp	r3, #0
 8017e2a:	d009      	beq.n	8017e40 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8017e2c:	4b49      	ldr	r3, [pc, #292]	; (8017f54 <icmp_input+0x230>)
 8017e2e:	22b6      	movs	r2, #182	; 0xb6
 8017e30:	4949      	ldr	r1, [pc, #292]	; (8017f58 <icmp_input+0x234>)
 8017e32:	484a      	ldr	r0, [pc, #296]	; (8017f5c <icmp_input+0x238>)
 8017e34:	f002 f850 	bl	8019ed8 <iprintf>
          pbuf_free(r);
 8017e38:	6978      	ldr	r0, [r7, #20]
 8017e3a:	f7f9 f977 	bl	801112c <pbuf_free>
          goto icmperr;
 8017e3e:	e07d      	b.n	8017f3c <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8017e40:	6879      	ldr	r1, [r7, #4]
 8017e42:	6978      	ldr	r0, [r7, #20]
 8017e44:	f7f9 fa8a 	bl	801135c <pbuf_copy>
 8017e48:	4603      	mov	r3, r0
 8017e4a:	2b00      	cmp	r3, #0
 8017e4c:	d003      	beq.n	8017e56 <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8017e4e:	6978      	ldr	r0, [r7, #20]
 8017e50:	f7f9 f96c 	bl	801112c <pbuf_free>
          goto icmperr;
 8017e54:	e072      	b.n	8017f3c <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 8017e56:	6878      	ldr	r0, [r7, #4]
 8017e58:	f7f9 f968 	bl	801112c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8017e5c:	697b      	ldr	r3, [r7, #20]
 8017e5e:	607b      	str	r3, [r7, #4]
 8017e60:	e00f      	b.n	8017e82 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8017e62:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017e64:	330e      	adds	r3, #14
 8017e66:	4619      	mov	r1, r3
 8017e68:	6878      	ldr	r0, [r7, #4]
 8017e6a:	f7f9 f8d9 	bl	8011020 <pbuf_remove_header>
 8017e6e:	4603      	mov	r3, r0
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d006      	beq.n	8017e82 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8017e74:	4b37      	ldr	r3, [pc, #220]	; (8017f54 <icmp_input+0x230>)
 8017e76:	22c7      	movs	r2, #199	; 0xc7
 8017e78:	4939      	ldr	r1, [pc, #228]	; (8017f60 <icmp_input+0x23c>)
 8017e7a:	4838      	ldr	r0, [pc, #224]	; (8017f5c <icmp_input+0x238>)
 8017e7c:	f002 f82c 	bl	8019ed8 <iprintf>
          goto icmperr;
 8017e80:	e05c      	b.n	8017f3c <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	685b      	ldr	r3, [r3, #4]
 8017e86:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8017e88:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017e8a:	4619      	mov	r1, r3
 8017e8c:	6878      	ldr	r0, [r7, #4]
 8017e8e:	f7f9 f8b7 	bl	8011000 <pbuf_add_header>
 8017e92:	4603      	mov	r3, r0
 8017e94:	2b00      	cmp	r3, #0
 8017e96:	d13c      	bne.n	8017f12 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8017e98:	687b      	ldr	r3, [r7, #4]
 8017e9a:	685b      	ldr	r3, [r3, #4]
 8017e9c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8017e9e:	69fb      	ldr	r3, [r7, #28]
 8017ea0:	681a      	ldr	r2, [r3, #0]
 8017ea2:	68fb      	ldr	r3, [r7, #12]
 8017ea4:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8017ea6:	4b29      	ldr	r3, [pc, #164]	; (8017f4c <icmp_input+0x228>)
 8017ea8:	691a      	ldr	r2, [r3, #16]
 8017eaa:	68fb      	ldr	r3, [r7, #12]
 8017eac:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8017eae:	693b      	ldr	r3, [r7, #16]
 8017eb0:	2200      	movs	r2, #0
 8017eb2:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8017eb4:	693b      	ldr	r3, [r7, #16]
 8017eb6:	885b      	ldrh	r3, [r3, #2]
 8017eb8:	b29b      	uxth	r3, r3
 8017eba:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8017ebe:	4293      	cmp	r3, r2
 8017ec0:	d907      	bls.n	8017ed2 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8017ec2:	693b      	ldr	r3, [r7, #16]
 8017ec4:	885b      	ldrh	r3, [r3, #2]
 8017ec6:	b29b      	uxth	r3, r3
 8017ec8:	3309      	adds	r3, #9
 8017eca:	b29a      	uxth	r2, r3
 8017ecc:	693b      	ldr	r3, [r7, #16]
 8017ece:	805a      	strh	r2, [r3, #2]
 8017ed0:	e006      	b.n	8017ee0 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8017ed2:	693b      	ldr	r3, [r7, #16]
 8017ed4:	885b      	ldrh	r3, [r3, #2]
 8017ed6:	b29b      	uxth	r3, r3
 8017ed8:	3308      	adds	r3, #8
 8017eda:	b29a      	uxth	r2, r3
 8017edc:	693b      	ldr	r3, [r7, #16]
 8017ede:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8017ee0:	68fb      	ldr	r3, [r7, #12]
 8017ee2:	22ff      	movs	r2, #255	; 0xff
 8017ee4:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8017ee6:	68fb      	ldr	r3, [r7, #12]
 8017ee8:	2200      	movs	r2, #0
 8017eea:	729a      	strb	r2, [r3, #10]
 8017eec:	2200      	movs	r2, #0
 8017eee:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8017ef0:	683b      	ldr	r3, [r7, #0]
 8017ef2:	9302      	str	r3, [sp, #8]
 8017ef4:	2301      	movs	r3, #1
 8017ef6:	9301      	str	r3, [sp, #4]
 8017ef8:	2300      	movs	r3, #0
 8017efa:	9300      	str	r3, [sp, #0]
 8017efc:	23ff      	movs	r3, #255	; 0xff
 8017efe:	2200      	movs	r2, #0
 8017f00:	69f9      	ldr	r1, [r7, #28]
 8017f02:	6878      	ldr	r0, [r7, #4]
 8017f04:	f000 fa80 	bl	8018408 <ip4_output_if>
 8017f08:	4603      	mov	r3, r0
 8017f0a:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8017f0c:	e001      	b.n	8017f12 <icmp_input+0x1ee>
      break;
 8017f0e:	bf00      	nop
 8017f10:	e000      	b.n	8017f14 <icmp_input+0x1f0>
      break;
 8017f12:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8017f14:	6878      	ldr	r0, [r7, #4]
 8017f16:	f7f9 f909 	bl	801112c <pbuf_free>
  return;
 8017f1a:	e013      	b.n	8017f44 <icmp_input+0x220>
    goto lenerr;
 8017f1c:	bf00      	nop
 8017f1e:	e002      	b.n	8017f26 <icmp_input+0x202>
    goto lenerr;
 8017f20:	bf00      	nop
 8017f22:	e000      	b.n	8017f26 <icmp_input+0x202>
        goto lenerr;
 8017f24:	bf00      	nop
lenerr:
  pbuf_free(p);
 8017f26:	6878      	ldr	r0, [r7, #4]
 8017f28:	f7f9 f900 	bl	801112c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8017f2c:	e00a      	b.n	8017f44 <icmp_input+0x220>
        goto icmperr;
 8017f2e:	bf00      	nop
 8017f30:	e004      	b.n	8017f3c <icmp_input+0x218>
        goto icmperr;
 8017f32:	bf00      	nop
 8017f34:	e002      	b.n	8017f3c <icmp_input+0x218>
          goto icmperr;
 8017f36:	bf00      	nop
 8017f38:	e000      	b.n	8017f3c <icmp_input+0x218>
          goto icmperr;
 8017f3a:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8017f3c:	6878      	ldr	r0, [r7, #4]
 8017f3e:	f7f9 f8f5 	bl	801112c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8017f42:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8017f44:	3728      	adds	r7, #40	; 0x28
 8017f46:	46bd      	mov	sp, r7
 8017f48:	bd80      	pop	{r7, pc}
 8017f4a:	bf00      	nop
 8017f4c:	200007e0 	.word	0x200007e0
 8017f50:	200007f4 	.word	0x200007f4
 8017f54:	0801efcc 	.word	0x0801efcc
 8017f58:	0801f004 	.word	0x0801f004
 8017f5c:	0801f03c 	.word	0x0801f03c
 8017f60:	0801f064 	.word	0x0801f064

08017f64 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8017f64:	b580      	push	{r7, lr}
 8017f66:	b082      	sub	sp, #8
 8017f68:	af00      	add	r7, sp, #0
 8017f6a:	6078      	str	r0, [r7, #4]
 8017f6c:	460b      	mov	r3, r1
 8017f6e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8017f70:	78fb      	ldrb	r3, [r7, #3]
 8017f72:	461a      	mov	r2, r3
 8017f74:	2103      	movs	r1, #3
 8017f76:	6878      	ldr	r0, [r7, #4]
 8017f78:	f000 f814 	bl	8017fa4 <icmp_send_response>
}
 8017f7c:	bf00      	nop
 8017f7e:	3708      	adds	r7, #8
 8017f80:	46bd      	mov	sp, r7
 8017f82:	bd80      	pop	{r7, pc}

08017f84 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8017f84:	b580      	push	{r7, lr}
 8017f86:	b082      	sub	sp, #8
 8017f88:	af00      	add	r7, sp, #0
 8017f8a:	6078      	str	r0, [r7, #4]
 8017f8c:	460b      	mov	r3, r1
 8017f8e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8017f90:	78fb      	ldrb	r3, [r7, #3]
 8017f92:	461a      	mov	r2, r3
 8017f94:	210b      	movs	r1, #11
 8017f96:	6878      	ldr	r0, [r7, #4]
 8017f98:	f000 f804 	bl	8017fa4 <icmp_send_response>
}
 8017f9c:	bf00      	nop
 8017f9e:	3708      	adds	r7, #8
 8017fa0:	46bd      	mov	sp, r7
 8017fa2:	bd80      	pop	{r7, pc}

08017fa4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8017fa4:	b580      	push	{r7, lr}
 8017fa6:	b08c      	sub	sp, #48	; 0x30
 8017fa8:	af04      	add	r7, sp, #16
 8017faa:	6078      	str	r0, [r7, #4]
 8017fac:	460b      	mov	r3, r1
 8017fae:	70fb      	strb	r3, [r7, #3]
 8017fb0:	4613      	mov	r3, r2
 8017fb2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8017fb4:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017fb8:	2124      	movs	r1, #36	; 0x24
 8017fba:	2022      	movs	r0, #34	; 0x22
 8017fbc:	f7f8 fdd2 	bl	8010b64 <pbuf_alloc>
 8017fc0:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8017fc2:	69fb      	ldr	r3, [r7, #28]
 8017fc4:	2b00      	cmp	r3, #0
 8017fc6:	d056      	beq.n	8018076 <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8017fc8:	69fb      	ldr	r3, [r7, #28]
 8017fca:	895b      	ldrh	r3, [r3, #10]
 8017fcc:	2b23      	cmp	r3, #35	; 0x23
 8017fce:	d806      	bhi.n	8017fde <icmp_send_response+0x3a>
 8017fd0:	4b2b      	ldr	r3, [pc, #172]	; (8018080 <icmp_send_response+0xdc>)
 8017fd2:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8017fd6:	492b      	ldr	r1, [pc, #172]	; (8018084 <icmp_send_response+0xe0>)
 8017fd8:	482b      	ldr	r0, [pc, #172]	; (8018088 <icmp_send_response+0xe4>)
 8017fda:	f001 ff7d 	bl	8019ed8 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8017fde:	687b      	ldr	r3, [r7, #4]
 8017fe0:	685b      	ldr	r3, [r3, #4]
 8017fe2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8017fe4:	69fb      	ldr	r3, [r7, #28]
 8017fe6:	685b      	ldr	r3, [r3, #4]
 8017fe8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8017fea:	697b      	ldr	r3, [r7, #20]
 8017fec:	78fa      	ldrb	r2, [r7, #3]
 8017fee:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8017ff0:	697b      	ldr	r3, [r7, #20]
 8017ff2:	78ba      	ldrb	r2, [r7, #2]
 8017ff4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8017ff6:	697b      	ldr	r3, [r7, #20]
 8017ff8:	2200      	movs	r2, #0
 8017ffa:	711a      	strb	r2, [r3, #4]
 8017ffc:	2200      	movs	r2, #0
 8017ffe:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8018000:	697b      	ldr	r3, [r7, #20]
 8018002:	2200      	movs	r2, #0
 8018004:	719a      	strb	r2, [r3, #6]
 8018006:	2200      	movs	r2, #0
 8018008:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801800a:	69fb      	ldr	r3, [r7, #28]
 801800c:	685b      	ldr	r3, [r3, #4]
 801800e:	f103 0008 	add.w	r0, r3, #8
 8018012:	687b      	ldr	r3, [r7, #4]
 8018014:	685b      	ldr	r3, [r3, #4]
 8018016:	221c      	movs	r2, #28
 8018018:	4619      	mov	r1, r3
 801801a:	f002 f92c 	bl	801a276 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801801e:	69bb      	ldr	r3, [r7, #24]
 8018020:	68db      	ldr	r3, [r3, #12]
 8018022:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8018024:	f107 030c 	add.w	r3, r7, #12
 8018028:	4618      	mov	r0, r3
 801802a:	f000 f82f 	bl	801808c <ip4_route>
 801802e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8018030:	693b      	ldr	r3, [r7, #16]
 8018032:	2b00      	cmp	r3, #0
 8018034:	d01b      	beq.n	801806e <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8018036:	697b      	ldr	r3, [r7, #20]
 8018038:	2200      	movs	r2, #0
 801803a:	709a      	strb	r2, [r3, #2]
 801803c:	2200      	movs	r2, #0
 801803e:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8018040:	69fb      	ldr	r3, [r7, #28]
 8018042:	895b      	ldrh	r3, [r3, #10]
 8018044:	4619      	mov	r1, r3
 8018046:	6978      	ldr	r0, [r7, #20]
 8018048:	f7f7 fd17 	bl	800fa7a <inet_chksum>
 801804c:	4603      	mov	r3, r0
 801804e:	461a      	mov	r2, r3
 8018050:	697b      	ldr	r3, [r7, #20]
 8018052:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8018054:	f107 020c 	add.w	r2, r7, #12
 8018058:	693b      	ldr	r3, [r7, #16]
 801805a:	9302      	str	r3, [sp, #8]
 801805c:	2301      	movs	r3, #1
 801805e:	9301      	str	r3, [sp, #4]
 8018060:	2300      	movs	r3, #0
 8018062:	9300      	str	r3, [sp, #0]
 8018064:	23ff      	movs	r3, #255	; 0xff
 8018066:	2100      	movs	r1, #0
 8018068:	69f8      	ldr	r0, [r7, #28]
 801806a:	f000 f9cd 	bl	8018408 <ip4_output_if>
  }
  pbuf_free(q);
 801806e:	69f8      	ldr	r0, [r7, #28]
 8018070:	f7f9 f85c 	bl	801112c <pbuf_free>
 8018074:	e000      	b.n	8018078 <icmp_send_response+0xd4>
    return;
 8018076:	bf00      	nop
}
 8018078:	3720      	adds	r7, #32
 801807a:	46bd      	mov	sp, r7
 801807c:	bd80      	pop	{r7, pc}
 801807e:	bf00      	nop
 8018080:	0801efcc 	.word	0x0801efcc
 8018084:	0801f098 	.word	0x0801f098
 8018088:	0801f03c 	.word	0x0801f03c

0801808c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801808c:	b480      	push	{r7}
 801808e:	b085      	sub	sp, #20
 8018090:	af00      	add	r7, sp, #0
 8018092:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8018094:	4b33      	ldr	r3, [pc, #204]	; (8018164 <ip4_route+0xd8>)
 8018096:	681b      	ldr	r3, [r3, #0]
 8018098:	60fb      	str	r3, [r7, #12]
 801809a:	e036      	b.n	801810a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801809c:	68fb      	ldr	r3, [r7, #12]
 801809e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80180a2:	f003 0301 	and.w	r3, r3, #1
 80180a6:	b2db      	uxtb	r3, r3
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	d02b      	beq.n	8018104 <ip4_route+0x78>
 80180ac:	68fb      	ldr	r3, [r7, #12]
 80180ae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80180b2:	089b      	lsrs	r3, r3, #2
 80180b4:	f003 0301 	and.w	r3, r3, #1
 80180b8:	b2db      	uxtb	r3, r3
 80180ba:	2b00      	cmp	r3, #0
 80180bc:	d022      	beq.n	8018104 <ip4_route+0x78>
 80180be:	68fb      	ldr	r3, [r7, #12]
 80180c0:	3304      	adds	r3, #4
 80180c2:	681b      	ldr	r3, [r3, #0]
 80180c4:	2b00      	cmp	r3, #0
 80180c6:	d01d      	beq.n	8018104 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80180c8:	687b      	ldr	r3, [r7, #4]
 80180ca:	681a      	ldr	r2, [r3, #0]
 80180cc:	68fb      	ldr	r3, [r7, #12]
 80180ce:	3304      	adds	r3, #4
 80180d0:	681b      	ldr	r3, [r3, #0]
 80180d2:	405a      	eors	r2, r3
 80180d4:	68fb      	ldr	r3, [r7, #12]
 80180d6:	3308      	adds	r3, #8
 80180d8:	681b      	ldr	r3, [r3, #0]
 80180da:	4013      	ands	r3, r2
 80180dc:	2b00      	cmp	r3, #0
 80180de:	d101      	bne.n	80180e4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80180e0:	68fb      	ldr	r3, [r7, #12]
 80180e2:	e038      	b.n	8018156 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80180e4:	68fb      	ldr	r3, [r7, #12]
 80180e6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80180ea:	f003 0302 	and.w	r3, r3, #2
 80180ee:	2b00      	cmp	r3, #0
 80180f0:	d108      	bne.n	8018104 <ip4_route+0x78>
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	681a      	ldr	r2, [r3, #0]
 80180f6:	68fb      	ldr	r3, [r7, #12]
 80180f8:	330c      	adds	r3, #12
 80180fa:	681b      	ldr	r3, [r3, #0]
 80180fc:	429a      	cmp	r2, r3
 80180fe:	d101      	bne.n	8018104 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8018100:	68fb      	ldr	r3, [r7, #12]
 8018102:	e028      	b.n	8018156 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8018104:	68fb      	ldr	r3, [r7, #12]
 8018106:	681b      	ldr	r3, [r3, #0]
 8018108:	60fb      	str	r3, [r7, #12]
 801810a:	68fb      	ldr	r3, [r7, #12]
 801810c:	2b00      	cmp	r3, #0
 801810e:	d1c5      	bne.n	801809c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018110:	4b15      	ldr	r3, [pc, #84]	; (8018168 <ip4_route+0xdc>)
 8018112:	681b      	ldr	r3, [r3, #0]
 8018114:	2b00      	cmp	r3, #0
 8018116:	d01a      	beq.n	801814e <ip4_route+0xc2>
 8018118:	4b13      	ldr	r3, [pc, #76]	; (8018168 <ip4_route+0xdc>)
 801811a:	681b      	ldr	r3, [r3, #0]
 801811c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018120:	f003 0301 	and.w	r3, r3, #1
 8018124:	2b00      	cmp	r3, #0
 8018126:	d012      	beq.n	801814e <ip4_route+0xc2>
 8018128:	4b0f      	ldr	r3, [pc, #60]	; (8018168 <ip4_route+0xdc>)
 801812a:	681b      	ldr	r3, [r3, #0]
 801812c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018130:	f003 0304 	and.w	r3, r3, #4
 8018134:	2b00      	cmp	r3, #0
 8018136:	d00a      	beq.n	801814e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018138:	4b0b      	ldr	r3, [pc, #44]	; (8018168 <ip4_route+0xdc>)
 801813a:	681b      	ldr	r3, [r3, #0]
 801813c:	3304      	adds	r3, #4
 801813e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018140:	2b00      	cmp	r3, #0
 8018142:	d004      	beq.n	801814e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018144:	687b      	ldr	r3, [r7, #4]
 8018146:	681b      	ldr	r3, [r3, #0]
 8018148:	b2db      	uxtb	r3, r3
 801814a:	2b7f      	cmp	r3, #127	; 0x7f
 801814c:	d101      	bne.n	8018152 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801814e:	2300      	movs	r3, #0
 8018150:	e001      	b.n	8018156 <ip4_route+0xca>
  }

  return netif_default;
 8018152:	4b05      	ldr	r3, [pc, #20]	; (8018168 <ip4_route+0xdc>)
 8018154:	681b      	ldr	r3, [r3, #0]
}
 8018156:	4618      	mov	r0, r3
 8018158:	3714      	adds	r7, #20
 801815a:	46bd      	mov	sp, r7
 801815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018160:	4770      	bx	lr
 8018162:	bf00      	nop
 8018164:	200070b0 	.word	0x200070b0
 8018168:	200070b4 	.word	0x200070b4

0801816c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801816c:	b580      	push	{r7, lr}
 801816e:	b082      	sub	sp, #8
 8018170:	af00      	add	r7, sp, #0
 8018172:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8018174:	687b      	ldr	r3, [r7, #4]
 8018176:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801817a:	f003 0301 	and.w	r3, r3, #1
 801817e:	b2db      	uxtb	r3, r3
 8018180:	2b00      	cmp	r3, #0
 8018182:	d016      	beq.n	80181b2 <ip4_input_accept+0x46>
 8018184:	687b      	ldr	r3, [r7, #4]
 8018186:	3304      	adds	r3, #4
 8018188:	681b      	ldr	r3, [r3, #0]
 801818a:	2b00      	cmp	r3, #0
 801818c:	d011      	beq.n	80181b2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801818e:	4b0b      	ldr	r3, [pc, #44]	; (80181bc <ip4_input_accept+0x50>)
 8018190:	695a      	ldr	r2, [r3, #20]
 8018192:	687b      	ldr	r3, [r7, #4]
 8018194:	3304      	adds	r3, #4
 8018196:	681b      	ldr	r3, [r3, #0]
 8018198:	429a      	cmp	r2, r3
 801819a:	d008      	beq.n	80181ae <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801819c:	4b07      	ldr	r3, [pc, #28]	; (80181bc <ip4_input_accept+0x50>)
 801819e:	695b      	ldr	r3, [r3, #20]
 80181a0:	6879      	ldr	r1, [r7, #4]
 80181a2:	4618      	mov	r0, r3
 80181a4:	f000 fa08 	bl	80185b8 <ip4_addr_isbroadcast_u32>
 80181a8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	d001      	beq.n	80181b2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80181ae:	2301      	movs	r3, #1
 80181b0:	e000      	b.n	80181b4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80181b2:	2300      	movs	r3, #0
}
 80181b4:	4618      	mov	r0, r3
 80181b6:	3708      	adds	r7, #8
 80181b8:	46bd      	mov	sp, r7
 80181ba:	bd80      	pop	{r7, pc}
 80181bc:	200007e0 	.word	0x200007e0

080181c0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80181c0:	b580      	push	{r7, lr}
 80181c2:	b086      	sub	sp, #24
 80181c4:	af00      	add	r7, sp, #0
 80181c6:	6078      	str	r0, [r7, #4]
 80181c8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	685b      	ldr	r3, [r3, #4]
 80181ce:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80181d0:	697b      	ldr	r3, [r7, #20]
 80181d2:	781b      	ldrb	r3, [r3, #0]
 80181d4:	091b      	lsrs	r3, r3, #4
 80181d6:	b2db      	uxtb	r3, r3
 80181d8:	2b04      	cmp	r3, #4
 80181da:	d004      	beq.n	80181e6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80181dc:	6878      	ldr	r0, [r7, #4]
 80181de:	f7f8 ffa5 	bl	801112c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80181e2:	2300      	movs	r3, #0
 80181e4:	e107      	b.n	80183f6 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80181e6:	697b      	ldr	r3, [r7, #20]
 80181e8:	781b      	ldrb	r3, [r3, #0]
 80181ea:	f003 030f 	and.w	r3, r3, #15
 80181ee:	b2db      	uxtb	r3, r3
 80181f0:	009b      	lsls	r3, r3, #2
 80181f2:	b2db      	uxtb	r3, r3
 80181f4:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80181f6:	697b      	ldr	r3, [r7, #20]
 80181f8:	885b      	ldrh	r3, [r3, #2]
 80181fa:	b29b      	uxth	r3, r3
 80181fc:	4618      	mov	r0, r3
 80181fe:	f7f7 fbb1 	bl	800f964 <lwip_htons>
 8018202:	4603      	mov	r3, r0
 8018204:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8018206:	687b      	ldr	r3, [r7, #4]
 8018208:	891b      	ldrh	r3, [r3, #8]
 801820a:	89ba      	ldrh	r2, [r7, #12]
 801820c:	429a      	cmp	r2, r3
 801820e:	d204      	bcs.n	801821a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8018210:	89bb      	ldrh	r3, [r7, #12]
 8018212:	4619      	mov	r1, r3
 8018214:	6878      	ldr	r0, [r7, #4]
 8018216:	f7f8 fe05 	bl	8010e24 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	895b      	ldrh	r3, [r3, #10]
 801821e:	89fa      	ldrh	r2, [r7, #14]
 8018220:	429a      	cmp	r2, r3
 8018222:	d807      	bhi.n	8018234 <ip4_input+0x74>
 8018224:	687b      	ldr	r3, [r7, #4]
 8018226:	891b      	ldrh	r3, [r3, #8]
 8018228:	89ba      	ldrh	r2, [r7, #12]
 801822a:	429a      	cmp	r2, r3
 801822c:	d802      	bhi.n	8018234 <ip4_input+0x74>
 801822e:	89fb      	ldrh	r3, [r7, #14]
 8018230:	2b13      	cmp	r3, #19
 8018232:	d804      	bhi.n	801823e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8018234:	6878      	ldr	r0, [r7, #4]
 8018236:	f7f8 ff79 	bl	801112c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801823a:	2300      	movs	r3, #0
 801823c:	e0db      	b.n	80183f6 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801823e:	697b      	ldr	r3, [r7, #20]
 8018240:	691b      	ldr	r3, [r3, #16]
 8018242:	4a6f      	ldr	r2, [pc, #444]	; (8018400 <ip4_input+0x240>)
 8018244:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8018246:	697b      	ldr	r3, [r7, #20]
 8018248:	68db      	ldr	r3, [r3, #12]
 801824a:	4a6d      	ldr	r2, [pc, #436]	; (8018400 <ip4_input+0x240>)
 801824c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801824e:	4b6c      	ldr	r3, [pc, #432]	; (8018400 <ip4_input+0x240>)
 8018250:	695b      	ldr	r3, [r3, #20]
 8018252:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018256:	2be0      	cmp	r3, #224	; 0xe0
 8018258:	d112      	bne.n	8018280 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801825a:	683b      	ldr	r3, [r7, #0]
 801825c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018260:	f003 0301 	and.w	r3, r3, #1
 8018264:	b2db      	uxtb	r3, r3
 8018266:	2b00      	cmp	r3, #0
 8018268:	d007      	beq.n	801827a <ip4_input+0xba>
 801826a:	683b      	ldr	r3, [r7, #0]
 801826c:	3304      	adds	r3, #4
 801826e:	681b      	ldr	r3, [r3, #0]
 8018270:	2b00      	cmp	r3, #0
 8018272:	d002      	beq.n	801827a <ip4_input+0xba>
      netif = inp;
 8018274:	683b      	ldr	r3, [r7, #0]
 8018276:	613b      	str	r3, [r7, #16]
 8018278:	e02a      	b.n	80182d0 <ip4_input+0x110>
    } else {
      netif = NULL;
 801827a:	2300      	movs	r3, #0
 801827c:	613b      	str	r3, [r7, #16]
 801827e:	e027      	b.n	80182d0 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8018280:	6838      	ldr	r0, [r7, #0]
 8018282:	f7ff ff73 	bl	801816c <ip4_input_accept>
 8018286:	4603      	mov	r3, r0
 8018288:	2b00      	cmp	r3, #0
 801828a:	d002      	beq.n	8018292 <ip4_input+0xd2>
      netif = inp;
 801828c:	683b      	ldr	r3, [r7, #0]
 801828e:	613b      	str	r3, [r7, #16]
 8018290:	e01e      	b.n	80182d0 <ip4_input+0x110>
    } else {
      netif = NULL;
 8018292:	2300      	movs	r3, #0
 8018294:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8018296:	4b5a      	ldr	r3, [pc, #360]	; (8018400 <ip4_input+0x240>)
 8018298:	695b      	ldr	r3, [r3, #20]
 801829a:	b2db      	uxtb	r3, r3
 801829c:	2b7f      	cmp	r3, #127	; 0x7f
 801829e:	d017      	beq.n	80182d0 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 80182a0:	4b58      	ldr	r3, [pc, #352]	; (8018404 <ip4_input+0x244>)
 80182a2:	681b      	ldr	r3, [r3, #0]
 80182a4:	613b      	str	r3, [r7, #16]
 80182a6:	e00e      	b.n	80182c6 <ip4_input+0x106>
          if (netif == inp) {
 80182a8:	693a      	ldr	r2, [r7, #16]
 80182aa:	683b      	ldr	r3, [r7, #0]
 80182ac:	429a      	cmp	r2, r3
 80182ae:	d006      	beq.n	80182be <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80182b0:	6938      	ldr	r0, [r7, #16]
 80182b2:	f7ff ff5b 	bl	801816c <ip4_input_accept>
 80182b6:	4603      	mov	r3, r0
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	d108      	bne.n	80182ce <ip4_input+0x10e>
 80182bc:	e000      	b.n	80182c0 <ip4_input+0x100>
            continue;
 80182be:	bf00      	nop
        NETIF_FOREACH(netif) {
 80182c0:	693b      	ldr	r3, [r7, #16]
 80182c2:	681b      	ldr	r3, [r3, #0]
 80182c4:	613b      	str	r3, [r7, #16]
 80182c6:	693b      	ldr	r3, [r7, #16]
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	d1ed      	bne.n	80182a8 <ip4_input+0xe8>
 80182cc:	e000      	b.n	80182d0 <ip4_input+0x110>
            break;
 80182ce:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80182d0:	4b4b      	ldr	r3, [pc, #300]	; (8018400 <ip4_input+0x240>)
 80182d2:	691b      	ldr	r3, [r3, #16]
 80182d4:	6839      	ldr	r1, [r7, #0]
 80182d6:	4618      	mov	r0, r3
 80182d8:	f000 f96e 	bl	80185b8 <ip4_addr_isbroadcast_u32>
 80182dc:	4603      	mov	r3, r0
 80182de:	2b00      	cmp	r3, #0
 80182e0:	d105      	bne.n	80182ee <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80182e2:	4b47      	ldr	r3, [pc, #284]	; (8018400 <ip4_input+0x240>)
 80182e4:	691b      	ldr	r3, [r3, #16]
 80182e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80182ea:	2be0      	cmp	r3, #224	; 0xe0
 80182ec:	d104      	bne.n	80182f8 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80182ee:	6878      	ldr	r0, [r7, #4]
 80182f0:	f7f8 ff1c 	bl	801112c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80182f4:	2300      	movs	r3, #0
 80182f6:	e07e      	b.n	80183f6 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80182f8:	693b      	ldr	r3, [r7, #16]
 80182fa:	2b00      	cmp	r3, #0
 80182fc:	d104      	bne.n	8018308 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80182fe:	6878      	ldr	r0, [r7, #4]
 8018300:	f7f8 ff14 	bl	801112c <pbuf_free>
    return ERR_OK;
 8018304:	2300      	movs	r3, #0
 8018306:	e076      	b.n	80183f6 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8018308:	697b      	ldr	r3, [r7, #20]
 801830a:	88db      	ldrh	r3, [r3, #6]
 801830c:	b29b      	uxth	r3, r3
 801830e:	461a      	mov	r2, r3
 8018310:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8018314:	4013      	ands	r3, r2
 8018316:	2b00      	cmp	r3, #0
 8018318:	d00b      	beq.n	8018332 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801831a:	6878      	ldr	r0, [r7, #4]
 801831c:	f000 fc92 	bl	8018c44 <ip4_reass>
 8018320:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8018322:	687b      	ldr	r3, [r7, #4]
 8018324:	2b00      	cmp	r3, #0
 8018326:	d101      	bne.n	801832c <ip4_input+0x16c>
      return ERR_OK;
 8018328:	2300      	movs	r3, #0
 801832a:	e064      	b.n	80183f6 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801832c:	687b      	ldr	r3, [r7, #4]
 801832e:	685b      	ldr	r3, [r3, #4]
 8018330:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8018332:	4a33      	ldr	r2, [pc, #204]	; (8018400 <ip4_input+0x240>)
 8018334:	693b      	ldr	r3, [r7, #16]
 8018336:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8018338:	4a31      	ldr	r2, [pc, #196]	; (8018400 <ip4_input+0x240>)
 801833a:	683b      	ldr	r3, [r7, #0]
 801833c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801833e:	4a30      	ldr	r2, [pc, #192]	; (8018400 <ip4_input+0x240>)
 8018340:	697b      	ldr	r3, [r7, #20]
 8018342:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8018344:	697b      	ldr	r3, [r7, #20]
 8018346:	781b      	ldrb	r3, [r3, #0]
 8018348:	f003 030f 	and.w	r3, r3, #15
 801834c:	b2db      	uxtb	r3, r3
 801834e:	009b      	lsls	r3, r3, #2
 8018350:	b2db      	uxtb	r3, r3
 8018352:	b29a      	uxth	r2, r3
 8018354:	4b2a      	ldr	r3, [pc, #168]	; (8018400 <ip4_input+0x240>)
 8018356:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8018358:	89fb      	ldrh	r3, [r7, #14]
 801835a:	4619      	mov	r1, r3
 801835c:	6878      	ldr	r0, [r7, #4]
 801835e:	f7f8 fe5f 	bl	8011020 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8018362:	697b      	ldr	r3, [r7, #20]
 8018364:	7a5b      	ldrb	r3, [r3, #9]
 8018366:	2b11      	cmp	r3, #17
 8018368:	d006      	beq.n	8018378 <ip4_input+0x1b8>
 801836a:	2b11      	cmp	r3, #17
 801836c:	dc13      	bgt.n	8018396 <ip4_input+0x1d6>
 801836e:	2b01      	cmp	r3, #1
 8018370:	d00c      	beq.n	801838c <ip4_input+0x1cc>
 8018372:	2b06      	cmp	r3, #6
 8018374:	d005      	beq.n	8018382 <ip4_input+0x1c2>
 8018376:	e00e      	b.n	8018396 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8018378:	6839      	ldr	r1, [r7, #0]
 801837a:	6878      	ldr	r0, [r7, #4]
 801837c:	f7fe fc42 	bl	8016c04 <udp_input>
        break;
 8018380:	e026      	b.n	80183d0 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8018382:	6839      	ldr	r1, [r7, #0]
 8018384:	6878      	ldr	r0, [r7, #4]
 8018386:	f7fa fcfd 	bl	8012d84 <tcp_input>
        break;
 801838a:	e021      	b.n	80183d0 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801838c:	6839      	ldr	r1, [r7, #0]
 801838e:	6878      	ldr	r0, [r7, #4]
 8018390:	f7ff fcc8 	bl	8017d24 <icmp_input>
        break;
 8018394:	e01c      	b.n	80183d0 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8018396:	4b1a      	ldr	r3, [pc, #104]	; (8018400 <ip4_input+0x240>)
 8018398:	695b      	ldr	r3, [r3, #20]
 801839a:	6939      	ldr	r1, [r7, #16]
 801839c:	4618      	mov	r0, r3
 801839e:	f000 f90b 	bl	80185b8 <ip4_addr_isbroadcast_u32>
 80183a2:	4603      	mov	r3, r0
 80183a4:	2b00      	cmp	r3, #0
 80183a6:	d10f      	bne.n	80183c8 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80183a8:	4b15      	ldr	r3, [pc, #84]	; (8018400 <ip4_input+0x240>)
 80183aa:	695b      	ldr	r3, [r3, #20]
 80183ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80183b0:	2be0      	cmp	r3, #224	; 0xe0
 80183b2:	d009      	beq.n	80183c8 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80183b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80183b8:	4619      	mov	r1, r3
 80183ba:	6878      	ldr	r0, [r7, #4]
 80183bc:	f7f8 fea3 	bl	8011106 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80183c0:	2102      	movs	r1, #2
 80183c2:	6878      	ldr	r0, [r7, #4]
 80183c4:	f7ff fdce 	bl	8017f64 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80183c8:	6878      	ldr	r0, [r7, #4]
 80183ca:	f7f8 feaf 	bl	801112c <pbuf_free>
        break;
 80183ce:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80183d0:	4b0b      	ldr	r3, [pc, #44]	; (8018400 <ip4_input+0x240>)
 80183d2:	2200      	movs	r2, #0
 80183d4:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80183d6:	4b0a      	ldr	r3, [pc, #40]	; (8018400 <ip4_input+0x240>)
 80183d8:	2200      	movs	r2, #0
 80183da:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80183dc:	4b08      	ldr	r3, [pc, #32]	; (8018400 <ip4_input+0x240>)
 80183de:	2200      	movs	r2, #0
 80183e0:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80183e2:	4b07      	ldr	r3, [pc, #28]	; (8018400 <ip4_input+0x240>)
 80183e4:	2200      	movs	r2, #0
 80183e6:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80183e8:	4b05      	ldr	r3, [pc, #20]	; (8018400 <ip4_input+0x240>)
 80183ea:	2200      	movs	r2, #0
 80183ec:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80183ee:	4b04      	ldr	r3, [pc, #16]	; (8018400 <ip4_input+0x240>)
 80183f0:	2200      	movs	r2, #0
 80183f2:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80183f4:	2300      	movs	r3, #0
}
 80183f6:	4618      	mov	r0, r3
 80183f8:	3718      	adds	r7, #24
 80183fa:	46bd      	mov	sp, r7
 80183fc:	bd80      	pop	{r7, pc}
 80183fe:	bf00      	nop
 8018400:	200007e0 	.word	0x200007e0
 8018404:	200070b0 	.word	0x200070b0

08018408 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8018408:	b580      	push	{r7, lr}
 801840a:	b08a      	sub	sp, #40	; 0x28
 801840c:	af04      	add	r7, sp, #16
 801840e:	60f8      	str	r0, [r7, #12]
 8018410:	60b9      	str	r1, [r7, #8]
 8018412:	607a      	str	r2, [r7, #4]
 8018414:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8018416:	68bb      	ldr	r3, [r7, #8]
 8018418:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801841a:	687b      	ldr	r3, [r7, #4]
 801841c:	2b00      	cmp	r3, #0
 801841e:	d009      	beq.n	8018434 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8018420:	68bb      	ldr	r3, [r7, #8]
 8018422:	2b00      	cmp	r3, #0
 8018424:	d003      	beq.n	801842e <ip4_output_if+0x26>
 8018426:	68bb      	ldr	r3, [r7, #8]
 8018428:	681b      	ldr	r3, [r3, #0]
 801842a:	2b00      	cmp	r3, #0
 801842c:	d102      	bne.n	8018434 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801842e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018430:	3304      	adds	r3, #4
 8018432:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8018434:	78fa      	ldrb	r2, [r7, #3]
 8018436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018438:	9302      	str	r3, [sp, #8]
 801843a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801843e:	9301      	str	r3, [sp, #4]
 8018440:	f897 3020 	ldrb.w	r3, [r7, #32]
 8018444:	9300      	str	r3, [sp, #0]
 8018446:	4613      	mov	r3, r2
 8018448:	687a      	ldr	r2, [r7, #4]
 801844a:	6979      	ldr	r1, [r7, #20]
 801844c:	68f8      	ldr	r0, [r7, #12]
 801844e:	f000 f805 	bl	801845c <ip4_output_if_src>
 8018452:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8018454:	4618      	mov	r0, r3
 8018456:	3718      	adds	r7, #24
 8018458:	46bd      	mov	sp, r7
 801845a:	bd80      	pop	{r7, pc}

0801845c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801845c:	b580      	push	{r7, lr}
 801845e:	b088      	sub	sp, #32
 8018460:	af00      	add	r7, sp, #0
 8018462:	60f8      	str	r0, [r7, #12]
 8018464:	60b9      	str	r1, [r7, #8]
 8018466:	607a      	str	r2, [r7, #4]
 8018468:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801846a:	68fb      	ldr	r3, [r7, #12]
 801846c:	7b9b      	ldrb	r3, [r3, #14]
 801846e:	2b01      	cmp	r3, #1
 8018470:	d006      	beq.n	8018480 <ip4_output_if_src+0x24>
 8018472:	4b4b      	ldr	r3, [pc, #300]	; (80185a0 <ip4_output_if_src+0x144>)
 8018474:	f44f 7255 	mov.w	r2, #852	; 0x354
 8018478:	494a      	ldr	r1, [pc, #296]	; (80185a4 <ip4_output_if_src+0x148>)
 801847a:	484b      	ldr	r0, [pc, #300]	; (80185a8 <ip4_output_if_src+0x14c>)
 801847c:	f001 fd2c 	bl	8019ed8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8018480:	687b      	ldr	r3, [r7, #4]
 8018482:	2b00      	cmp	r3, #0
 8018484:	d060      	beq.n	8018548 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8018486:	2314      	movs	r3, #20
 8018488:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801848a:	2114      	movs	r1, #20
 801848c:	68f8      	ldr	r0, [r7, #12]
 801848e:	f7f8 fdb7 	bl	8011000 <pbuf_add_header>
 8018492:	4603      	mov	r3, r0
 8018494:	2b00      	cmp	r3, #0
 8018496:	d002      	beq.n	801849e <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018498:	f06f 0301 	mvn.w	r3, #1
 801849c:	e07c      	b.n	8018598 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801849e:	68fb      	ldr	r3, [r7, #12]
 80184a0:	685b      	ldr	r3, [r3, #4]
 80184a2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80184a4:	68fb      	ldr	r3, [r7, #12]
 80184a6:	895b      	ldrh	r3, [r3, #10]
 80184a8:	2b13      	cmp	r3, #19
 80184aa:	d806      	bhi.n	80184ba <ip4_output_if_src+0x5e>
 80184ac:	4b3c      	ldr	r3, [pc, #240]	; (80185a0 <ip4_output_if_src+0x144>)
 80184ae:	f44f 7262 	mov.w	r2, #904	; 0x388
 80184b2:	493e      	ldr	r1, [pc, #248]	; (80185ac <ip4_output_if_src+0x150>)
 80184b4:	483c      	ldr	r0, [pc, #240]	; (80185a8 <ip4_output_if_src+0x14c>)
 80184b6:	f001 fd0f 	bl	8019ed8 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80184ba:	69fb      	ldr	r3, [r7, #28]
 80184bc:	78fa      	ldrb	r2, [r7, #3]
 80184be:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80184c0:	69fb      	ldr	r3, [r7, #28]
 80184c2:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80184c6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80184c8:	687b      	ldr	r3, [r7, #4]
 80184ca:	681a      	ldr	r2, [r3, #0]
 80184cc:	69fb      	ldr	r3, [r7, #28]
 80184ce:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80184d0:	8b7b      	ldrh	r3, [r7, #26]
 80184d2:	089b      	lsrs	r3, r3, #2
 80184d4:	b29b      	uxth	r3, r3
 80184d6:	b2db      	uxtb	r3, r3
 80184d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80184dc:	b2da      	uxtb	r2, r3
 80184de:	69fb      	ldr	r3, [r7, #28]
 80184e0:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80184e2:	69fb      	ldr	r3, [r7, #28]
 80184e4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80184e8:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80184ea:	68fb      	ldr	r3, [r7, #12]
 80184ec:	891b      	ldrh	r3, [r3, #8]
 80184ee:	4618      	mov	r0, r3
 80184f0:	f7f7 fa38 	bl	800f964 <lwip_htons>
 80184f4:	4603      	mov	r3, r0
 80184f6:	461a      	mov	r2, r3
 80184f8:	69fb      	ldr	r3, [r7, #28]
 80184fa:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80184fc:	69fb      	ldr	r3, [r7, #28]
 80184fe:	2200      	movs	r2, #0
 8018500:	719a      	strb	r2, [r3, #6]
 8018502:	2200      	movs	r2, #0
 8018504:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8018506:	4b2a      	ldr	r3, [pc, #168]	; (80185b0 <ip4_output_if_src+0x154>)
 8018508:	881b      	ldrh	r3, [r3, #0]
 801850a:	4618      	mov	r0, r3
 801850c:	f7f7 fa2a 	bl	800f964 <lwip_htons>
 8018510:	4603      	mov	r3, r0
 8018512:	461a      	mov	r2, r3
 8018514:	69fb      	ldr	r3, [r7, #28]
 8018516:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8018518:	4b25      	ldr	r3, [pc, #148]	; (80185b0 <ip4_output_if_src+0x154>)
 801851a:	881b      	ldrh	r3, [r3, #0]
 801851c:	3301      	adds	r3, #1
 801851e:	b29a      	uxth	r2, r3
 8018520:	4b23      	ldr	r3, [pc, #140]	; (80185b0 <ip4_output_if_src+0x154>)
 8018522:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8018524:	68bb      	ldr	r3, [r7, #8]
 8018526:	2b00      	cmp	r3, #0
 8018528:	d104      	bne.n	8018534 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801852a:	4b22      	ldr	r3, [pc, #136]	; (80185b4 <ip4_output_if_src+0x158>)
 801852c:	681a      	ldr	r2, [r3, #0]
 801852e:	69fb      	ldr	r3, [r7, #28]
 8018530:	60da      	str	r2, [r3, #12]
 8018532:	e003      	b.n	801853c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8018534:	68bb      	ldr	r3, [r7, #8]
 8018536:	681a      	ldr	r2, [r3, #0]
 8018538:	69fb      	ldr	r3, [r7, #28]
 801853a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801853c:	69fb      	ldr	r3, [r7, #28]
 801853e:	2200      	movs	r2, #0
 8018540:	729a      	strb	r2, [r3, #10]
 8018542:	2200      	movs	r2, #0
 8018544:	72da      	strb	r2, [r3, #11]
 8018546:	e00f      	b.n	8018568 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8018548:	68fb      	ldr	r3, [r7, #12]
 801854a:	895b      	ldrh	r3, [r3, #10]
 801854c:	2b13      	cmp	r3, #19
 801854e:	d802      	bhi.n	8018556 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018550:	f06f 0301 	mvn.w	r3, #1
 8018554:	e020      	b.n	8018598 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8018556:	68fb      	ldr	r3, [r7, #12]
 8018558:	685b      	ldr	r3, [r3, #4]
 801855a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801855c:	69fb      	ldr	r3, [r7, #28]
 801855e:	691b      	ldr	r3, [r3, #16]
 8018560:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8018562:	f107 0314 	add.w	r3, r7, #20
 8018566:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8018568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801856a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801856c:	2b00      	cmp	r3, #0
 801856e:	d00c      	beq.n	801858a <ip4_output_if_src+0x12e>
 8018570:	68fb      	ldr	r3, [r7, #12]
 8018572:	891a      	ldrh	r2, [r3, #8]
 8018574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018576:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8018578:	429a      	cmp	r2, r3
 801857a:	d906      	bls.n	801858a <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801857c:	687a      	ldr	r2, [r7, #4]
 801857e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018580:	68f8      	ldr	r0, [r7, #12]
 8018582:	f000 fd53 	bl	801902c <ip4_frag>
 8018586:	4603      	mov	r3, r0
 8018588:	e006      	b.n	8018598 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801858a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801858c:	695b      	ldr	r3, [r3, #20]
 801858e:	687a      	ldr	r2, [r7, #4]
 8018590:	68f9      	ldr	r1, [r7, #12]
 8018592:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018594:	4798      	blx	r3
 8018596:	4603      	mov	r3, r0
}
 8018598:	4618      	mov	r0, r3
 801859a:	3720      	adds	r7, #32
 801859c:	46bd      	mov	sp, r7
 801859e:	bd80      	pop	{r7, pc}
 80185a0:	0801f0c4 	.word	0x0801f0c4
 80185a4:	0801f0f8 	.word	0x0801f0f8
 80185a8:	0801f104 	.word	0x0801f104
 80185ac:	0801f12c 	.word	0x0801f12c
 80185b0:	2000720e 	.word	0x2000720e
 80185b4:	0801f54c 	.word	0x0801f54c

080185b8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80185b8:	b480      	push	{r7}
 80185ba:	b085      	sub	sp, #20
 80185bc:	af00      	add	r7, sp, #0
 80185be:	6078      	str	r0, [r7, #4]
 80185c0:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80185c2:	687b      	ldr	r3, [r7, #4]
 80185c4:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80185c6:	687b      	ldr	r3, [r7, #4]
 80185c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80185cc:	d002      	beq.n	80185d4 <ip4_addr_isbroadcast_u32+0x1c>
 80185ce:	687b      	ldr	r3, [r7, #4]
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	d101      	bne.n	80185d8 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80185d4:	2301      	movs	r3, #1
 80185d6:	e02a      	b.n	801862e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80185d8:	683b      	ldr	r3, [r7, #0]
 80185da:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80185de:	f003 0302 	and.w	r3, r3, #2
 80185e2:	2b00      	cmp	r3, #0
 80185e4:	d101      	bne.n	80185ea <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80185e6:	2300      	movs	r3, #0
 80185e8:	e021      	b.n	801862e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80185ea:	683b      	ldr	r3, [r7, #0]
 80185ec:	3304      	adds	r3, #4
 80185ee:	681b      	ldr	r3, [r3, #0]
 80185f0:	687a      	ldr	r2, [r7, #4]
 80185f2:	429a      	cmp	r2, r3
 80185f4:	d101      	bne.n	80185fa <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 80185f6:	2300      	movs	r3, #0
 80185f8:	e019      	b.n	801862e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80185fa:	68fa      	ldr	r2, [r7, #12]
 80185fc:	683b      	ldr	r3, [r7, #0]
 80185fe:	3304      	adds	r3, #4
 8018600:	681b      	ldr	r3, [r3, #0]
 8018602:	405a      	eors	r2, r3
 8018604:	683b      	ldr	r3, [r7, #0]
 8018606:	3308      	adds	r3, #8
 8018608:	681b      	ldr	r3, [r3, #0]
 801860a:	4013      	ands	r3, r2
 801860c:	2b00      	cmp	r3, #0
 801860e:	d10d      	bne.n	801862c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018610:	683b      	ldr	r3, [r7, #0]
 8018612:	3308      	adds	r3, #8
 8018614:	681b      	ldr	r3, [r3, #0]
 8018616:	43da      	mvns	r2, r3
 8018618:	687b      	ldr	r3, [r7, #4]
 801861a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801861c:	683b      	ldr	r3, [r7, #0]
 801861e:	3308      	adds	r3, #8
 8018620:	681b      	ldr	r3, [r3, #0]
 8018622:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018624:	429a      	cmp	r2, r3
 8018626:	d101      	bne.n	801862c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8018628:	2301      	movs	r3, #1
 801862a:	e000      	b.n	801862e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801862c:	2300      	movs	r3, #0
  }
}
 801862e:	4618      	mov	r0, r3
 8018630:	3714      	adds	r7, #20
 8018632:	46bd      	mov	sp, r7
 8018634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018638:	4770      	bx	lr
	...

0801863c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801863c:	b580      	push	{r7, lr}
 801863e:	b084      	sub	sp, #16
 8018640:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8018642:	2300      	movs	r3, #0
 8018644:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8018646:	4b12      	ldr	r3, [pc, #72]	; (8018690 <ip_reass_tmr+0x54>)
 8018648:	681b      	ldr	r3, [r3, #0]
 801864a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801864c:	e018      	b.n	8018680 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801864e:	68fb      	ldr	r3, [r7, #12]
 8018650:	7fdb      	ldrb	r3, [r3, #31]
 8018652:	2b00      	cmp	r3, #0
 8018654:	d00b      	beq.n	801866e <ip_reass_tmr+0x32>
      r->timer--;
 8018656:	68fb      	ldr	r3, [r7, #12]
 8018658:	7fdb      	ldrb	r3, [r3, #31]
 801865a:	3b01      	subs	r3, #1
 801865c:	b2da      	uxtb	r2, r3
 801865e:	68fb      	ldr	r3, [r7, #12]
 8018660:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8018662:	68fb      	ldr	r3, [r7, #12]
 8018664:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8018666:	68fb      	ldr	r3, [r7, #12]
 8018668:	681b      	ldr	r3, [r3, #0]
 801866a:	60fb      	str	r3, [r7, #12]
 801866c:	e008      	b.n	8018680 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801866e:	68fb      	ldr	r3, [r7, #12]
 8018670:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8018672:	68fb      	ldr	r3, [r7, #12]
 8018674:	681b      	ldr	r3, [r3, #0]
 8018676:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8018678:	68b9      	ldr	r1, [r7, #8]
 801867a:	6878      	ldr	r0, [r7, #4]
 801867c:	f000 f80a 	bl	8018694 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8018680:	68fb      	ldr	r3, [r7, #12]
 8018682:	2b00      	cmp	r3, #0
 8018684:	d1e3      	bne.n	801864e <ip_reass_tmr+0x12>
    }
  }
}
 8018686:	bf00      	nop
 8018688:	bf00      	nop
 801868a:	3710      	adds	r7, #16
 801868c:	46bd      	mov	sp, r7
 801868e:	bd80      	pop	{r7, pc}
 8018690:	20007210 	.word	0x20007210

08018694 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018694:	b580      	push	{r7, lr}
 8018696:	b088      	sub	sp, #32
 8018698:	af00      	add	r7, sp, #0
 801869a:	6078      	str	r0, [r7, #4]
 801869c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801869e:	2300      	movs	r3, #0
 80186a0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80186a2:	683a      	ldr	r2, [r7, #0]
 80186a4:	687b      	ldr	r3, [r7, #4]
 80186a6:	429a      	cmp	r2, r3
 80186a8:	d105      	bne.n	80186b6 <ip_reass_free_complete_datagram+0x22>
 80186aa:	4b45      	ldr	r3, [pc, #276]	; (80187c0 <ip_reass_free_complete_datagram+0x12c>)
 80186ac:	22ab      	movs	r2, #171	; 0xab
 80186ae:	4945      	ldr	r1, [pc, #276]	; (80187c4 <ip_reass_free_complete_datagram+0x130>)
 80186b0:	4845      	ldr	r0, [pc, #276]	; (80187c8 <ip_reass_free_complete_datagram+0x134>)
 80186b2:	f001 fc11 	bl	8019ed8 <iprintf>
  if (prev != NULL) {
 80186b6:	683b      	ldr	r3, [r7, #0]
 80186b8:	2b00      	cmp	r3, #0
 80186ba:	d00a      	beq.n	80186d2 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80186bc:	683b      	ldr	r3, [r7, #0]
 80186be:	681b      	ldr	r3, [r3, #0]
 80186c0:	687a      	ldr	r2, [r7, #4]
 80186c2:	429a      	cmp	r2, r3
 80186c4:	d005      	beq.n	80186d2 <ip_reass_free_complete_datagram+0x3e>
 80186c6:	4b3e      	ldr	r3, [pc, #248]	; (80187c0 <ip_reass_free_complete_datagram+0x12c>)
 80186c8:	22ad      	movs	r2, #173	; 0xad
 80186ca:	4940      	ldr	r1, [pc, #256]	; (80187cc <ip_reass_free_complete_datagram+0x138>)
 80186cc:	483e      	ldr	r0, [pc, #248]	; (80187c8 <ip_reass_free_complete_datagram+0x134>)
 80186ce:	f001 fc03 	bl	8019ed8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80186d2:	687b      	ldr	r3, [r7, #4]
 80186d4:	685b      	ldr	r3, [r3, #4]
 80186d6:	685b      	ldr	r3, [r3, #4]
 80186d8:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80186da:	697b      	ldr	r3, [r7, #20]
 80186dc:	889b      	ldrh	r3, [r3, #4]
 80186de:	b29b      	uxth	r3, r3
 80186e0:	2b00      	cmp	r3, #0
 80186e2:	d12a      	bne.n	801873a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80186e4:	687b      	ldr	r3, [r7, #4]
 80186e6:	685b      	ldr	r3, [r3, #4]
 80186e8:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80186ea:	697b      	ldr	r3, [r7, #20]
 80186ec:	681a      	ldr	r2, [r3, #0]
 80186ee:	687b      	ldr	r3, [r7, #4]
 80186f0:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80186f2:	69bb      	ldr	r3, [r7, #24]
 80186f4:	6858      	ldr	r0, [r3, #4]
 80186f6:	687b      	ldr	r3, [r7, #4]
 80186f8:	3308      	adds	r3, #8
 80186fa:	2214      	movs	r2, #20
 80186fc:	4619      	mov	r1, r3
 80186fe:	f001 fdba 	bl	801a276 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8018702:	2101      	movs	r1, #1
 8018704:	69b8      	ldr	r0, [r7, #24]
 8018706:	f7ff fc3d 	bl	8017f84 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801870a:	69b8      	ldr	r0, [r7, #24]
 801870c:	f7f8 fd96 	bl	801123c <pbuf_clen>
 8018710:	4603      	mov	r3, r0
 8018712:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018714:	8bfa      	ldrh	r2, [r7, #30]
 8018716:	8a7b      	ldrh	r3, [r7, #18]
 8018718:	4413      	add	r3, r2
 801871a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801871e:	db05      	blt.n	801872c <ip_reass_free_complete_datagram+0x98>
 8018720:	4b27      	ldr	r3, [pc, #156]	; (80187c0 <ip_reass_free_complete_datagram+0x12c>)
 8018722:	22bc      	movs	r2, #188	; 0xbc
 8018724:	492a      	ldr	r1, [pc, #168]	; (80187d0 <ip_reass_free_complete_datagram+0x13c>)
 8018726:	4828      	ldr	r0, [pc, #160]	; (80187c8 <ip_reass_free_complete_datagram+0x134>)
 8018728:	f001 fbd6 	bl	8019ed8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801872c:	8bfa      	ldrh	r2, [r7, #30]
 801872e:	8a7b      	ldrh	r3, [r7, #18]
 8018730:	4413      	add	r3, r2
 8018732:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8018734:	69b8      	ldr	r0, [r7, #24]
 8018736:	f7f8 fcf9 	bl	801112c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801873a:	687b      	ldr	r3, [r7, #4]
 801873c:	685b      	ldr	r3, [r3, #4]
 801873e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8018740:	e01f      	b.n	8018782 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8018742:	69bb      	ldr	r3, [r7, #24]
 8018744:	685b      	ldr	r3, [r3, #4]
 8018746:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018748:	69bb      	ldr	r3, [r7, #24]
 801874a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801874c:	697b      	ldr	r3, [r7, #20]
 801874e:	681b      	ldr	r3, [r3, #0]
 8018750:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8018752:	68f8      	ldr	r0, [r7, #12]
 8018754:	f7f8 fd72 	bl	801123c <pbuf_clen>
 8018758:	4603      	mov	r3, r0
 801875a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801875c:	8bfa      	ldrh	r2, [r7, #30]
 801875e:	8a7b      	ldrh	r3, [r7, #18]
 8018760:	4413      	add	r3, r2
 8018762:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018766:	db05      	blt.n	8018774 <ip_reass_free_complete_datagram+0xe0>
 8018768:	4b15      	ldr	r3, [pc, #84]	; (80187c0 <ip_reass_free_complete_datagram+0x12c>)
 801876a:	22cc      	movs	r2, #204	; 0xcc
 801876c:	4918      	ldr	r1, [pc, #96]	; (80187d0 <ip_reass_free_complete_datagram+0x13c>)
 801876e:	4816      	ldr	r0, [pc, #88]	; (80187c8 <ip_reass_free_complete_datagram+0x134>)
 8018770:	f001 fbb2 	bl	8019ed8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018774:	8bfa      	ldrh	r2, [r7, #30]
 8018776:	8a7b      	ldrh	r3, [r7, #18]
 8018778:	4413      	add	r3, r2
 801877a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801877c:	68f8      	ldr	r0, [r7, #12]
 801877e:	f7f8 fcd5 	bl	801112c <pbuf_free>
  while (p != NULL) {
 8018782:	69bb      	ldr	r3, [r7, #24]
 8018784:	2b00      	cmp	r3, #0
 8018786:	d1dc      	bne.n	8018742 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8018788:	6839      	ldr	r1, [r7, #0]
 801878a:	6878      	ldr	r0, [r7, #4]
 801878c:	f000 f8c2 	bl	8018914 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8018790:	4b10      	ldr	r3, [pc, #64]	; (80187d4 <ip_reass_free_complete_datagram+0x140>)
 8018792:	881b      	ldrh	r3, [r3, #0]
 8018794:	8bfa      	ldrh	r2, [r7, #30]
 8018796:	429a      	cmp	r2, r3
 8018798:	d905      	bls.n	80187a6 <ip_reass_free_complete_datagram+0x112>
 801879a:	4b09      	ldr	r3, [pc, #36]	; (80187c0 <ip_reass_free_complete_datagram+0x12c>)
 801879c:	22d2      	movs	r2, #210	; 0xd2
 801879e:	490e      	ldr	r1, [pc, #56]	; (80187d8 <ip_reass_free_complete_datagram+0x144>)
 80187a0:	4809      	ldr	r0, [pc, #36]	; (80187c8 <ip_reass_free_complete_datagram+0x134>)
 80187a2:	f001 fb99 	bl	8019ed8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80187a6:	4b0b      	ldr	r3, [pc, #44]	; (80187d4 <ip_reass_free_complete_datagram+0x140>)
 80187a8:	881a      	ldrh	r2, [r3, #0]
 80187aa:	8bfb      	ldrh	r3, [r7, #30]
 80187ac:	1ad3      	subs	r3, r2, r3
 80187ae:	b29a      	uxth	r2, r3
 80187b0:	4b08      	ldr	r3, [pc, #32]	; (80187d4 <ip_reass_free_complete_datagram+0x140>)
 80187b2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80187b4:	8bfb      	ldrh	r3, [r7, #30]
}
 80187b6:	4618      	mov	r0, r3
 80187b8:	3720      	adds	r7, #32
 80187ba:	46bd      	mov	sp, r7
 80187bc:	bd80      	pop	{r7, pc}
 80187be:	bf00      	nop
 80187c0:	0801f15c 	.word	0x0801f15c
 80187c4:	0801f198 	.word	0x0801f198
 80187c8:	0801f1a4 	.word	0x0801f1a4
 80187cc:	0801f1cc 	.word	0x0801f1cc
 80187d0:	0801f1e0 	.word	0x0801f1e0
 80187d4:	20007214 	.word	0x20007214
 80187d8:	0801f200 	.word	0x0801f200

080187dc <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80187dc:	b580      	push	{r7, lr}
 80187de:	b08a      	sub	sp, #40	; 0x28
 80187e0:	af00      	add	r7, sp, #0
 80187e2:	6078      	str	r0, [r7, #4]
 80187e4:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80187e6:	2300      	movs	r3, #0
 80187e8:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80187ea:	2300      	movs	r3, #0
 80187ec:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80187ee:	2300      	movs	r3, #0
 80187f0:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80187f2:	2300      	movs	r3, #0
 80187f4:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80187f6:	2300      	movs	r3, #0
 80187f8:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80187fa:	4b28      	ldr	r3, [pc, #160]	; (801889c <ip_reass_remove_oldest_datagram+0xc0>)
 80187fc:	681b      	ldr	r3, [r3, #0]
 80187fe:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018800:	e030      	b.n	8018864 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8018802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018804:	695a      	ldr	r2, [r3, #20]
 8018806:	687b      	ldr	r3, [r7, #4]
 8018808:	68db      	ldr	r3, [r3, #12]
 801880a:	429a      	cmp	r2, r3
 801880c:	d10c      	bne.n	8018828 <ip_reass_remove_oldest_datagram+0x4c>
 801880e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018810:	699a      	ldr	r2, [r3, #24]
 8018812:	687b      	ldr	r3, [r7, #4]
 8018814:	691b      	ldr	r3, [r3, #16]
 8018816:	429a      	cmp	r2, r3
 8018818:	d106      	bne.n	8018828 <ip_reass_remove_oldest_datagram+0x4c>
 801881a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801881c:	899a      	ldrh	r2, [r3, #12]
 801881e:	687b      	ldr	r3, [r7, #4]
 8018820:	889b      	ldrh	r3, [r3, #4]
 8018822:	b29b      	uxth	r3, r3
 8018824:	429a      	cmp	r2, r3
 8018826:	d014      	beq.n	8018852 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018828:	693b      	ldr	r3, [r7, #16]
 801882a:	3301      	adds	r3, #1
 801882c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801882e:	6a3b      	ldr	r3, [r7, #32]
 8018830:	2b00      	cmp	r3, #0
 8018832:	d104      	bne.n	801883e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8018834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018836:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018838:	69fb      	ldr	r3, [r7, #28]
 801883a:	61bb      	str	r3, [r7, #24]
 801883c:	e009      	b.n	8018852 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801883e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018840:	7fda      	ldrb	r2, [r3, #31]
 8018842:	6a3b      	ldr	r3, [r7, #32]
 8018844:	7fdb      	ldrb	r3, [r3, #31]
 8018846:	429a      	cmp	r2, r3
 8018848:	d803      	bhi.n	8018852 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801884a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801884c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801884e:	69fb      	ldr	r3, [r7, #28]
 8018850:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8018852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018854:	681b      	ldr	r3, [r3, #0]
 8018856:	2b00      	cmp	r3, #0
 8018858:	d001      	beq.n	801885e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801885a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801885c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801885e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018860:	681b      	ldr	r3, [r3, #0]
 8018862:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018866:	2b00      	cmp	r3, #0
 8018868:	d1cb      	bne.n	8018802 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801886a:	6a3b      	ldr	r3, [r7, #32]
 801886c:	2b00      	cmp	r3, #0
 801886e:	d008      	beq.n	8018882 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8018870:	69b9      	ldr	r1, [r7, #24]
 8018872:	6a38      	ldr	r0, [r7, #32]
 8018874:	f7ff ff0e 	bl	8018694 <ip_reass_free_complete_datagram>
 8018878:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801887a:	697a      	ldr	r2, [r7, #20]
 801887c:	68fb      	ldr	r3, [r7, #12]
 801887e:	4413      	add	r3, r2
 8018880:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8018882:	697a      	ldr	r2, [r7, #20]
 8018884:	683b      	ldr	r3, [r7, #0]
 8018886:	429a      	cmp	r2, r3
 8018888:	da02      	bge.n	8018890 <ip_reass_remove_oldest_datagram+0xb4>
 801888a:	693b      	ldr	r3, [r7, #16]
 801888c:	2b01      	cmp	r3, #1
 801888e:	dcac      	bgt.n	80187ea <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8018890:	697b      	ldr	r3, [r7, #20]
}
 8018892:	4618      	mov	r0, r3
 8018894:	3728      	adds	r7, #40	; 0x28
 8018896:	46bd      	mov	sp, r7
 8018898:	bd80      	pop	{r7, pc}
 801889a:	bf00      	nop
 801889c:	20007210 	.word	0x20007210

080188a0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80188a0:	b580      	push	{r7, lr}
 80188a2:	b084      	sub	sp, #16
 80188a4:	af00      	add	r7, sp, #0
 80188a6:	6078      	str	r0, [r7, #4]
 80188a8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80188aa:	2004      	movs	r0, #4
 80188ac:	f7f7 fd78 	bl	80103a0 <memp_malloc>
 80188b0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80188b2:	68fb      	ldr	r3, [r7, #12]
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d110      	bne.n	80188da <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80188b8:	6839      	ldr	r1, [r7, #0]
 80188ba:	6878      	ldr	r0, [r7, #4]
 80188bc:	f7ff ff8e 	bl	80187dc <ip_reass_remove_oldest_datagram>
 80188c0:	4602      	mov	r2, r0
 80188c2:	683b      	ldr	r3, [r7, #0]
 80188c4:	4293      	cmp	r3, r2
 80188c6:	dc03      	bgt.n	80188d0 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80188c8:	2004      	movs	r0, #4
 80188ca:	f7f7 fd69 	bl	80103a0 <memp_malloc>
 80188ce:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80188d0:	68fb      	ldr	r3, [r7, #12]
 80188d2:	2b00      	cmp	r3, #0
 80188d4:	d101      	bne.n	80188da <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80188d6:	2300      	movs	r3, #0
 80188d8:	e016      	b.n	8018908 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80188da:	2220      	movs	r2, #32
 80188dc:	2100      	movs	r1, #0
 80188de:	68f8      	ldr	r0, [r7, #12]
 80188e0:	f001 fc50 	bl	801a184 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80188e4:	68fb      	ldr	r3, [r7, #12]
 80188e6:	220f      	movs	r2, #15
 80188e8:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80188ea:	4b09      	ldr	r3, [pc, #36]	; (8018910 <ip_reass_enqueue_new_datagram+0x70>)
 80188ec:	681a      	ldr	r2, [r3, #0]
 80188ee:	68fb      	ldr	r3, [r7, #12]
 80188f0:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80188f2:	4a07      	ldr	r2, [pc, #28]	; (8018910 <ip_reass_enqueue_new_datagram+0x70>)
 80188f4:	68fb      	ldr	r3, [r7, #12]
 80188f6:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80188f8:	68fb      	ldr	r3, [r7, #12]
 80188fa:	3308      	adds	r3, #8
 80188fc:	2214      	movs	r2, #20
 80188fe:	6879      	ldr	r1, [r7, #4]
 8018900:	4618      	mov	r0, r3
 8018902:	f001 fcb8 	bl	801a276 <memcpy>
  return ipr;
 8018906:	68fb      	ldr	r3, [r7, #12]
}
 8018908:	4618      	mov	r0, r3
 801890a:	3710      	adds	r7, #16
 801890c:	46bd      	mov	sp, r7
 801890e:	bd80      	pop	{r7, pc}
 8018910:	20007210 	.word	0x20007210

08018914 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018914:	b580      	push	{r7, lr}
 8018916:	b082      	sub	sp, #8
 8018918:	af00      	add	r7, sp, #0
 801891a:	6078      	str	r0, [r7, #4]
 801891c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801891e:	4b10      	ldr	r3, [pc, #64]	; (8018960 <ip_reass_dequeue_datagram+0x4c>)
 8018920:	681b      	ldr	r3, [r3, #0]
 8018922:	687a      	ldr	r2, [r7, #4]
 8018924:	429a      	cmp	r2, r3
 8018926:	d104      	bne.n	8018932 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	681b      	ldr	r3, [r3, #0]
 801892c:	4a0c      	ldr	r2, [pc, #48]	; (8018960 <ip_reass_dequeue_datagram+0x4c>)
 801892e:	6013      	str	r3, [r2, #0]
 8018930:	e00d      	b.n	801894e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8018932:	683b      	ldr	r3, [r7, #0]
 8018934:	2b00      	cmp	r3, #0
 8018936:	d106      	bne.n	8018946 <ip_reass_dequeue_datagram+0x32>
 8018938:	4b0a      	ldr	r3, [pc, #40]	; (8018964 <ip_reass_dequeue_datagram+0x50>)
 801893a:	f240 1245 	movw	r2, #325	; 0x145
 801893e:	490a      	ldr	r1, [pc, #40]	; (8018968 <ip_reass_dequeue_datagram+0x54>)
 8018940:	480a      	ldr	r0, [pc, #40]	; (801896c <ip_reass_dequeue_datagram+0x58>)
 8018942:	f001 fac9 	bl	8019ed8 <iprintf>
    prev->next = ipr->next;
 8018946:	687b      	ldr	r3, [r7, #4]
 8018948:	681a      	ldr	r2, [r3, #0]
 801894a:	683b      	ldr	r3, [r7, #0]
 801894c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801894e:	6879      	ldr	r1, [r7, #4]
 8018950:	2004      	movs	r0, #4
 8018952:	f7f7 fd95 	bl	8010480 <memp_free>
}
 8018956:	bf00      	nop
 8018958:	3708      	adds	r7, #8
 801895a:	46bd      	mov	sp, r7
 801895c:	bd80      	pop	{r7, pc}
 801895e:	bf00      	nop
 8018960:	20007210 	.word	0x20007210
 8018964:	0801f15c 	.word	0x0801f15c
 8018968:	0801f224 	.word	0x0801f224
 801896c:	0801f1a4 	.word	0x0801f1a4

08018970 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8018970:	b580      	push	{r7, lr}
 8018972:	b08c      	sub	sp, #48	; 0x30
 8018974:	af00      	add	r7, sp, #0
 8018976:	60f8      	str	r0, [r7, #12]
 8018978:	60b9      	str	r1, [r7, #8]
 801897a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801897c:	2300      	movs	r3, #0
 801897e:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018980:	2301      	movs	r3, #1
 8018982:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8018984:	68bb      	ldr	r3, [r7, #8]
 8018986:	685b      	ldr	r3, [r3, #4]
 8018988:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801898a:	69fb      	ldr	r3, [r7, #28]
 801898c:	885b      	ldrh	r3, [r3, #2]
 801898e:	b29b      	uxth	r3, r3
 8018990:	4618      	mov	r0, r3
 8018992:	f7f6 ffe7 	bl	800f964 <lwip_htons>
 8018996:	4603      	mov	r3, r0
 8018998:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801899a:	69fb      	ldr	r3, [r7, #28]
 801899c:	781b      	ldrb	r3, [r3, #0]
 801899e:	f003 030f 	and.w	r3, r3, #15
 80189a2:	b2db      	uxtb	r3, r3
 80189a4:	009b      	lsls	r3, r3, #2
 80189a6:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80189a8:	7e7b      	ldrb	r3, [r7, #25]
 80189aa:	b29b      	uxth	r3, r3
 80189ac:	8b7a      	ldrh	r2, [r7, #26]
 80189ae:	429a      	cmp	r2, r3
 80189b0:	d202      	bcs.n	80189b8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80189b2:	f04f 33ff 	mov.w	r3, #4294967295
 80189b6:	e135      	b.n	8018c24 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80189b8:	7e7b      	ldrb	r3, [r7, #25]
 80189ba:	b29b      	uxth	r3, r3
 80189bc:	8b7a      	ldrh	r2, [r7, #26]
 80189be:	1ad3      	subs	r3, r2, r3
 80189c0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80189c2:	69fb      	ldr	r3, [r7, #28]
 80189c4:	88db      	ldrh	r3, [r3, #6]
 80189c6:	b29b      	uxth	r3, r3
 80189c8:	4618      	mov	r0, r3
 80189ca:	f7f6 ffcb 	bl	800f964 <lwip_htons>
 80189ce:	4603      	mov	r3, r0
 80189d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80189d4:	b29b      	uxth	r3, r3
 80189d6:	00db      	lsls	r3, r3, #3
 80189d8:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80189da:	68bb      	ldr	r3, [r7, #8]
 80189dc:	685b      	ldr	r3, [r3, #4]
 80189de:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 80189e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189e2:	2200      	movs	r2, #0
 80189e4:	701a      	strb	r2, [r3, #0]
 80189e6:	2200      	movs	r2, #0
 80189e8:	705a      	strb	r2, [r3, #1]
 80189ea:	2200      	movs	r2, #0
 80189ec:	709a      	strb	r2, [r3, #2]
 80189ee:	2200      	movs	r2, #0
 80189f0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80189f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189f4:	8afa      	ldrh	r2, [r7, #22]
 80189f6:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80189f8:	8afa      	ldrh	r2, [r7, #22]
 80189fa:	8b7b      	ldrh	r3, [r7, #26]
 80189fc:	4413      	add	r3, r2
 80189fe:	b29a      	uxth	r2, r3
 8018a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a02:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8018a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a06:	88db      	ldrh	r3, [r3, #6]
 8018a08:	b29b      	uxth	r3, r3
 8018a0a:	8afa      	ldrh	r2, [r7, #22]
 8018a0c:	429a      	cmp	r2, r3
 8018a0e:	d902      	bls.n	8018a16 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018a10:	f04f 33ff 	mov.w	r3, #4294967295
 8018a14:	e106      	b.n	8018c24 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8018a16:	68fb      	ldr	r3, [r7, #12]
 8018a18:	685b      	ldr	r3, [r3, #4]
 8018a1a:	627b      	str	r3, [r7, #36]	; 0x24
 8018a1c:	e068      	b.n	8018af0 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8018a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a20:	685b      	ldr	r3, [r3, #4]
 8018a22:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8018a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a26:	889b      	ldrh	r3, [r3, #4]
 8018a28:	b29a      	uxth	r2, r3
 8018a2a:	693b      	ldr	r3, [r7, #16]
 8018a2c:	889b      	ldrh	r3, [r3, #4]
 8018a2e:	b29b      	uxth	r3, r3
 8018a30:	429a      	cmp	r2, r3
 8018a32:	d235      	bcs.n	8018aa0 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8018a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018a38:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8018a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a3c:	2b00      	cmp	r3, #0
 8018a3e:	d020      	beq.n	8018a82 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8018a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a42:	889b      	ldrh	r3, [r3, #4]
 8018a44:	b29a      	uxth	r2, r3
 8018a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a48:	88db      	ldrh	r3, [r3, #6]
 8018a4a:	b29b      	uxth	r3, r3
 8018a4c:	429a      	cmp	r2, r3
 8018a4e:	d307      	bcc.n	8018a60 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8018a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a52:	88db      	ldrh	r3, [r3, #6]
 8018a54:	b29a      	uxth	r2, r3
 8018a56:	693b      	ldr	r3, [r7, #16]
 8018a58:	889b      	ldrh	r3, [r3, #4]
 8018a5a:	b29b      	uxth	r3, r3
 8018a5c:	429a      	cmp	r2, r3
 8018a5e:	d902      	bls.n	8018a66 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018a60:	f04f 33ff 	mov.w	r3, #4294967295
 8018a64:	e0de      	b.n	8018c24 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8018a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a68:	68ba      	ldr	r2, [r7, #8]
 8018a6a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8018a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a6e:	88db      	ldrh	r3, [r3, #6]
 8018a70:	b29a      	uxth	r2, r3
 8018a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a74:	889b      	ldrh	r3, [r3, #4]
 8018a76:	b29b      	uxth	r3, r3
 8018a78:	429a      	cmp	r2, r3
 8018a7a:	d03d      	beq.n	8018af8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018a7c:	2300      	movs	r3, #0
 8018a7e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8018a80:	e03a      	b.n	8018af8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8018a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a84:	88db      	ldrh	r3, [r3, #6]
 8018a86:	b29a      	uxth	r2, r3
 8018a88:	693b      	ldr	r3, [r7, #16]
 8018a8a:	889b      	ldrh	r3, [r3, #4]
 8018a8c:	b29b      	uxth	r3, r3
 8018a8e:	429a      	cmp	r2, r3
 8018a90:	d902      	bls.n	8018a98 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018a92:	f04f 33ff 	mov.w	r3, #4294967295
 8018a96:	e0c5      	b.n	8018c24 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8018a98:	68fb      	ldr	r3, [r7, #12]
 8018a9a:	68ba      	ldr	r2, [r7, #8]
 8018a9c:	605a      	str	r2, [r3, #4]
      break;
 8018a9e:	e02b      	b.n	8018af8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8018aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018aa2:	889b      	ldrh	r3, [r3, #4]
 8018aa4:	b29a      	uxth	r2, r3
 8018aa6:	693b      	ldr	r3, [r7, #16]
 8018aa8:	889b      	ldrh	r3, [r3, #4]
 8018aaa:	b29b      	uxth	r3, r3
 8018aac:	429a      	cmp	r2, r3
 8018aae:	d102      	bne.n	8018ab6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8018ab4:	e0b6      	b.n	8018c24 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8018ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ab8:	889b      	ldrh	r3, [r3, #4]
 8018aba:	b29a      	uxth	r2, r3
 8018abc:	693b      	ldr	r3, [r7, #16]
 8018abe:	88db      	ldrh	r3, [r3, #6]
 8018ac0:	b29b      	uxth	r3, r3
 8018ac2:	429a      	cmp	r2, r3
 8018ac4:	d202      	bcs.n	8018acc <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8018aca:	e0ab      	b.n	8018c24 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8018acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	d009      	beq.n	8018ae6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8018ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ad4:	88db      	ldrh	r3, [r3, #6]
 8018ad6:	b29a      	uxth	r2, r3
 8018ad8:	693b      	ldr	r3, [r7, #16]
 8018ada:	889b      	ldrh	r3, [r3, #4]
 8018adc:	b29b      	uxth	r3, r3
 8018ade:	429a      	cmp	r2, r3
 8018ae0:	d001      	beq.n	8018ae6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018ae2:	2300      	movs	r3, #0
 8018ae4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8018ae6:	693b      	ldr	r3, [r7, #16]
 8018ae8:	681b      	ldr	r3, [r3, #0]
 8018aea:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8018aec:	693b      	ldr	r3, [r7, #16]
 8018aee:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8018af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018af2:	2b00      	cmp	r3, #0
 8018af4:	d193      	bne.n	8018a1e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8018af6:	e000      	b.n	8018afa <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8018af8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8018afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018afc:	2b00      	cmp	r3, #0
 8018afe:	d12d      	bne.n	8018b5c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8018b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	d01c      	beq.n	8018b40 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8018b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b08:	88db      	ldrh	r3, [r3, #6]
 8018b0a:	b29a      	uxth	r2, r3
 8018b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b0e:	889b      	ldrh	r3, [r3, #4]
 8018b10:	b29b      	uxth	r3, r3
 8018b12:	429a      	cmp	r2, r3
 8018b14:	d906      	bls.n	8018b24 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8018b16:	4b45      	ldr	r3, [pc, #276]	; (8018c2c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018b18:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8018b1c:	4944      	ldr	r1, [pc, #272]	; (8018c30 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018b1e:	4845      	ldr	r0, [pc, #276]	; (8018c34 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018b20:	f001 f9da 	bl	8019ed8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8018b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b26:	68ba      	ldr	r2, [r7, #8]
 8018b28:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8018b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b2c:	88db      	ldrh	r3, [r3, #6]
 8018b2e:	b29a      	uxth	r2, r3
 8018b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b32:	889b      	ldrh	r3, [r3, #4]
 8018b34:	b29b      	uxth	r3, r3
 8018b36:	429a      	cmp	r2, r3
 8018b38:	d010      	beq.n	8018b5c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8018b3a:	2300      	movs	r3, #0
 8018b3c:	623b      	str	r3, [r7, #32]
 8018b3e:	e00d      	b.n	8018b5c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8018b40:	68fb      	ldr	r3, [r7, #12]
 8018b42:	685b      	ldr	r3, [r3, #4]
 8018b44:	2b00      	cmp	r3, #0
 8018b46:	d006      	beq.n	8018b56 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8018b48:	4b38      	ldr	r3, [pc, #224]	; (8018c2c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018b4a:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8018b4e:	493a      	ldr	r1, [pc, #232]	; (8018c38 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8018b50:	4838      	ldr	r0, [pc, #224]	; (8018c34 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018b52:	f001 f9c1 	bl	8019ed8 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8018b56:	68fb      	ldr	r3, [r7, #12]
 8018b58:	68ba      	ldr	r2, [r7, #8]
 8018b5a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8018b5c:	687b      	ldr	r3, [r7, #4]
 8018b5e:	2b00      	cmp	r3, #0
 8018b60:	d105      	bne.n	8018b6e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8018b62:	68fb      	ldr	r3, [r7, #12]
 8018b64:	7f9b      	ldrb	r3, [r3, #30]
 8018b66:	f003 0301 	and.w	r3, r3, #1
 8018b6a:	2b00      	cmp	r3, #0
 8018b6c:	d059      	beq.n	8018c22 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8018b6e:	6a3b      	ldr	r3, [r7, #32]
 8018b70:	2b00      	cmp	r3, #0
 8018b72:	d04f      	beq.n	8018c14 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8018b74:	68fb      	ldr	r3, [r7, #12]
 8018b76:	685b      	ldr	r3, [r3, #4]
 8018b78:	2b00      	cmp	r3, #0
 8018b7a:	d006      	beq.n	8018b8a <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8018b7c:	68fb      	ldr	r3, [r7, #12]
 8018b7e:	685b      	ldr	r3, [r3, #4]
 8018b80:	685b      	ldr	r3, [r3, #4]
 8018b82:	889b      	ldrh	r3, [r3, #4]
 8018b84:	b29b      	uxth	r3, r3
 8018b86:	2b00      	cmp	r3, #0
 8018b88:	d002      	beq.n	8018b90 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8018b8a:	2300      	movs	r3, #0
 8018b8c:	623b      	str	r3, [r7, #32]
 8018b8e:	e041      	b.n	8018c14 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8018b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b92:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8018b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b96:	681b      	ldr	r3, [r3, #0]
 8018b98:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8018b9a:	e012      	b.n	8018bc2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8018b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b9e:	685b      	ldr	r3, [r3, #4]
 8018ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8018ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ba4:	88db      	ldrh	r3, [r3, #6]
 8018ba6:	b29a      	uxth	r2, r3
 8018ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018baa:	889b      	ldrh	r3, [r3, #4]
 8018bac:	b29b      	uxth	r3, r3
 8018bae:	429a      	cmp	r2, r3
 8018bb0:	d002      	beq.n	8018bb8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8018bb2:	2300      	movs	r3, #0
 8018bb4:	623b      	str	r3, [r7, #32]
            break;
 8018bb6:	e007      	b.n	8018bc8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8018bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018bba:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8018bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018bbe:	681b      	ldr	r3, [r3, #0]
 8018bc0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8018bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018bc4:	2b00      	cmp	r3, #0
 8018bc6:	d1e9      	bne.n	8018b9c <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8018bc8:	6a3b      	ldr	r3, [r7, #32]
 8018bca:	2b00      	cmp	r3, #0
 8018bcc:	d022      	beq.n	8018c14 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8018bce:	68fb      	ldr	r3, [r7, #12]
 8018bd0:	685b      	ldr	r3, [r3, #4]
 8018bd2:	2b00      	cmp	r3, #0
 8018bd4:	d106      	bne.n	8018be4 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8018bd6:	4b15      	ldr	r3, [pc, #84]	; (8018c2c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018bd8:	f240 12df 	movw	r2, #479	; 0x1df
 8018bdc:	4917      	ldr	r1, [pc, #92]	; (8018c3c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8018bde:	4815      	ldr	r0, [pc, #84]	; (8018c34 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018be0:	f001 f97a 	bl	8019ed8 <iprintf>
          LWIP_ASSERT("sanity check",
 8018be4:	68fb      	ldr	r3, [r7, #12]
 8018be6:	685b      	ldr	r3, [r3, #4]
 8018be8:	685b      	ldr	r3, [r3, #4]
 8018bea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018bec:	429a      	cmp	r2, r3
 8018bee:	d106      	bne.n	8018bfe <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8018bf0:	4b0e      	ldr	r3, [pc, #56]	; (8018c2c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018bf2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8018bf6:	4911      	ldr	r1, [pc, #68]	; (8018c3c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8018bf8:	480e      	ldr	r0, [pc, #56]	; (8018c34 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018bfa:	f001 f96d 	bl	8019ed8 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8018bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018c00:	681b      	ldr	r3, [r3, #0]
 8018c02:	2b00      	cmp	r3, #0
 8018c04:	d006      	beq.n	8018c14 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8018c06:	4b09      	ldr	r3, [pc, #36]	; (8018c2c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018c08:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8018c0c:	490c      	ldr	r1, [pc, #48]	; (8018c40 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8018c0e:	4809      	ldr	r0, [pc, #36]	; (8018c34 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018c10:	f001 f962 	bl	8019ed8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8018c14:	6a3b      	ldr	r3, [r7, #32]
 8018c16:	2b00      	cmp	r3, #0
 8018c18:	bf14      	ite	ne
 8018c1a:	2301      	movne	r3, #1
 8018c1c:	2300      	moveq	r3, #0
 8018c1e:	b2db      	uxtb	r3, r3
 8018c20:	e000      	b.n	8018c24 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8018c22:	2300      	movs	r3, #0
}
 8018c24:	4618      	mov	r0, r3
 8018c26:	3730      	adds	r7, #48	; 0x30
 8018c28:	46bd      	mov	sp, r7
 8018c2a:	bd80      	pop	{r7, pc}
 8018c2c:	0801f15c 	.word	0x0801f15c
 8018c30:	0801f240 	.word	0x0801f240
 8018c34:	0801f1a4 	.word	0x0801f1a4
 8018c38:	0801f260 	.word	0x0801f260
 8018c3c:	0801f298 	.word	0x0801f298
 8018c40:	0801f2a8 	.word	0x0801f2a8

08018c44 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8018c44:	b580      	push	{r7, lr}
 8018c46:	b08e      	sub	sp, #56	; 0x38
 8018c48:	af00      	add	r7, sp, #0
 8018c4a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8018c4c:	687b      	ldr	r3, [r7, #4]
 8018c4e:	685b      	ldr	r3, [r3, #4]
 8018c50:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8018c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c54:	781b      	ldrb	r3, [r3, #0]
 8018c56:	f003 030f 	and.w	r3, r3, #15
 8018c5a:	b2db      	uxtb	r3, r3
 8018c5c:	009b      	lsls	r3, r3, #2
 8018c5e:	b2db      	uxtb	r3, r3
 8018c60:	2b14      	cmp	r3, #20
 8018c62:	f040 8171 	bne.w	8018f48 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8018c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c68:	88db      	ldrh	r3, [r3, #6]
 8018c6a:	b29b      	uxth	r3, r3
 8018c6c:	4618      	mov	r0, r3
 8018c6e:	f7f6 fe79 	bl	800f964 <lwip_htons>
 8018c72:	4603      	mov	r3, r0
 8018c74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018c78:	b29b      	uxth	r3, r3
 8018c7a:	00db      	lsls	r3, r3, #3
 8018c7c:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8018c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c80:	885b      	ldrh	r3, [r3, #2]
 8018c82:	b29b      	uxth	r3, r3
 8018c84:	4618      	mov	r0, r3
 8018c86:	f7f6 fe6d 	bl	800f964 <lwip_htons>
 8018c8a:	4603      	mov	r3, r0
 8018c8c:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8018c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c90:	781b      	ldrb	r3, [r3, #0]
 8018c92:	f003 030f 	and.w	r3, r3, #15
 8018c96:	b2db      	uxtb	r3, r3
 8018c98:	009b      	lsls	r3, r3, #2
 8018c9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8018c9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8018ca2:	b29b      	uxth	r3, r3
 8018ca4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018ca6:	429a      	cmp	r2, r3
 8018ca8:	f0c0 8150 	bcc.w	8018f4c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8018cac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8018cb0:	b29b      	uxth	r3, r3
 8018cb2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018cb4:	1ad3      	subs	r3, r2, r3
 8018cb6:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8018cb8:	6878      	ldr	r0, [r7, #4]
 8018cba:	f7f8 fabf 	bl	801123c <pbuf_clen>
 8018cbe:	4603      	mov	r3, r0
 8018cc0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8018cc2:	4b8c      	ldr	r3, [pc, #560]	; (8018ef4 <ip4_reass+0x2b0>)
 8018cc4:	881b      	ldrh	r3, [r3, #0]
 8018cc6:	461a      	mov	r2, r3
 8018cc8:	8c3b      	ldrh	r3, [r7, #32]
 8018cca:	4413      	add	r3, r2
 8018ccc:	2b0a      	cmp	r3, #10
 8018cce:	dd10      	ble.n	8018cf2 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8018cd0:	8c3b      	ldrh	r3, [r7, #32]
 8018cd2:	4619      	mov	r1, r3
 8018cd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018cd6:	f7ff fd81 	bl	80187dc <ip_reass_remove_oldest_datagram>
 8018cda:	4603      	mov	r3, r0
 8018cdc:	2b00      	cmp	r3, #0
 8018cde:	f000 8137 	beq.w	8018f50 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8018ce2:	4b84      	ldr	r3, [pc, #528]	; (8018ef4 <ip4_reass+0x2b0>)
 8018ce4:	881b      	ldrh	r3, [r3, #0]
 8018ce6:	461a      	mov	r2, r3
 8018ce8:	8c3b      	ldrh	r3, [r7, #32]
 8018cea:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8018cec:	2b0a      	cmp	r3, #10
 8018cee:	f300 812f 	bgt.w	8018f50 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8018cf2:	4b81      	ldr	r3, [pc, #516]	; (8018ef8 <ip4_reass+0x2b4>)
 8018cf4:	681b      	ldr	r3, [r3, #0]
 8018cf6:	633b      	str	r3, [r7, #48]	; 0x30
 8018cf8:	e015      	b.n	8018d26 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8018cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018cfc:	695a      	ldr	r2, [r3, #20]
 8018cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018d00:	68db      	ldr	r3, [r3, #12]
 8018d02:	429a      	cmp	r2, r3
 8018d04:	d10c      	bne.n	8018d20 <ip4_reass+0xdc>
 8018d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d08:	699a      	ldr	r2, [r3, #24]
 8018d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018d0c:	691b      	ldr	r3, [r3, #16]
 8018d0e:	429a      	cmp	r2, r3
 8018d10:	d106      	bne.n	8018d20 <ip4_reass+0xdc>
 8018d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d14:	899a      	ldrh	r2, [r3, #12]
 8018d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018d18:	889b      	ldrh	r3, [r3, #4]
 8018d1a:	b29b      	uxth	r3, r3
 8018d1c:	429a      	cmp	r2, r3
 8018d1e:	d006      	beq.n	8018d2e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8018d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d22:	681b      	ldr	r3, [r3, #0]
 8018d24:	633b      	str	r3, [r7, #48]	; 0x30
 8018d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d28:	2b00      	cmp	r3, #0
 8018d2a:	d1e6      	bne.n	8018cfa <ip4_reass+0xb6>
 8018d2c:	e000      	b.n	8018d30 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8018d2e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8018d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d32:	2b00      	cmp	r3, #0
 8018d34:	d109      	bne.n	8018d4a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8018d36:	8c3b      	ldrh	r3, [r7, #32]
 8018d38:	4619      	mov	r1, r3
 8018d3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018d3c:	f7ff fdb0 	bl	80188a0 <ip_reass_enqueue_new_datagram>
 8018d40:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8018d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d44:	2b00      	cmp	r3, #0
 8018d46:	d11c      	bne.n	8018d82 <ip4_reass+0x13e>
      goto nullreturn;
 8018d48:	e105      	b.n	8018f56 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8018d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018d4c:	88db      	ldrh	r3, [r3, #6]
 8018d4e:	b29b      	uxth	r3, r3
 8018d50:	4618      	mov	r0, r3
 8018d52:	f7f6 fe07 	bl	800f964 <lwip_htons>
 8018d56:	4603      	mov	r3, r0
 8018d58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018d5c:	2b00      	cmp	r3, #0
 8018d5e:	d110      	bne.n	8018d82 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8018d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d62:	89db      	ldrh	r3, [r3, #14]
 8018d64:	4618      	mov	r0, r3
 8018d66:	f7f6 fdfd 	bl	800f964 <lwip_htons>
 8018d6a:	4603      	mov	r3, r0
 8018d6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8018d70:	2b00      	cmp	r3, #0
 8018d72:	d006      	beq.n	8018d82 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8018d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d76:	3308      	adds	r3, #8
 8018d78:	2214      	movs	r2, #20
 8018d7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8018d7c:	4618      	mov	r0, r3
 8018d7e:	f001 fa7a 	bl	801a276 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8018d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018d84:	88db      	ldrh	r3, [r3, #6]
 8018d86:	b29b      	uxth	r3, r3
 8018d88:	f003 0320 	and.w	r3, r3, #32
 8018d8c:	2b00      	cmp	r3, #0
 8018d8e:	bf0c      	ite	eq
 8018d90:	2301      	moveq	r3, #1
 8018d92:	2300      	movne	r3, #0
 8018d94:	b2db      	uxtb	r3, r3
 8018d96:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8018d98:	69fb      	ldr	r3, [r7, #28]
 8018d9a:	2b00      	cmp	r3, #0
 8018d9c:	d00e      	beq.n	8018dbc <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8018d9e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8018da0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018da2:	4413      	add	r3, r2
 8018da4:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8018da6:	8b7a      	ldrh	r2, [r7, #26]
 8018da8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018daa:	429a      	cmp	r2, r3
 8018dac:	f0c0 80a0 	bcc.w	8018ef0 <ip4_reass+0x2ac>
 8018db0:	8b7b      	ldrh	r3, [r7, #26]
 8018db2:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8018db6:	4293      	cmp	r3, r2
 8018db8:	f200 809a 	bhi.w	8018ef0 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8018dbc:	69fa      	ldr	r2, [r7, #28]
 8018dbe:	6879      	ldr	r1, [r7, #4]
 8018dc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018dc2:	f7ff fdd5 	bl	8018970 <ip_reass_chain_frag_into_datagram_and_validate>
 8018dc6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8018dc8:	697b      	ldr	r3, [r7, #20]
 8018dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018dce:	f000 809b 	beq.w	8018f08 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8018dd2:	4b48      	ldr	r3, [pc, #288]	; (8018ef4 <ip4_reass+0x2b0>)
 8018dd4:	881a      	ldrh	r2, [r3, #0]
 8018dd6:	8c3b      	ldrh	r3, [r7, #32]
 8018dd8:	4413      	add	r3, r2
 8018dda:	b29a      	uxth	r2, r3
 8018ddc:	4b45      	ldr	r3, [pc, #276]	; (8018ef4 <ip4_reass+0x2b0>)
 8018dde:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8018de0:	69fb      	ldr	r3, [r7, #28]
 8018de2:	2b00      	cmp	r3, #0
 8018de4:	d00d      	beq.n	8018e02 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8018de6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8018de8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018dea:	4413      	add	r3, r2
 8018dec:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8018dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018df0:	8a7a      	ldrh	r2, [r7, #18]
 8018df2:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8018df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018df6:	7f9b      	ldrb	r3, [r3, #30]
 8018df8:	f043 0301 	orr.w	r3, r3, #1
 8018dfc:	b2da      	uxtb	r2, r3
 8018dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018e00:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8018e02:	697b      	ldr	r3, [r7, #20]
 8018e04:	2b01      	cmp	r3, #1
 8018e06:	d171      	bne.n	8018eec <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8018e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018e0a:	8b9b      	ldrh	r3, [r3, #28]
 8018e0c:	3314      	adds	r3, #20
 8018e0e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8018e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018e12:	685b      	ldr	r3, [r3, #4]
 8018e14:	685b      	ldr	r3, [r3, #4]
 8018e16:	681b      	ldr	r3, [r3, #0]
 8018e18:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8018e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018e1c:	685b      	ldr	r3, [r3, #4]
 8018e1e:	685b      	ldr	r3, [r3, #4]
 8018e20:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8018e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018e24:	3308      	adds	r3, #8
 8018e26:	2214      	movs	r2, #20
 8018e28:	4619      	mov	r1, r3
 8018e2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018e2c:	f001 fa23 	bl	801a276 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8018e30:	8a3b      	ldrh	r3, [r7, #16]
 8018e32:	4618      	mov	r0, r3
 8018e34:	f7f6 fd96 	bl	800f964 <lwip_htons>
 8018e38:	4603      	mov	r3, r0
 8018e3a:	461a      	mov	r2, r3
 8018e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018e3e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8018e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018e42:	2200      	movs	r2, #0
 8018e44:	719a      	strb	r2, [r3, #6]
 8018e46:	2200      	movs	r2, #0
 8018e48:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8018e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018e4c:	2200      	movs	r2, #0
 8018e4e:	729a      	strb	r2, [r3, #10]
 8018e50:	2200      	movs	r2, #0
 8018e52:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8018e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018e56:	685b      	ldr	r3, [r3, #4]
 8018e58:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8018e5a:	e00d      	b.n	8018e78 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8018e5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018e5e:	685b      	ldr	r3, [r3, #4]
 8018e60:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8018e62:	2114      	movs	r1, #20
 8018e64:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8018e66:	f7f8 f8db 	bl	8011020 <pbuf_remove_header>
      pbuf_cat(p, r);
 8018e6a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8018e6c:	6878      	ldr	r0, [r7, #4]
 8018e6e:	f7f8 fa1f 	bl	80112b0 <pbuf_cat>
      r = iprh->next_pbuf;
 8018e72:	68fb      	ldr	r3, [r7, #12]
 8018e74:	681b      	ldr	r3, [r3, #0]
 8018e76:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8018e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018e7a:	2b00      	cmp	r3, #0
 8018e7c:	d1ee      	bne.n	8018e5c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8018e7e:	4b1e      	ldr	r3, [pc, #120]	; (8018ef8 <ip4_reass+0x2b4>)
 8018e80:	681b      	ldr	r3, [r3, #0]
 8018e82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018e84:	429a      	cmp	r2, r3
 8018e86:	d102      	bne.n	8018e8e <ip4_reass+0x24a>
      ipr_prev = NULL;
 8018e88:	2300      	movs	r3, #0
 8018e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018e8c:	e010      	b.n	8018eb0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8018e8e:	4b1a      	ldr	r3, [pc, #104]	; (8018ef8 <ip4_reass+0x2b4>)
 8018e90:	681b      	ldr	r3, [r3, #0]
 8018e92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018e94:	e007      	b.n	8018ea6 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8018e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e98:	681b      	ldr	r3, [r3, #0]
 8018e9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018e9c:	429a      	cmp	r2, r3
 8018e9e:	d006      	beq.n	8018eae <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8018ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ea2:	681b      	ldr	r3, [r3, #0]
 8018ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ea8:	2b00      	cmp	r3, #0
 8018eaa:	d1f4      	bne.n	8018e96 <ip4_reass+0x252>
 8018eac:	e000      	b.n	8018eb0 <ip4_reass+0x26c>
          break;
 8018eae:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8018eb0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018eb2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018eb4:	f7ff fd2e 	bl	8018914 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8018eb8:	6878      	ldr	r0, [r7, #4]
 8018eba:	f7f8 f9bf 	bl	801123c <pbuf_clen>
 8018ebe:	4603      	mov	r3, r0
 8018ec0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8018ec2:	4b0c      	ldr	r3, [pc, #48]	; (8018ef4 <ip4_reass+0x2b0>)
 8018ec4:	881b      	ldrh	r3, [r3, #0]
 8018ec6:	8c3a      	ldrh	r2, [r7, #32]
 8018ec8:	429a      	cmp	r2, r3
 8018eca:	d906      	bls.n	8018eda <ip4_reass+0x296>
 8018ecc:	4b0b      	ldr	r3, [pc, #44]	; (8018efc <ip4_reass+0x2b8>)
 8018ece:	f240 229b 	movw	r2, #667	; 0x29b
 8018ed2:	490b      	ldr	r1, [pc, #44]	; (8018f00 <ip4_reass+0x2bc>)
 8018ed4:	480b      	ldr	r0, [pc, #44]	; (8018f04 <ip4_reass+0x2c0>)
 8018ed6:	f000 ffff 	bl	8019ed8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8018eda:	4b06      	ldr	r3, [pc, #24]	; (8018ef4 <ip4_reass+0x2b0>)
 8018edc:	881a      	ldrh	r2, [r3, #0]
 8018ede:	8c3b      	ldrh	r3, [r7, #32]
 8018ee0:	1ad3      	subs	r3, r2, r3
 8018ee2:	b29a      	uxth	r2, r3
 8018ee4:	4b03      	ldr	r3, [pc, #12]	; (8018ef4 <ip4_reass+0x2b0>)
 8018ee6:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8018ee8:	687b      	ldr	r3, [r7, #4]
 8018eea:	e038      	b.n	8018f5e <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8018eec:	2300      	movs	r3, #0
 8018eee:	e036      	b.n	8018f5e <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8018ef0:	bf00      	nop
 8018ef2:	e00a      	b.n	8018f0a <ip4_reass+0x2c6>
 8018ef4:	20007214 	.word	0x20007214
 8018ef8:	20007210 	.word	0x20007210
 8018efc:	0801f15c 	.word	0x0801f15c
 8018f00:	0801f2cc 	.word	0x0801f2cc
 8018f04:	0801f1a4 	.word	0x0801f1a4
    goto nullreturn_ipr;
 8018f08:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8018f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018f0c:	2b00      	cmp	r3, #0
 8018f0e:	d106      	bne.n	8018f1e <ip4_reass+0x2da>
 8018f10:	4b15      	ldr	r3, [pc, #84]	; (8018f68 <ip4_reass+0x324>)
 8018f12:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8018f16:	4915      	ldr	r1, [pc, #84]	; (8018f6c <ip4_reass+0x328>)
 8018f18:	4815      	ldr	r0, [pc, #84]	; (8018f70 <ip4_reass+0x32c>)
 8018f1a:	f000 ffdd 	bl	8019ed8 <iprintf>
  if (ipr->p == NULL) {
 8018f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018f20:	685b      	ldr	r3, [r3, #4]
 8018f22:	2b00      	cmp	r3, #0
 8018f24:	d116      	bne.n	8018f54 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8018f26:	4b13      	ldr	r3, [pc, #76]	; (8018f74 <ip4_reass+0x330>)
 8018f28:	681b      	ldr	r3, [r3, #0]
 8018f2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018f2c:	429a      	cmp	r2, r3
 8018f2e:	d006      	beq.n	8018f3e <ip4_reass+0x2fa>
 8018f30:	4b0d      	ldr	r3, [pc, #52]	; (8018f68 <ip4_reass+0x324>)
 8018f32:	f240 22ab 	movw	r2, #683	; 0x2ab
 8018f36:	4910      	ldr	r1, [pc, #64]	; (8018f78 <ip4_reass+0x334>)
 8018f38:	480d      	ldr	r0, [pc, #52]	; (8018f70 <ip4_reass+0x32c>)
 8018f3a:	f000 ffcd 	bl	8019ed8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8018f3e:	2100      	movs	r1, #0
 8018f40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018f42:	f7ff fce7 	bl	8018914 <ip_reass_dequeue_datagram>
 8018f46:	e006      	b.n	8018f56 <ip4_reass+0x312>
    goto nullreturn;
 8018f48:	bf00      	nop
 8018f4a:	e004      	b.n	8018f56 <ip4_reass+0x312>
    goto nullreturn;
 8018f4c:	bf00      	nop
 8018f4e:	e002      	b.n	8018f56 <ip4_reass+0x312>
      goto nullreturn;
 8018f50:	bf00      	nop
 8018f52:	e000      	b.n	8018f56 <ip4_reass+0x312>
  }

nullreturn:
 8018f54:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8018f56:	6878      	ldr	r0, [r7, #4]
 8018f58:	f7f8 f8e8 	bl	801112c <pbuf_free>
  return NULL;
 8018f5c:	2300      	movs	r3, #0
}
 8018f5e:	4618      	mov	r0, r3
 8018f60:	3738      	adds	r7, #56	; 0x38
 8018f62:	46bd      	mov	sp, r7
 8018f64:	bd80      	pop	{r7, pc}
 8018f66:	bf00      	nop
 8018f68:	0801f15c 	.word	0x0801f15c
 8018f6c:	0801f2e8 	.word	0x0801f2e8
 8018f70:	0801f1a4 	.word	0x0801f1a4
 8018f74:	20007210 	.word	0x20007210
 8018f78:	0801f2f4 	.word	0x0801f2f4

08018f7c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8018f7c:	b580      	push	{r7, lr}
 8018f7e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8018f80:	2005      	movs	r0, #5
 8018f82:	f7f7 fa0d 	bl	80103a0 <memp_malloc>
 8018f86:	4603      	mov	r3, r0
}
 8018f88:	4618      	mov	r0, r3
 8018f8a:	bd80      	pop	{r7, pc}

08018f8c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8018f8c:	b580      	push	{r7, lr}
 8018f8e:	b082      	sub	sp, #8
 8018f90:	af00      	add	r7, sp, #0
 8018f92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8018f94:	687b      	ldr	r3, [r7, #4]
 8018f96:	2b00      	cmp	r3, #0
 8018f98:	d106      	bne.n	8018fa8 <ip_frag_free_pbuf_custom_ref+0x1c>
 8018f9a:	4b07      	ldr	r3, [pc, #28]	; (8018fb8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8018f9c:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8018fa0:	4906      	ldr	r1, [pc, #24]	; (8018fbc <ip_frag_free_pbuf_custom_ref+0x30>)
 8018fa2:	4807      	ldr	r0, [pc, #28]	; (8018fc0 <ip_frag_free_pbuf_custom_ref+0x34>)
 8018fa4:	f000 ff98 	bl	8019ed8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8018fa8:	6879      	ldr	r1, [r7, #4]
 8018faa:	2005      	movs	r0, #5
 8018fac:	f7f7 fa68 	bl	8010480 <memp_free>
}
 8018fb0:	bf00      	nop
 8018fb2:	3708      	adds	r7, #8
 8018fb4:	46bd      	mov	sp, r7
 8018fb6:	bd80      	pop	{r7, pc}
 8018fb8:	0801f15c 	.word	0x0801f15c
 8018fbc:	0801f314 	.word	0x0801f314
 8018fc0:	0801f1a4 	.word	0x0801f1a4

08018fc4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8018fc4:	b580      	push	{r7, lr}
 8018fc6:	b084      	sub	sp, #16
 8018fc8:	af00      	add	r7, sp, #0
 8018fca:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8018fcc:	687b      	ldr	r3, [r7, #4]
 8018fce:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8018fd0:	68fb      	ldr	r3, [r7, #12]
 8018fd2:	2b00      	cmp	r3, #0
 8018fd4:	d106      	bne.n	8018fe4 <ipfrag_free_pbuf_custom+0x20>
 8018fd6:	4b11      	ldr	r3, [pc, #68]	; (801901c <ipfrag_free_pbuf_custom+0x58>)
 8018fd8:	f240 22ce 	movw	r2, #718	; 0x2ce
 8018fdc:	4910      	ldr	r1, [pc, #64]	; (8019020 <ipfrag_free_pbuf_custom+0x5c>)
 8018fde:	4811      	ldr	r0, [pc, #68]	; (8019024 <ipfrag_free_pbuf_custom+0x60>)
 8018fe0:	f000 ff7a 	bl	8019ed8 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8018fe4:	68fa      	ldr	r2, [r7, #12]
 8018fe6:	687b      	ldr	r3, [r7, #4]
 8018fe8:	429a      	cmp	r2, r3
 8018fea:	d006      	beq.n	8018ffa <ipfrag_free_pbuf_custom+0x36>
 8018fec:	4b0b      	ldr	r3, [pc, #44]	; (801901c <ipfrag_free_pbuf_custom+0x58>)
 8018fee:	f240 22cf 	movw	r2, #719	; 0x2cf
 8018ff2:	490d      	ldr	r1, [pc, #52]	; (8019028 <ipfrag_free_pbuf_custom+0x64>)
 8018ff4:	480b      	ldr	r0, [pc, #44]	; (8019024 <ipfrag_free_pbuf_custom+0x60>)
 8018ff6:	f000 ff6f 	bl	8019ed8 <iprintf>
  if (pcr->original != NULL) {
 8018ffa:	68fb      	ldr	r3, [r7, #12]
 8018ffc:	695b      	ldr	r3, [r3, #20]
 8018ffe:	2b00      	cmp	r3, #0
 8019000:	d004      	beq.n	801900c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8019002:	68fb      	ldr	r3, [r7, #12]
 8019004:	695b      	ldr	r3, [r3, #20]
 8019006:	4618      	mov	r0, r3
 8019008:	f7f8 f890 	bl	801112c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801900c:	68f8      	ldr	r0, [r7, #12]
 801900e:	f7ff ffbd 	bl	8018f8c <ip_frag_free_pbuf_custom_ref>
}
 8019012:	bf00      	nop
 8019014:	3710      	adds	r7, #16
 8019016:	46bd      	mov	sp, r7
 8019018:	bd80      	pop	{r7, pc}
 801901a:	bf00      	nop
 801901c:	0801f15c 	.word	0x0801f15c
 8019020:	0801f320 	.word	0x0801f320
 8019024:	0801f1a4 	.word	0x0801f1a4
 8019028:	0801f32c 	.word	0x0801f32c

0801902c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801902c:	b580      	push	{r7, lr}
 801902e:	b094      	sub	sp, #80	; 0x50
 8019030:	af02      	add	r7, sp, #8
 8019032:	60f8      	str	r0, [r7, #12]
 8019034:	60b9      	str	r1, [r7, #8]
 8019036:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8019038:	2300      	movs	r3, #0
 801903a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801903e:	68bb      	ldr	r3, [r7, #8]
 8019040:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8019042:	3b14      	subs	r3, #20
 8019044:	2b00      	cmp	r3, #0
 8019046:	da00      	bge.n	801904a <ip4_frag+0x1e>
 8019048:	3307      	adds	r3, #7
 801904a:	10db      	asrs	r3, r3, #3
 801904c:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801904e:	2314      	movs	r3, #20
 8019050:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8019052:	68fb      	ldr	r3, [r7, #12]
 8019054:	685b      	ldr	r3, [r3, #4]
 8019056:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8019058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801905a:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801905c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801905e:	781b      	ldrb	r3, [r3, #0]
 8019060:	f003 030f 	and.w	r3, r3, #15
 8019064:	b2db      	uxtb	r3, r3
 8019066:	009b      	lsls	r3, r3, #2
 8019068:	b2db      	uxtb	r3, r3
 801906a:	2b14      	cmp	r3, #20
 801906c:	d002      	beq.n	8019074 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801906e:	f06f 0305 	mvn.w	r3, #5
 8019072:	e110      	b.n	8019296 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8019074:	68fb      	ldr	r3, [r7, #12]
 8019076:	895b      	ldrh	r3, [r3, #10]
 8019078:	2b13      	cmp	r3, #19
 801907a:	d809      	bhi.n	8019090 <ip4_frag+0x64>
 801907c:	4b88      	ldr	r3, [pc, #544]	; (80192a0 <ip4_frag+0x274>)
 801907e:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8019082:	4988      	ldr	r1, [pc, #544]	; (80192a4 <ip4_frag+0x278>)
 8019084:	4888      	ldr	r0, [pc, #544]	; (80192a8 <ip4_frag+0x27c>)
 8019086:	f000 ff27 	bl	8019ed8 <iprintf>
 801908a:	f06f 0305 	mvn.w	r3, #5
 801908e:	e102      	b.n	8019296 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8019090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019092:	88db      	ldrh	r3, [r3, #6]
 8019094:	b29b      	uxth	r3, r3
 8019096:	4618      	mov	r0, r3
 8019098:	f7f6 fc64 	bl	800f964 <lwip_htons>
 801909c:	4603      	mov	r3, r0
 801909e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80190a0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80190a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80190a6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80190aa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80190ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80190b0:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 80190b2:	68fb      	ldr	r3, [r7, #12]
 80190b4:	891b      	ldrh	r3, [r3, #8]
 80190b6:	3b14      	subs	r3, #20
 80190b8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 80190bc:	e0e1      	b.n	8019282 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80190be:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80190c0:	00db      	lsls	r3, r3, #3
 80190c2:	b29b      	uxth	r3, r3
 80190c4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80190c8:	4293      	cmp	r3, r2
 80190ca:	bf28      	it	cs
 80190cc:	4613      	movcs	r3, r2
 80190ce:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80190d0:	f44f 7220 	mov.w	r2, #640	; 0x280
 80190d4:	2114      	movs	r1, #20
 80190d6:	200e      	movs	r0, #14
 80190d8:	f7f7 fd44 	bl	8010b64 <pbuf_alloc>
 80190dc:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 80190de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80190e0:	2b00      	cmp	r3, #0
 80190e2:	f000 80d5 	beq.w	8019290 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80190e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80190e8:	895b      	ldrh	r3, [r3, #10]
 80190ea:	2b13      	cmp	r3, #19
 80190ec:	d806      	bhi.n	80190fc <ip4_frag+0xd0>
 80190ee:	4b6c      	ldr	r3, [pc, #432]	; (80192a0 <ip4_frag+0x274>)
 80190f0:	f44f 7249 	mov.w	r2, #804	; 0x324
 80190f4:	496d      	ldr	r1, [pc, #436]	; (80192ac <ip4_frag+0x280>)
 80190f6:	486c      	ldr	r0, [pc, #432]	; (80192a8 <ip4_frag+0x27c>)
 80190f8:	f000 feee 	bl	8019ed8 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80190fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80190fe:	685b      	ldr	r3, [r3, #4]
 8019100:	2214      	movs	r2, #20
 8019102:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8019104:	4618      	mov	r0, r3
 8019106:	f001 f8b6 	bl	801a276 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801910a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801910c:	685b      	ldr	r3, [r3, #4]
 801910e:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8019110:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019112:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8019116:	e064      	b.n	80191e2 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8019118:	68fb      	ldr	r3, [r7, #12]
 801911a:	895a      	ldrh	r2, [r3, #10]
 801911c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801911e:	1ad3      	subs	r3, r2, r3
 8019120:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8019122:	68fb      	ldr	r3, [r7, #12]
 8019124:	895b      	ldrh	r3, [r3, #10]
 8019126:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8019128:	429a      	cmp	r2, r3
 801912a:	d906      	bls.n	801913a <ip4_frag+0x10e>
 801912c:	4b5c      	ldr	r3, [pc, #368]	; (80192a0 <ip4_frag+0x274>)
 801912e:	f240 322d 	movw	r2, #813	; 0x32d
 8019132:	495f      	ldr	r1, [pc, #380]	; (80192b0 <ip4_frag+0x284>)
 8019134:	485c      	ldr	r0, [pc, #368]	; (80192a8 <ip4_frag+0x27c>)
 8019136:	f000 fecf 	bl	8019ed8 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801913a:	8bfa      	ldrh	r2, [r7, #30]
 801913c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019140:	4293      	cmp	r3, r2
 8019142:	bf28      	it	cs
 8019144:	4613      	movcs	r3, r2
 8019146:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801914a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801914e:	2b00      	cmp	r3, #0
 8019150:	d105      	bne.n	801915e <ip4_frag+0x132>
        poff = 0;
 8019152:	2300      	movs	r3, #0
 8019154:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8019156:	68fb      	ldr	r3, [r7, #12]
 8019158:	681b      	ldr	r3, [r3, #0]
 801915a:	60fb      	str	r3, [r7, #12]
        continue;
 801915c:	e041      	b.n	80191e2 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801915e:	f7ff ff0d 	bl	8018f7c <ip_frag_alloc_pbuf_custom_ref>
 8019162:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8019164:	69bb      	ldr	r3, [r7, #24]
 8019166:	2b00      	cmp	r3, #0
 8019168:	d103      	bne.n	8019172 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801916a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801916c:	f7f7 ffde 	bl	801112c <pbuf_free>
        goto memerr;
 8019170:	e08f      	b.n	8019292 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8019172:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8019174:	68fb      	ldr	r3, [r7, #12]
 8019176:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8019178:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801917a:	4413      	add	r3, r2
 801917c:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8019180:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8019184:	9201      	str	r2, [sp, #4]
 8019186:	9300      	str	r3, [sp, #0]
 8019188:	4603      	mov	r3, r0
 801918a:	2241      	movs	r2, #65	; 0x41
 801918c:	2000      	movs	r0, #0
 801918e:	f7f7 fe15 	bl	8010dbc <pbuf_alloced_custom>
 8019192:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8019194:	697b      	ldr	r3, [r7, #20]
 8019196:	2b00      	cmp	r3, #0
 8019198:	d106      	bne.n	80191a8 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801919a:	69b8      	ldr	r0, [r7, #24]
 801919c:	f7ff fef6 	bl	8018f8c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80191a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80191a2:	f7f7 ffc3 	bl	801112c <pbuf_free>
        goto memerr;
 80191a6:	e074      	b.n	8019292 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 80191a8:	68f8      	ldr	r0, [r7, #12]
 80191aa:	f7f8 f85f 	bl	801126c <pbuf_ref>
      pcr->original = p;
 80191ae:	69bb      	ldr	r3, [r7, #24]
 80191b0:	68fa      	ldr	r2, [r7, #12]
 80191b2:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80191b4:	69bb      	ldr	r3, [r7, #24]
 80191b6:	4a3f      	ldr	r2, [pc, #252]	; (80192b4 <ip4_frag+0x288>)
 80191b8:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80191ba:	6979      	ldr	r1, [r7, #20]
 80191bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80191be:	f7f8 f877 	bl	80112b0 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80191c2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80191c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80191ca:	1ad3      	subs	r3, r2, r3
 80191cc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 80191d0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80191d4:	2b00      	cmp	r3, #0
 80191d6:	d004      	beq.n	80191e2 <ip4_frag+0x1b6>
        poff = 0;
 80191d8:	2300      	movs	r3, #0
 80191da:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80191dc:	68fb      	ldr	r3, [r7, #12]
 80191de:	681b      	ldr	r3, [r3, #0]
 80191e0:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80191e2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80191e6:	2b00      	cmp	r3, #0
 80191e8:	d196      	bne.n	8019118 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80191ea:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80191ec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80191f0:	4413      	add	r3, r2
 80191f2:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80191f4:	68bb      	ldr	r3, [r7, #8]
 80191f6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80191f8:	f1a3 0213 	sub.w	r2, r3, #19
 80191fc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019200:	429a      	cmp	r2, r3
 8019202:	bfcc      	ite	gt
 8019204:	2301      	movgt	r3, #1
 8019206:	2300      	movle	r3, #0
 8019208:	b2db      	uxtb	r3, r3
 801920a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801920c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8019210:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019214:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8019216:	6a3b      	ldr	r3, [r7, #32]
 8019218:	2b00      	cmp	r3, #0
 801921a:	d002      	beq.n	8019222 <ip4_frag+0x1f6>
 801921c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801921e:	2b00      	cmp	r3, #0
 8019220:	d003      	beq.n	801922a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8019222:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019224:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8019228:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801922a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801922c:	4618      	mov	r0, r3
 801922e:	f7f6 fb99 	bl	800f964 <lwip_htons>
 8019232:	4603      	mov	r3, r0
 8019234:	461a      	mov	r2, r3
 8019236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019238:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801923a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801923c:	3314      	adds	r3, #20
 801923e:	b29b      	uxth	r3, r3
 8019240:	4618      	mov	r0, r3
 8019242:	f7f6 fb8f 	bl	800f964 <lwip_htons>
 8019246:	4603      	mov	r3, r0
 8019248:	461a      	mov	r2, r3
 801924a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801924c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801924e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019250:	2200      	movs	r2, #0
 8019252:	729a      	strb	r2, [r3, #10]
 8019254:	2200      	movs	r2, #0
 8019256:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8019258:	68bb      	ldr	r3, [r7, #8]
 801925a:	695b      	ldr	r3, [r3, #20]
 801925c:	687a      	ldr	r2, [r7, #4]
 801925e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8019260:	68b8      	ldr	r0, [r7, #8]
 8019262:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8019264:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019266:	f7f7 ff61 	bl	801112c <pbuf_free>
    left = (u16_t)(left - fragsize);
 801926a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801926e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019270:	1ad3      	subs	r3, r2, r3
 8019272:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8019276:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801927a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801927c:	4413      	add	r3, r2
 801927e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8019282:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019286:	2b00      	cmp	r3, #0
 8019288:	f47f af19 	bne.w	80190be <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801928c:	2300      	movs	r3, #0
 801928e:	e002      	b.n	8019296 <ip4_frag+0x26a>
      goto memerr;
 8019290:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8019292:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019296:	4618      	mov	r0, r3
 8019298:	3748      	adds	r7, #72	; 0x48
 801929a:	46bd      	mov	sp, r7
 801929c:	bd80      	pop	{r7, pc}
 801929e:	bf00      	nop
 80192a0:	0801f15c 	.word	0x0801f15c
 80192a4:	0801f338 	.word	0x0801f338
 80192a8:	0801f1a4 	.word	0x0801f1a4
 80192ac:	0801f354 	.word	0x0801f354
 80192b0:	0801f374 	.word	0x0801f374
 80192b4:	08018fc5 	.word	0x08018fc5

080192b8 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80192b8:	b580      	push	{r7, lr}
 80192ba:	b086      	sub	sp, #24
 80192bc:	af00      	add	r7, sp, #0
 80192be:	6078      	str	r0, [r7, #4]
 80192c0:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 80192c2:	230e      	movs	r3, #14
 80192c4:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 80192c6:	687b      	ldr	r3, [r7, #4]
 80192c8:	895b      	ldrh	r3, [r3, #10]
 80192ca:	2b0e      	cmp	r3, #14
 80192cc:	d96e      	bls.n	80193ac <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80192ce:	687b      	ldr	r3, [r7, #4]
 80192d0:	7bdb      	ldrb	r3, [r3, #15]
 80192d2:	2b00      	cmp	r3, #0
 80192d4:	d106      	bne.n	80192e4 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 80192d6:	683b      	ldr	r3, [r7, #0]
 80192d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80192dc:	3301      	adds	r3, #1
 80192de:	b2da      	uxtb	r2, r3
 80192e0:	687b      	ldr	r3, [r7, #4]
 80192e2:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80192e4:	687b      	ldr	r3, [r7, #4]
 80192e6:	685b      	ldr	r3, [r3, #4]
 80192e8:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80192ea:	693b      	ldr	r3, [r7, #16]
 80192ec:	7b1a      	ldrb	r2, [r3, #12]
 80192ee:	7b5b      	ldrb	r3, [r3, #13]
 80192f0:	021b      	lsls	r3, r3, #8
 80192f2:	4313      	orrs	r3, r2
 80192f4:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80192f6:	693b      	ldr	r3, [r7, #16]
 80192f8:	781b      	ldrb	r3, [r3, #0]
 80192fa:	f003 0301 	and.w	r3, r3, #1
 80192fe:	2b00      	cmp	r3, #0
 8019300:	d023      	beq.n	801934a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8019302:	693b      	ldr	r3, [r7, #16]
 8019304:	781b      	ldrb	r3, [r3, #0]
 8019306:	2b01      	cmp	r3, #1
 8019308:	d10f      	bne.n	801932a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801930a:	693b      	ldr	r3, [r7, #16]
 801930c:	785b      	ldrb	r3, [r3, #1]
 801930e:	2b00      	cmp	r3, #0
 8019310:	d11b      	bne.n	801934a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8019312:	693b      	ldr	r3, [r7, #16]
 8019314:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8019316:	2b5e      	cmp	r3, #94	; 0x5e
 8019318:	d117      	bne.n	801934a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801931a:	687b      	ldr	r3, [r7, #4]
 801931c:	7b5b      	ldrb	r3, [r3, #13]
 801931e:	f043 0310 	orr.w	r3, r3, #16
 8019322:	b2da      	uxtb	r2, r3
 8019324:	687b      	ldr	r3, [r7, #4]
 8019326:	735a      	strb	r2, [r3, #13]
 8019328:	e00f      	b.n	801934a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801932a:	693b      	ldr	r3, [r7, #16]
 801932c:	2206      	movs	r2, #6
 801932e:	4928      	ldr	r1, [pc, #160]	; (80193d0 <ethernet_input+0x118>)
 8019330:	4618      	mov	r0, r3
 8019332:	f000 ff17 	bl	801a164 <memcmp>
 8019336:	4603      	mov	r3, r0
 8019338:	2b00      	cmp	r3, #0
 801933a:	d106      	bne.n	801934a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801933c:	687b      	ldr	r3, [r7, #4]
 801933e:	7b5b      	ldrb	r3, [r3, #13]
 8019340:	f043 0308 	orr.w	r3, r3, #8
 8019344:	b2da      	uxtb	r2, r3
 8019346:	687b      	ldr	r3, [r7, #4]
 8019348:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801934a:	89fb      	ldrh	r3, [r7, #14]
 801934c:	2b08      	cmp	r3, #8
 801934e:	d003      	beq.n	8019358 <ethernet_input+0xa0>
 8019350:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8019354:	d014      	beq.n	8019380 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8019356:	e032      	b.n	80193be <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019358:	683b      	ldr	r3, [r7, #0]
 801935a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801935e:	f003 0308 	and.w	r3, r3, #8
 8019362:	2b00      	cmp	r3, #0
 8019364:	d024      	beq.n	80193b0 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8019366:	8afb      	ldrh	r3, [r7, #22]
 8019368:	4619      	mov	r1, r3
 801936a:	6878      	ldr	r0, [r7, #4]
 801936c:	f7f7 fe58 	bl	8011020 <pbuf_remove_header>
 8019370:	4603      	mov	r3, r0
 8019372:	2b00      	cmp	r3, #0
 8019374:	d11e      	bne.n	80193b4 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8019376:	6839      	ldr	r1, [r7, #0]
 8019378:	6878      	ldr	r0, [r7, #4]
 801937a:	f7fe ff21 	bl	80181c0 <ip4_input>
      break;
 801937e:	e013      	b.n	80193a8 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019380:	683b      	ldr	r3, [r7, #0]
 8019382:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019386:	f003 0308 	and.w	r3, r3, #8
 801938a:	2b00      	cmp	r3, #0
 801938c:	d014      	beq.n	80193b8 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801938e:	8afb      	ldrh	r3, [r7, #22]
 8019390:	4619      	mov	r1, r3
 8019392:	6878      	ldr	r0, [r7, #4]
 8019394:	f7f7 fe44 	bl	8011020 <pbuf_remove_header>
 8019398:	4603      	mov	r3, r0
 801939a:	2b00      	cmp	r3, #0
 801939c:	d10e      	bne.n	80193bc <ethernet_input+0x104>
        etharp_input(p, netif);
 801939e:	6839      	ldr	r1, [r7, #0]
 80193a0:	6878      	ldr	r0, [r7, #4]
 80193a2:	f7fe f89b 	bl	80174dc <etharp_input>
      break;
 80193a6:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80193a8:	2300      	movs	r3, #0
 80193aa:	e00c      	b.n	80193c6 <ethernet_input+0x10e>
    goto free_and_return;
 80193ac:	bf00      	nop
 80193ae:	e006      	b.n	80193be <ethernet_input+0x106>
        goto free_and_return;
 80193b0:	bf00      	nop
 80193b2:	e004      	b.n	80193be <ethernet_input+0x106>
        goto free_and_return;
 80193b4:	bf00      	nop
 80193b6:	e002      	b.n	80193be <ethernet_input+0x106>
        goto free_and_return;
 80193b8:	bf00      	nop
 80193ba:	e000      	b.n	80193be <ethernet_input+0x106>
        goto free_and_return;
 80193bc:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80193be:	6878      	ldr	r0, [r7, #4]
 80193c0:	f7f7 feb4 	bl	801112c <pbuf_free>
  return ERR_OK;
 80193c4:	2300      	movs	r3, #0
}
 80193c6:	4618      	mov	r0, r3
 80193c8:	3718      	adds	r7, #24
 80193ca:	46bd      	mov	sp, r7
 80193cc:	bd80      	pop	{r7, pc}
 80193ce:	bf00      	nop
 80193d0:	0801f550 	.word	0x0801f550

080193d4 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80193d4:	b580      	push	{r7, lr}
 80193d6:	b086      	sub	sp, #24
 80193d8:	af00      	add	r7, sp, #0
 80193da:	60f8      	str	r0, [r7, #12]
 80193dc:	60b9      	str	r1, [r7, #8]
 80193de:	607a      	str	r2, [r7, #4]
 80193e0:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80193e2:	8c3b      	ldrh	r3, [r7, #32]
 80193e4:	4618      	mov	r0, r3
 80193e6:	f7f6 fabd 	bl	800f964 <lwip_htons>
 80193ea:	4603      	mov	r3, r0
 80193ec:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 80193ee:	210e      	movs	r1, #14
 80193f0:	68b8      	ldr	r0, [r7, #8]
 80193f2:	f7f7 fe05 	bl	8011000 <pbuf_add_header>
 80193f6:	4603      	mov	r3, r0
 80193f8:	2b00      	cmp	r3, #0
 80193fa:	d125      	bne.n	8019448 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80193fc:	68bb      	ldr	r3, [r7, #8]
 80193fe:	685b      	ldr	r3, [r3, #4]
 8019400:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8019402:	693b      	ldr	r3, [r7, #16]
 8019404:	8afa      	ldrh	r2, [r7, #22]
 8019406:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8019408:	693b      	ldr	r3, [r7, #16]
 801940a:	2206      	movs	r2, #6
 801940c:	6839      	ldr	r1, [r7, #0]
 801940e:	4618      	mov	r0, r3
 8019410:	f000 ff31 	bl	801a276 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8019414:	693b      	ldr	r3, [r7, #16]
 8019416:	3306      	adds	r3, #6
 8019418:	2206      	movs	r2, #6
 801941a:	6879      	ldr	r1, [r7, #4]
 801941c:	4618      	mov	r0, r3
 801941e:	f000 ff2a 	bl	801a276 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8019422:	68fb      	ldr	r3, [r7, #12]
 8019424:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8019428:	2b06      	cmp	r3, #6
 801942a:	d006      	beq.n	801943a <ethernet_output+0x66>
 801942c:	4b0a      	ldr	r3, [pc, #40]	; (8019458 <ethernet_output+0x84>)
 801942e:	f44f 7299 	mov.w	r2, #306	; 0x132
 8019432:	490a      	ldr	r1, [pc, #40]	; (801945c <ethernet_output+0x88>)
 8019434:	480a      	ldr	r0, [pc, #40]	; (8019460 <ethernet_output+0x8c>)
 8019436:	f000 fd4f 	bl	8019ed8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801943a:	68fb      	ldr	r3, [r7, #12]
 801943c:	699b      	ldr	r3, [r3, #24]
 801943e:	68b9      	ldr	r1, [r7, #8]
 8019440:	68f8      	ldr	r0, [r7, #12]
 8019442:	4798      	blx	r3
 8019444:	4603      	mov	r3, r0
 8019446:	e002      	b.n	801944e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8019448:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801944a:	f06f 0301 	mvn.w	r3, #1
}
 801944e:	4618      	mov	r0, r3
 8019450:	3718      	adds	r7, #24
 8019452:	46bd      	mov	sp, r7
 8019454:	bd80      	pop	{r7, pc}
 8019456:	bf00      	nop
 8019458:	0801f384 	.word	0x0801f384
 801945c:	0801f3bc 	.word	0x0801f3bc
 8019460:	0801f3f0 	.word	0x0801f3f0

08019464 <rand>:
 8019464:	4b16      	ldr	r3, [pc, #88]	; (80194c0 <rand+0x5c>)
 8019466:	b510      	push	{r4, lr}
 8019468:	681c      	ldr	r4, [r3, #0]
 801946a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801946c:	b9b3      	cbnz	r3, 801949c <rand+0x38>
 801946e:	2018      	movs	r0, #24
 8019470:	f001 fd6e 	bl	801af50 <malloc>
 8019474:	4602      	mov	r2, r0
 8019476:	6320      	str	r0, [r4, #48]	; 0x30
 8019478:	b920      	cbnz	r0, 8019484 <rand+0x20>
 801947a:	4b12      	ldr	r3, [pc, #72]	; (80194c4 <rand+0x60>)
 801947c:	4812      	ldr	r0, [pc, #72]	; (80194c8 <rand+0x64>)
 801947e:	2152      	movs	r1, #82	; 0x52
 8019480:	f000 ff08 	bl	801a294 <__assert_func>
 8019484:	4911      	ldr	r1, [pc, #68]	; (80194cc <rand+0x68>)
 8019486:	4b12      	ldr	r3, [pc, #72]	; (80194d0 <rand+0x6c>)
 8019488:	e9c0 1300 	strd	r1, r3, [r0]
 801948c:	4b11      	ldr	r3, [pc, #68]	; (80194d4 <rand+0x70>)
 801948e:	6083      	str	r3, [r0, #8]
 8019490:	230b      	movs	r3, #11
 8019492:	8183      	strh	r3, [r0, #12]
 8019494:	2100      	movs	r1, #0
 8019496:	2001      	movs	r0, #1
 8019498:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801949c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801949e:	480e      	ldr	r0, [pc, #56]	; (80194d8 <rand+0x74>)
 80194a0:	690b      	ldr	r3, [r1, #16]
 80194a2:	694c      	ldr	r4, [r1, #20]
 80194a4:	4a0d      	ldr	r2, [pc, #52]	; (80194dc <rand+0x78>)
 80194a6:	4358      	muls	r0, r3
 80194a8:	fb02 0004 	mla	r0, r2, r4, r0
 80194ac:	fba3 3202 	umull	r3, r2, r3, r2
 80194b0:	3301      	adds	r3, #1
 80194b2:	eb40 0002 	adc.w	r0, r0, r2
 80194b6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80194ba:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80194be:	bd10      	pop	{r4, pc}
 80194c0:	200000bc 	.word	0x200000bc
 80194c4:	0801f55e 	.word	0x0801f55e
 80194c8:	0801f575 	.word	0x0801f575
 80194cc:	abcd330e 	.word	0xabcd330e
 80194d0:	e66d1234 	.word	0xe66d1234
 80194d4:	0005deec 	.word	0x0005deec
 80194d8:	5851f42d 	.word	0x5851f42d
 80194dc:	4c957f2d 	.word	0x4c957f2d

080194e0 <__cvt>:
 80194e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80194e2:	ed2d 8b02 	vpush	{d8}
 80194e6:	eeb0 8b40 	vmov.f64	d8, d0
 80194ea:	b085      	sub	sp, #20
 80194ec:	4617      	mov	r7, r2
 80194ee:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80194f0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80194f2:	ee18 2a90 	vmov	r2, s17
 80194f6:	f025 0520 	bic.w	r5, r5, #32
 80194fa:	2a00      	cmp	r2, #0
 80194fc:	bfb6      	itet	lt
 80194fe:	222d      	movlt	r2, #45	; 0x2d
 8019500:	2200      	movge	r2, #0
 8019502:	eeb1 8b40 	vneglt.f64	d8, d0
 8019506:	2d46      	cmp	r5, #70	; 0x46
 8019508:	460c      	mov	r4, r1
 801950a:	701a      	strb	r2, [r3, #0]
 801950c:	d004      	beq.n	8019518 <__cvt+0x38>
 801950e:	2d45      	cmp	r5, #69	; 0x45
 8019510:	d100      	bne.n	8019514 <__cvt+0x34>
 8019512:	3401      	adds	r4, #1
 8019514:	2102      	movs	r1, #2
 8019516:	e000      	b.n	801951a <__cvt+0x3a>
 8019518:	2103      	movs	r1, #3
 801951a:	ab03      	add	r3, sp, #12
 801951c:	9301      	str	r3, [sp, #4]
 801951e:	ab02      	add	r3, sp, #8
 8019520:	9300      	str	r3, [sp, #0]
 8019522:	4622      	mov	r2, r4
 8019524:	4633      	mov	r3, r6
 8019526:	eeb0 0b48 	vmov.f64	d0, d8
 801952a:	f000 ff59 	bl	801a3e0 <_dtoa_r>
 801952e:	2d47      	cmp	r5, #71	; 0x47
 8019530:	d101      	bne.n	8019536 <__cvt+0x56>
 8019532:	07fb      	lsls	r3, r7, #31
 8019534:	d51a      	bpl.n	801956c <__cvt+0x8c>
 8019536:	2d46      	cmp	r5, #70	; 0x46
 8019538:	eb00 0204 	add.w	r2, r0, r4
 801953c:	d10c      	bne.n	8019558 <__cvt+0x78>
 801953e:	7803      	ldrb	r3, [r0, #0]
 8019540:	2b30      	cmp	r3, #48	; 0x30
 8019542:	d107      	bne.n	8019554 <__cvt+0x74>
 8019544:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801954c:	bf1c      	itt	ne
 801954e:	f1c4 0401 	rsbne	r4, r4, #1
 8019552:	6034      	strne	r4, [r6, #0]
 8019554:	6833      	ldr	r3, [r6, #0]
 8019556:	441a      	add	r2, r3
 8019558:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801955c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019560:	bf08      	it	eq
 8019562:	9203      	streq	r2, [sp, #12]
 8019564:	2130      	movs	r1, #48	; 0x30
 8019566:	9b03      	ldr	r3, [sp, #12]
 8019568:	4293      	cmp	r3, r2
 801956a:	d307      	bcc.n	801957c <__cvt+0x9c>
 801956c:	9b03      	ldr	r3, [sp, #12]
 801956e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019570:	1a1b      	subs	r3, r3, r0
 8019572:	6013      	str	r3, [r2, #0]
 8019574:	b005      	add	sp, #20
 8019576:	ecbd 8b02 	vpop	{d8}
 801957a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801957c:	1c5c      	adds	r4, r3, #1
 801957e:	9403      	str	r4, [sp, #12]
 8019580:	7019      	strb	r1, [r3, #0]
 8019582:	e7f0      	b.n	8019566 <__cvt+0x86>

08019584 <__exponent>:
 8019584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019586:	4603      	mov	r3, r0
 8019588:	2900      	cmp	r1, #0
 801958a:	bfb8      	it	lt
 801958c:	4249      	neglt	r1, r1
 801958e:	f803 2b02 	strb.w	r2, [r3], #2
 8019592:	bfb4      	ite	lt
 8019594:	222d      	movlt	r2, #45	; 0x2d
 8019596:	222b      	movge	r2, #43	; 0x2b
 8019598:	2909      	cmp	r1, #9
 801959a:	7042      	strb	r2, [r0, #1]
 801959c:	dd2a      	ble.n	80195f4 <__exponent+0x70>
 801959e:	f10d 0207 	add.w	r2, sp, #7
 80195a2:	4617      	mov	r7, r2
 80195a4:	260a      	movs	r6, #10
 80195a6:	4694      	mov	ip, r2
 80195a8:	fb91 f5f6 	sdiv	r5, r1, r6
 80195ac:	fb06 1415 	mls	r4, r6, r5, r1
 80195b0:	3430      	adds	r4, #48	; 0x30
 80195b2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80195b6:	460c      	mov	r4, r1
 80195b8:	2c63      	cmp	r4, #99	; 0x63
 80195ba:	f102 32ff 	add.w	r2, r2, #4294967295
 80195be:	4629      	mov	r1, r5
 80195c0:	dcf1      	bgt.n	80195a6 <__exponent+0x22>
 80195c2:	3130      	adds	r1, #48	; 0x30
 80195c4:	f1ac 0402 	sub.w	r4, ip, #2
 80195c8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80195cc:	1c41      	adds	r1, r0, #1
 80195ce:	4622      	mov	r2, r4
 80195d0:	42ba      	cmp	r2, r7
 80195d2:	d30a      	bcc.n	80195ea <__exponent+0x66>
 80195d4:	f10d 0209 	add.w	r2, sp, #9
 80195d8:	eba2 020c 	sub.w	r2, r2, ip
 80195dc:	42bc      	cmp	r4, r7
 80195de:	bf88      	it	hi
 80195e0:	2200      	movhi	r2, #0
 80195e2:	4413      	add	r3, r2
 80195e4:	1a18      	subs	r0, r3, r0
 80195e6:	b003      	add	sp, #12
 80195e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80195ea:	f812 5b01 	ldrb.w	r5, [r2], #1
 80195ee:	f801 5f01 	strb.w	r5, [r1, #1]!
 80195f2:	e7ed      	b.n	80195d0 <__exponent+0x4c>
 80195f4:	2330      	movs	r3, #48	; 0x30
 80195f6:	3130      	adds	r1, #48	; 0x30
 80195f8:	7083      	strb	r3, [r0, #2]
 80195fa:	70c1      	strb	r1, [r0, #3]
 80195fc:	1d03      	adds	r3, r0, #4
 80195fe:	e7f1      	b.n	80195e4 <__exponent+0x60>

08019600 <_printf_float>:
 8019600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019604:	b08b      	sub	sp, #44	; 0x2c
 8019606:	460c      	mov	r4, r1
 8019608:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801960c:	4616      	mov	r6, r2
 801960e:	461f      	mov	r7, r3
 8019610:	4605      	mov	r5, r0
 8019612:	f000 fdbf 	bl	801a194 <_localeconv_r>
 8019616:	f8d0 b000 	ldr.w	fp, [r0]
 801961a:	4658      	mov	r0, fp
 801961c:	f7e8 fc28 	bl	8001e70 <strlen>
 8019620:	2300      	movs	r3, #0
 8019622:	9308      	str	r3, [sp, #32]
 8019624:	f8d8 3000 	ldr.w	r3, [r8]
 8019628:	f894 9018 	ldrb.w	r9, [r4, #24]
 801962c:	6822      	ldr	r2, [r4, #0]
 801962e:	3307      	adds	r3, #7
 8019630:	f023 0307 	bic.w	r3, r3, #7
 8019634:	f103 0108 	add.w	r1, r3, #8
 8019638:	f8c8 1000 	str.w	r1, [r8]
 801963c:	ed93 0b00 	vldr	d0, [r3]
 8019640:	ed9f 6b97 	vldr	d6, [pc, #604]	; 80198a0 <_printf_float+0x2a0>
 8019644:	eeb0 7bc0 	vabs.f64	d7, d0
 8019648:	eeb4 7b46 	vcmp.f64	d7, d6
 801964c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019650:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8019654:	4682      	mov	sl, r0
 8019656:	dd24      	ble.n	80196a2 <_printf_float+0xa2>
 8019658:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801965c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019660:	d502      	bpl.n	8019668 <_printf_float+0x68>
 8019662:	232d      	movs	r3, #45	; 0x2d
 8019664:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019668:	498f      	ldr	r1, [pc, #572]	; (80198a8 <_printf_float+0x2a8>)
 801966a:	4b90      	ldr	r3, [pc, #576]	; (80198ac <_printf_float+0x2ac>)
 801966c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8019670:	bf94      	ite	ls
 8019672:	4688      	movls	r8, r1
 8019674:	4698      	movhi	r8, r3
 8019676:	2303      	movs	r3, #3
 8019678:	6123      	str	r3, [r4, #16]
 801967a:	f022 0204 	bic.w	r2, r2, #4
 801967e:	2300      	movs	r3, #0
 8019680:	6022      	str	r2, [r4, #0]
 8019682:	9304      	str	r3, [sp, #16]
 8019684:	9700      	str	r7, [sp, #0]
 8019686:	4633      	mov	r3, r6
 8019688:	aa09      	add	r2, sp, #36	; 0x24
 801968a:	4621      	mov	r1, r4
 801968c:	4628      	mov	r0, r5
 801968e:	f000 f9d1 	bl	8019a34 <_printf_common>
 8019692:	3001      	adds	r0, #1
 8019694:	f040 808a 	bne.w	80197ac <_printf_float+0x1ac>
 8019698:	f04f 30ff 	mov.w	r0, #4294967295
 801969c:	b00b      	add	sp, #44	; 0x2c
 801969e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196a2:	eeb4 0b40 	vcmp.f64	d0, d0
 80196a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196aa:	d709      	bvc.n	80196c0 <_printf_float+0xc0>
 80196ac:	ee10 3a90 	vmov	r3, s1
 80196b0:	2b00      	cmp	r3, #0
 80196b2:	bfbc      	itt	lt
 80196b4:	232d      	movlt	r3, #45	; 0x2d
 80196b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80196ba:	497d      	ldr	r1, [pc, #500]	; (80198b0 <_printf_float+0x2b0>)
 80196bc:	4b7d      	ldr	r3, [pc, #500]	; (80198b4 <_printf_float+0x2b4>)
 80196be:	e7d5      	b.n	801966c <_printf_float+0x6c>
 80196c0:	6863      	ldr	r3, [r4, #4]
 80196c2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80196c6:	9104      	str	r1, [sp, #16]
 80196c8:	1c59      	adds	r1, r3, #1
 80196ca:	d13c      	bne.n	8019746 <_printf_float+0x146>
 80196cc:	2306      	movs	r3, #6
 80196ce:	6063      	str	r3, [r4, #4]
 80196d0:	2300      	movs	r3, #0
 80196d2:	9303      	str	r3, [sp, #12]
 80196d4:	ab08      	add	r3, sp, #32
 80196d6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80196da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80196de:	ab07      	add	r3, sp, #28
 80196e0:	6861      	ldr	r1, [r4, #4]
 80196e2:	9300      	str	r3, [sp, #0]
 80196e4:	6022      	str	r2, [r4, #0]
 80196e6:	f10d 031b 	add.w	r3, sp, #27
 80196ea:	4628      	mov	r0, r5
 80196ec:	f7ff fef8 	bl	80194e0 <__cvt>
 80196f0:	9b04      	ldr	r3, [sp, #16]
 80196f2:	9907      	ldr	r1, [sp, #28]
 80196f4:	2b47      	cmp	r3, #71	; 0x47
 80196f6:	4680      	mov	r8, r0
 80196f8:	d108      	bne.n	801970c <_printf_float+0x10c>
 80196fa:	1cc8      	adds	r0, r1, #3
 80196fc:	db02      	blt.n	8019704 <_printf_float+0x104>
 80196fe:	6863      	ldr	r3, [r4, #4]
 8019700:	4299      	cmp	r1, r3
 8019702:	dd41      	ble.n	8019788 <_printf_float+0x188>
 8019704:	f1a9 0902 	sub.w	r9, r9, #2
 8019708:	fa5f f989 	uxtb.w	r9, r9
 801970c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8019710:	d820      	bhi.n	8019754 <_printf_float+0x154>
 8019712:	3901      	subs	r1, #1
 8019714:	464a      	mov	r2, r9
 8019716:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801971a:	9107      	str	r1, [sp, #28]
 801971c:	f7ff ff32 	bl	8019584 <__exponent>
 8019720:	9a08      	ldr	r2, [sp, #32]
 8019722:	9004      	str	r0, [sp, #16]
 8019724:	1813      	adds	r3, r2, r0
 8019726:	2a01      	cmp	r2, #1
 8019728:	6123      	str	r3, [r4, #16]
 801972a:	dc02      	bgt.n	8019732 <_printf_float+0x132>
 801972c:	6822      	ldr	r2, [r4, #0]
 801972e:	07d2      	lsls	r2, r2, #31
 8019730:	d501      	bpl.n	8019736 <_printf_float+0x136>
 8019732:	3301      	adds	r3, #1
 8019734:	6123      	str	r3, [r4, #16]
 8019736:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801973a:	2b00      	cmp	r3, #0
 801973c:	d0a2      	beq.n	8019684 <_printf_float+0x84>
 801973e:	232d      	movs	r3, #45	; 0x2d
 8019740:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019744:	e79e      	b.n	8019684 <_printf_float+0x84>
 8019746:	9904      	ldr	r1, [sp, #16]
 8019748:	2947      	cmp	r1, #71	; 0x47
 801974a:	d1c1      	bne.n	80196d0 <_printf_float+0xd0>
 801974c:	2b00      	cmp	r3, #0
 801974e:	d1bf      	bne.n	80196d0 <_printf_float+0xd0>
 8019750:	2301      	movs	r3, #1
 8019752:	e7bc      	b.n	80196ce <_printf_float+0xce>
 8019754:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8019758:	d118      	bne.n	801978c <_printf_float+0x18c>
 801975a:	2900      	cmp	r1, #0
 801975c:	6863      	ldr	r3, [r4, #4]
 801975e:	dd0b      	ble.n	8019778 <_printf_float+0x178>
 8019760:	6121      	str	r1, [r4, #16]
 8019762:	b913      	cbnz	r3, 801976a <_printf_float+0x16a>
 8019764:	6822      	ldr	r2, [r4, #0]
 8019766:	07d0      	lsls	r0, r2, #31
 8019768:	d502      	bpl.n	8019770 <_printf_float+0x170>
 801976a:	3301      	adds	r3, #1
 801976c:	440b      	add	r3, r1
 801976e:	6123      	str	r3, [r4, #16]
 8019770:	2300      	movs	r3, #0
 8019772:	65a1      	str	r1, [r4, #88]	; 0x58
 8019774:	9304      	str	r3, [sp, #16]
 8019776:	e7de      	b.n	8019736 <_printf_float+0x136>
 8019778:	b913      	cbnz	r3, 8019780 <_printf_float+0x180>
 801977a:	6822      	ldr	r2, [r4, #0]
 801977c:	07d2      	lsls	r2, r2, #31
 801977e:	d501      	bpl.n	8019784 <_printf_float+0x184>
 8019780:	3302      	adds	r3, #2
 8019782:	e7f4      	b.n	801976e <_printf_float+0x16e>
 8019784:	2301      	movs	r3, #1
 8019786:	e7f2      	b.n	801976e <_printf_float+0x16e>
 8019788:	f04f 0967 	mov.w	r9, #103	; 0x67
 801978c:	9b08      	ldr	r3, [sp, #32]
 801978e:	4299      	cmp	r1, r3
 8019790:	db05      	blt.n	801979e <_printf_float+0x19e>
 8019792:	6823      	ldr	r3, [r4, #0]
 8019794:	6121      	str	r1, [r4, #16]
 8019796:	07d8      	lsls	r0, r3, #31
 8019798:	d5ea      	bpl.n	8019770 <_printf_float+0x170>
 801979a:	1c4b      	adds	r3, r1, #1
 801979c:	e7e7      	b.n	801976e <_printf_float+0x16e>
 801979e:	2900      	cmp	r1, #0
 80197a0:	bfd4      	ite	le
 80197a2:	f1c1 0202 	rsble	r2, r1, #2
 80197a6:	2201      	movgt	r2, #1
 80197a8:	4413      	add	r3, r2
 80197aa:	e7e0      	b.n	801976e <_printf_float+0x16e>
 80197ac:	6823      	ldr	r3, [r4, #0]
 80197ae:	055a      	lsls	r2, r3, #21
 80197b0:	d407      	bmi.n	80197c2 <_printf_float+0x1c2>
 80197b2:	6923      	ldr	r3, [r4, #16]
 80197b4:	4642      	mov	r2, r8
 80197b6:	4631      	mov	r1, r6
 80197b8:	4628      	mov	r0, r5
 80197ba:	47b8      	blx	r7
 80197bc:	3001      	adds	r0, #1
 80197be:	d12a      	bne.n	8019816 <_printf_float+0x216>
 80197c0:	e76a      	b.n	8019698 <_printf_float+0x98>
 80197c2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80197c6:	f240 80e0 	bls.w	801998a <_printf_float+0x38a>
 80197ca:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80197ce:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80197d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197d6:	d133      	bne.n	8019840 <_printf_float+0x240>
 80197d8:	4a37      	ldr	r2, [pc, #220]	; (80198b8 <_printf_float+0x2b8>)
 80197da:	2301      	movs	r3, #1
 80197dc:	4631      	mov	r1, r6
 80197de:	4628      	mov	r0, r5
 80197e0:	47b8      	blx	r7
 80197e2:	3001      	adds	r0, #1
 80197e4:	f43f af58 	beq.w	8019698 <_printf_float+0x98>
 80197e8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80197ec:	429a      	cmp	r2, r3
 80197ee:	db02      	blt.n	80197f6 <_printf_float+0x1f6>
 80197f0:	6823      	ldr	r3, [r4, #0]
 80197f2:	07d8      	lsls	r0, r3, #31
 80197f4:	d50f      	bpl.n	8019816 <_printf_float+0x216>
 80197f6:	4653      	mov	r3, sl
 80197f8:	465a      	mov	r2, fp
 80197fa:	4631      	mov	r1, r6
 80197fc:	4628      	mov	r0, r5
 80197fe:	47b8      	blx	r7
 8019800:	3001      	adds	r0, #1
 8019802:	f43f af49 	beq.w	8019698 <_printf_float+0x98>
 8019806:	f04f 0800 	mov.w	r8, #0
 801980a:	f104 091a 	add.w	r9, r4, #26
 801980e:	9b08      	ldr	r3, [sp, #32]
 8019810:	3b01      	subs	r3, #1
 8019812:	4543      	cmp	r3, r8
 8019814:	dc09      	bgt.n	801982a <_printf_float+0x22a>
 8019816:	6823      	ldr	r3, [r4, #0]
 8019818:	079b      	lsls	r3, r3, #30
 801981a:	f100 8106 	bmi.w	8019a2a <_printf_float+0x42a>
 801981e:	68e0      	ldr	r0, [r4, #12]
 8019820:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019822:	4298      	cmp	r0, r3
 8019824:	bfb8      	it	lt
 8019826:	4618      	movlt	r0, r3
 8019828:	e738      	b.n	801969c <_printf_float+0x9c>
 801982a:	2301      	movs	r3, #1
 801982c:	464a      	mov	r2, r9
 801982e:	4631      	mov	r1, r6
 8019830:	4628      	mov	r0, r5
 8019832:	47b8      	blx	r7
 8019834:	3001      	adds	r0, #1
 8019836:	f43f af2f 	beq.w	8019698 <_printf_float+0x98>
 801983a:	f108 0801 	add.w	r8, r8, #1
 801983e:	e7e6      	b.n	801980e <_printf_float+0x20e>
 8019840:	9b07      	ldr	r3, [sp, #28]
 8019842:	2b00      	cmp	r3, #0
 8019844:	dc3a      	bgt.n	80198bc <_printf_float+0x2bc>
 8019846:	4a1c      	ldr	r2, [pc, #112]	; (80198b8 <_printf_float+0x2b8>)
 8019848:	2301      	movs	r3, #1
 801984a:	4631      	mov	r1, r6
 801984c:	4628      	mov	r0, r5
 801984e:	47b8      	blx	r7
 8019850:	3001      	adds	r0, #1
 8019852:	f43f af21 	beq.w	8019698 <_printf_float+0x98>
 8019856:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801985a:	4313      	orrs	r3, r2
 801985c:	d102      	bne.n	8019864 <_printf_float+0x264>
 801985e:	6823      	ldr	r3, [r4, #0]
 8019860:	07d9      	lsls	r1, r3, #31
 8019862:	d5d8      	bpl.n	8019816 <_printf_float+0x216>
 8019864:	4653      	mov	r3, sl
 8019866:	465a      	mov	r2, fp
 8019868:	4631      	mov	r1, r6
 801986a:	4628      	mov	r0, r5
 801986c:	47b8      	blx	r7
 801986e:	3001      	adds	r0, #1
 8019870:	f43f af12 	beq.w	8019698 <_printf_float+0x98>
 8019874:	f04f 0900 	mov.w	r9, #0
 8019878:	f104 0a1a 	add.w	sl, r4, #26
 801987c:	9b07      	ldr	r3, [sp, #28]
 801987e:	425b      	negs	r3, r3
 8019880:	454b      	cmp	r3, r9
 8019882:	dc01      	bgt.n	8019888 <_printf_float+0x288>
 8019884:	9b08      	ldr	r3, [sp, #32]
 8019886:	e795      	b.n	80197b4 <_printf_float+0x1b4>
 8019888:	2301      	movs	r3, #1
 801988a:	4652      	mov	r2, sl
 801988c:	4631      	mov	r1, r6
 801988e:	4628      	mov	r0, r5
 8019890:	47b8      	blx	r7
 8019892:	3001      	adds	r0, #1
 8019894:	f43f af00 	beq.w	8019698 <_printf_float+0x98>
 8019898:	f109 0901 	add.w	r9, r9, #1
 801989c:	e7ee      	b.n	801987c <_printf_float+0x27c>
 801989e:	bf00      	nop
 80198a0:	ffffffff 	.word	0xffffffff
 80198a4:	7fefffff 	.word	0x7fefffff
 80198a8:	0801f6ce 	.word	0x0801f6ce
 80198ac:	0801f6d2 	.word	0x0801f6d2
 80198b0:	0801f6d6 	.word	0x0801f6d6
 80198b4:	0801f6da 	.word	0x0801f6da
 80198b8:	0801f6de 	.word	0x0801f6de
 80198bc:	9a08      	ldr	r2, [sp, #32]
 80198be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80198c0:	429a      	cmp	r2, r3
 80198c2:	bfa8      	it	ge
 80198c4:	461a      	movge	r2, r3
 80198c6:	2a00      	cmp	r2, #0
 80198c8:	4691      	mov	r9, r2
 80198ca:	dc38      	bgt.n	801993e <_printf_float+0x33e>
 80198cc:	2300      	movs	r3, #0
 80198ce:	9305      	str	r3, [sp, #20]
 80198d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80198d4:	f104 021a 	add.w	r2, r4, #26
 80198d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80198da:	9905      	ldr	r1, [sp, #20]
 80198dc:	9304      	str	r3, [sp, #16]
 80198de:	eba3 0309 	sub.w	r3, r3, r9
 80198e2:	428b      	cmp	r3, r1
 80198e4:	dc33      	bgt.n	801994e <_printf_float+0x34e>
 80198e6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80198ea:	429a      	cmp	r2, r3
 80198ec:	db3c      	blt.n	8019968 <_printf_float+0x368>
 80198ee:	6823      	ldr	r3, [r4, #0]
 80198f0:	07da      	lsls	r2, r3, #31
 80198f2:	d439      	bmi.n	8019968 <_printf_float+0x368>
 80198f4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80198f8:	eba2 0903 	sub.w	r9, r2, r3
 80198fc:	9b04      	ldr	r3, [sp, #16]
 80198fe:	1ad2      	subs	r2, r2, r3
 8019900:	4591      	cmp	r9, r2
 8019902:	bfa8      	it	ge
 8019904:	4691      	movge	r9, r2
 8019906:	f1b9 0f00 	cmp.w	r9, #0
 801990a:	dc35      	bgt.n	8019978 <_printf_float+0x378>
 801990c:	f04f 0800 	mov.w	r8, #0
 8019910:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019914:	f104 0a1a 	add.w	sl, r4, #26
 8019918:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801991c:	1a9b      	subs	r3, r3, r2
 801991e:	eba3 0309 	sub.w	r3, r3, r9
 8019922:	4543      	cmp	r3, r8
 8019924:	f77f af77 	ble.w	8019816 <_printf_float+0x216>
 8019928:	2301      	movs	r3, #1
 801992a:	4652      	mov	r2, sl
 801992c:	4631      	mov	r1, r6
 801992e:	4628      	mov	r0, r5
 8019930:	47b8      	blx	r7
 8019932:	3001      	adds	r0, #1
 8019934:	f43f aeb0 	beq.w	8019698 <_printf_float+0x98>
 8019938:	f108 0801 	add.w	r8, r8, #1
 801993c:	e7ec      	b.n	8019918 <_printf_float+0x318>
 801993e:	4613      	mov	r3, r2
 8019940:	4631      	mov	r1, r6
 8019942:	4642      	mov	r2, r8
 8019944:	4628      	mov	r0, r5
 8019946:	47b8      	blx	r7
 8019948:	3001      	adds	r0, #1
 801994a:	d1bf      	bne.n	80198cc <_printf_float+0x2cc>
 801994c:	e6a4      	b.n	8019698 <_printf_float+0x98>
 801994e:	2301      	movs	r3, #1
 8019950:	4631      	mov	r1, r6
 8019952:	4628      	mov	r0, r5
 8019954:	9204      	str	r2, [sp, #16]
 8019956:	47b8      	blx	r7
 8019958:	3001      	adds	r0, #1
 801995a:	f43f ae9d 	beq.w	8019698 <_printf_float+0x98>
 801995e:	9b05      	ldr	r3, [sp, #20]
 8019960:	9a04      	ldr	r2, [sp, #16]
 8019962:	3301      	adds	r3, #1
 8019964:	9305      	str	r3, [sp, #20]
 8019966:	e7b7      	b.n	80198d8 <_printf_float+0x2d8>
 8019968:	4653      	mov	r3, sl
 801996a:	465a      	mov	r2, fp
 801996c:	4631      	mov	r1, r6
 801996e:	4628      	mov	r0, r5
 8019970:	47b8      	blx	r7
 8019972:	3001      	adds	r0, #1
 8019974:	d1be      	bne.n	80198f4 <_printf_float+0x2f4>
 8019976:	e68f      	b.n	8019698 <_printf_float+0x98>
 8019978:	9a04      	ldr	r2, [sp, #16]
 801997a:	464b      	mov	r3, r9
 801997c:	4442      	add	r2, r8
 801997e:	4631      	mov	r1, r6
 8019980:	4628      	mov	r0, r5
 8019982:	47b8      	blx	r7
 8019984:	3001      	adds	r0, #1
 8019986:	d1c1      	bne.n	801990c <_printf_float+0x30c>
 8019988:	e686      	b.n	8019698 <_printf_float+0x98>
 801998a:	9a08      	ldr	r2, [sp, #32]
 801998c:	2a01      	cmp	r2, #1
 801998e:	dc01      	bgt.n	8019994 <_printf_float+0x394>
 8019990:	07db      	lsls	r3, r3, #31
 8019992:	d537      	bpl.n	8019a04 <_printf_float+0x404>
 8019994:	2301      	movs	r3, #1
 8019996:	4642      	mov	r2, r8
 8019998:	4631      	mov	r1, r6
 801999a:	4628      	mov	r0, r5
 801999c:	47b8      	blx	r7
 801999e:	3001      	adds	r0, #1
 80199a0:	f43f ae7a 	beq.w	8019698 <_printf_float+0x98>
 80199a4:	4653      	mov	r3, sl
 80199a6:	465a      	mov	r2, fp
 80199a8:	4631      	mov	r1, r6
 80199aa:	4628      	mov	r0, r5
 80199ac:	47b8      	blx	r7
 80199ae:	3001      	adds	r0, #1
 80199b0:	f43f ae72 	beq.w	8019698 <_printf_float+0x98>
 80199b4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80199b8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80199bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199c0:	9b08      	ldr	r3, [sp, #32]
 80199c2:	d01a      	beq.n	80199fa <_printf_float+0x3fa>
 80199c4:	3b01      	subs	r3, #1
 80199c6:	f108 0201 	add.w	r2, r8, #1
 80199ca:	4631      	mov	r1, r6
 80199cc:	4628      	mov	r0, r5
 80199ce:	47b8      	blx	r7
 80199d0:	3001      	adds	r0, #1
 80199d2:	d10e      	bne.n	80199f2 <_printf_float+0x3f2>
 80199d4:	e660      	b.n	8019698 <_printf_float+0x98>
 80199d6:	2301      	movs	r3, #1
 80199d8:	464a      	mov	r2, r9
 80199da:	4631      	mov	r1, r6
 80199dc:	4628      	mov	r0, r5
 80199de:	47b8      	blx	r7
 80199e0:	3001      	adds	r0, #1
 80199e2:	f43f ae59 	beq.w	8019698 <_printf_float+0x98>
 80199e6:	f108 0801 	add.w	r8, r8, #1
 80199ea:	9b08      	ldr	r3, [sp, #32]
 80199ec:	3b01      	subs	r3, #1
 80199ee:	4543      	cmp	r3, r8
 80199f0:	dcf1      	bgt.n	80199d6 <_printf_float+0x3d6>
 80199f2:	9b04      	ldr	r3, [sp, #16]
 80199f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80199f8:	e6dd      	b.n	80197b6 <_printf_float+0x1b6>
 80199fa:	f04f 0800 	mov.w	r8, #0
 80199fe:	f104 091a 	add.w	r9, r4, #26
 8019a02:	e7f2      	b.n	80199ea <_printf_float+0x3ea>
 8019a04:	2301      	movs	r3, #1
 8019a06:	4642      	mov	r2, r8
 8019a08:	e7df      	b.n	80199ca <_printf_float+0x3ca>
 8019a0a:	2301      	movs	r3, #1
 8019a0c:	464a      	mov	r2, r9
 8019a0e:	4631      	mov	r1, r6
 8019a10:	4628      	mov	r0, r5
 8019a12:	47b8      	blx	r7
 8019a14:	3001      	adds	r0, #1
 8019a16:	f43f ae3f 	beq.w	8019698 <_printf_float+0x98>
 8019a1a:	f108 0801 	add.w	r8, r8, #1
 8019a1e:	68e3      	ldr	r3, [r4, #12]
 8019a20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019a22:	1a5b      	subs	r3, r3, r1
 8019a24:	4543      	cmp	r3, r8
 8019a26:	dcf0      	bgt.n	8019a0a <_printf_float+0x40a>
 8019a28:	e6f9      	b.n	801981e <_printf_float+0x21e>
 8019a2a:	f04f 0800 	mov.w	r8, #0
 8019a2e:	f104 0919 	add.w	r9, r4, #25
 8019a32:	e7f4      	b.n	8019a1e <_printf_float+0x41e>

08019a34 <_printf_common>:
 8019a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019a38:	4616      	mov	r6, r2
 8019a3a:	4699      	mov	r9, r3
 8019a3c:	688a      	ldr	r2, [r1, #8]
 8019a3e:	690b      	ldr	r3, [r1, #16]
 8019a40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8019a44:	4293      	cmp	r3, r2
 8019a46:	bfb8      	it	lt
 8019a48:	4613      	movlt	r3, r2
 8019a4a:	6033      	str	r3, [r6, #0]
 8019a4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019a50:	4607      	mov	r7, r0
 8019a52:	460c      	mov	r4, r1
 8019a54:	b10a      	cbz	r2, 8019a5a <_printf_common+0x26>
 8019a56:	3301      	adds	r3, #1
 8019a58:	6033      	str	r3, [r6, #0]
 8019a5a:	6823      	ldr	r3, [r4, #0]
 8019a5c:	0699      	lsls	r1, r3, #26
 8019a5e:	bf42      	ittt	mi
 8019a60:	6833      	ldrmi	r3, [r6, #0]
 8019a62:	3302      	addmi	r3, #2
 8019a64:	6033      	strmi	r3, [r6, #0]
 8019a66:	6825      	ldr	r5, [r4, #0]
 8019a68:	f015 0506 	ands.w	r5, r5, #6
 8019a6c:	d106      	bne.n	8019a7c <_printf_common+0x48>
 8019a6e:	f104 0a19 	add.w	sl, r4, #25
 8019a72:	68e3      	ldr	r3, [r4, #12]
 8019a74:	6832      	ldr	r2, [r6, #0]
 8019a76:	1a9b      	subs	r3, r3, r2
 8019a78:	42ab      	cmp	r3, r5
 8019a7a:	dc26      	bgt.n	8019aca <_printf_common+0x96>
 8019a7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8019a80:	1e13      	subs	r3, r2, #0
 8019a82:	6822      	ldr	r2, [r4, #0]
 8019a84:	bf18      	it	ne
 8019a86:	2301      	movne	r3, #1
 8019a88:	0692      	lsls	r2, r2, #26
 8019a8a:	d42b      	bmi.n	8019ae4 <_printf_common+0xb0>
 8019a8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019a90:	4649      	mov	r1, r9
 8019a92:	4638      	mov	r0, r7
 8019a94:	47c0      	blx	r8
 8019a96:	3001      	adds	r0, #1
 8019a98:	d01e      	beq.n	8019ad8 <_printf_common+0xa4>
 8019a9a:	6823      	ldr	r3, [r4, #0]
 8019a9c:	6922      	ldr	r2, [r4, #16]
 8019a9e:	f003 0306 	and.w	r3, r3, #6
 8019aa2:	2b04      	cmp	r3, #4
 8019aa4:	bf02      	ittt	eq
 8019aa6:	68e5      	ldreq	r5, [r4, #12]
 8019aa8:	6833      	ldreq	r3, [r6, #0]
 8019aaa:	1aed      	subeq	r5, r5, r3
 8019aac:	68a3      	ldr	r3, [r4, #8]
 8019aae:	bf0c      	ite	eq
 8019ab0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019ab4:	2500      	movne	r5, #0
 8019ab6:	4293      	cmp	r3, r2
 8019ab8:	bfc4      	itt	gt
 8019aba:	1a9b      	subgt	r3, r3, r2
 8019abc:	18ed      	addgt	r5, r5, r3
 8019abe:	2600      	movs	r6, #0
 8019ac0:	341a      	adds	r4, #26
 8019ac2:	42b5      	cmp	r5, r6
 8019ac4:	d11a      	bne.n	8019afc <_printf_common+0xc8>
 8019ac6:	2000      	movs	r0, #0
 8019ac8:	e008      	b.n	8019adc <_printf_common+0xa8>
 8019aca:	2301      	movs	r3, #1
 8019acc:	4652      	mov	r2, sl
 8019ace:	4649      	mov	r1, r9
 8019ad0:	4638      	mov	r0, r7
 8019ad2:	47c0      	blx	r8
 8019ad4:	3001      	adds	r0, #1
 8019ad6:	d103      	bne.n	8019ae0 <_printf_common+0xac>
 8019ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8019adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019ae0:	3501      	adds	r5, #1
 8019ae2:	e7c6      	b.n	8019a72 <_printf_common+0x3e>
 8019ae4:	18e1      	adds	r1, r4, r3
 8019ae6:	1c5a      	adds	r2, r3, #1
 8019ae8:	2030      	movs	r0, #48	; 0x30
 8019aea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8019aee:	4422      	add	r2, r4
 8019af0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8019af4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8019af8:	3302      	adds	r3, #2
 8019afa:	e7c7      	b.n	8019a8c <_printf_common+0x58>
 8019afc:	2301      	movs	r3, #1
 8019afe:	4622      	mov	r2, r4
 8019b00:	4649      	mov	r1, r9
 8019b02:	4638      	mov	r0, r7
 8019b04:	47c0      	blx	r8
 8019b06:	3001      	adds	r0, #1
 8019b08:	d0e6      	beq.n	8019ad8 <_printf_common+0xa4>
 8019b0a:	3601      	adds	r6, #1
 8019b0c:	e7d9      	b.n	8019ac2 <_printf_common+0x8e>
	...

08019b10 <_printf_i>:
 8019b10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019b14:	7e0f      	ldrb	r7, [r1, #24]
 8019b16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019b18:	2f78      	cmp	r7, #120	; 0x78
 8019b1a:	4691      	mov	r9, r2
 8019b1c:	4680      	mov	r8, r0
 8019b1e:	460c      	mov	r4, r1
 8019b20:	469a      	mov	sl, r3
 8019b22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8019b26:	d807      	bhi.n	8019b38 <_printf_i+0x28>
 8019b28:	2f62      	cmp	r7, #98	; 0x62
 8019b2a:	d80a      	bhi.n	8019b42 <_printf_i+0x32>
 8019b2c:	2f00      	cmp	r7, #0
 8019b2e:	f000 80d4 	beq.w	8019cda <_printf_i+0x1ca>
 8019b32:	2f58      	cmp	r7, #88	; 0x58
 8019b34:	f000 80c0 	beq.w	8019cb8 <_printf_i+0x1a8>
 8019b38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019b3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8019b40:	e03a      	b.n	8019bb8 <_printf_i+0xa8>
 8019b42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8019b46:	2b15      	cmp	r3, #21
 8019b48:	d8f6      	bhi.n	8019b38 <_printf_i+0x28>
 8019b4a:	a101      	add	r1, pc, #4	; (adr r1, 8019b50 <_printf_i+0x40>)
 8019b4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019b50:	08019ba9 	.word	0x08019ba9
 8019b54:	08019bbd 	.word	0x08019bbd
 8019b58:	08019b39 	.word	0x08019b39
 8019b5c:	08019b39 	.word	0x08019b39
 8019b60:	08019b39 	.word	0x08019b39
 8019b64:	08019b39 	.word	0x08019b39
 8019b68:	08019bbd 	.word	0x08019bbd
 8019b6c:	08019b39 	.word	0x08019b39
 8019b70:	08019b39 	.word	0x08019b39
 8019b74:	08019b39 	.word	0x08019b39
 8019b78:	08019b39 	.word	0x08019b39
 8019b7c:	08019cc1 	.word	0x08019cc1
 8019b80:	08019be9 	.word	0x08019be9
 8019b84:	08019c7b 	.word	0x08019c7b
 8019b88:	08019b39 	.word	0x08019b39
 8019b8c:	08019b39 	.word	0x08019b39
 8019b90:	08019ce3 	.word	0x08019ce3
 8019b94:	08019b39 	.word	0x08019b39
 8019b98:	08019be9 	.word	0x08019be9
 8019b9c:	08019b39 	.word	0x08019b39
 8019ba0:	08019b39 	.word	0x08019b39
 8019ba4:	08019c83 	.word	0x08019c83
 8019ba8:	682b      	ldr	r3, [r5, #0]
 8019baa:	1d1a      	adds	r2, r3, #4
 8019bac:	681b      	ldr	r3, [r3, #0]
 8019bae:	602a      	str	r2, [r5, #0]
 8019bb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019bb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019bb8:	2301      	movs	r3, #1
 8019bba:	e09f      	b.n	8019cfc <_printf_i+0x1ec>
 8019bbc:	6820      	ldr	r0, [r4, #0]
 8019bbe:	682b      	ldr	r3, [r5, #0]
 8019bc0:	0607      	lsls	r7, r0, #24
 8019bc2:	f103 0104 	add.w	r1, r3, #4
 8019bc6:	6029      	str	r1, [r5, #0]
 8019bc8:	d501      	bpl.n	8019bce <_printf_i+0xbe>
 8019bca:	681e      	ldr	r6, [r3, #0]
 8019bcc:	e003      	b.n	8019bd6 <_printf_i+0xc6>
 8019bce:	0646      	lsls	r6, r0, #25
 8019bd0:	d5fb      	bpl.n	8019bca <_printf_i+0xba>
 8019bd2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8019bd6:	2e00      	cmp	r6, #0
 8019bd8:	da03      	bge.n	8019be2 <_printf_i+0xd2>
 8019bda:	232d      	movs	r3, #45	; 0x2d
 8019bdc:	4276      	negs	r6, r6
 8019bde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019be2:	485a      	ldr	r0, [pc, #360]	; (8019d4c <_printf_i+0x23c>)
 8019be4:	230a      	movs	r3, #10
 8019be6:	e012      	b.n	8019c0e <_printf_i+0xfe>
 8019be8:	682b      	ldr	r3, [r5, #0]
 8019bea:	6820      	ldr	r0, [r4, #0]
 8019bec:	1d19      	adds	r1, r3, #4
 8019bee:	6029      	str	r1, [r5, #0]
 8019bf0:	0605      	lsls	r5, r0, #24
 8019bf2:	d501      	bpl.n	8019bf8 <_printf_i+0xe8>
 8019bf4:	681e      	ldr	r6, [r3, #0]
 8019bf6:	e002      	b.n	8019bfe <_printf_i+0xee>
 8019bf8:	0641      	lsls	r1, r0, #25
 8019bfa:	d5fb      	bpl.n	8019bf4 <_printf_i+0xe4>
 8019bfc:	881e      	ldrh	r6, [r3, #0]
 8019bfe:	4853      	ldr	r0, [pc, #332]	; (8019d4c <_printf_i+0x23c>)
 8019c00:	2f6f      	cmp	r7, #111	; 0x6f
 8019c02:	bf0c      	ite	eq
 8019c04:	2308      	moveq	r3, #8
 8019c06:	230a      	movne	r3, #10
 8019c08:	2100      	movs	r1, #0
 8019c0a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8019c0e:	6865      	ldr	r5, [r4, #4]
 8019c10:	60a5      	str	r5, [r4, #8]
 8019c12:	2d00      	cmp	r5, #0
 8019c14:	bfa2      	ittt	ge
 8019c16:	6821      	ldrge	r1, [r4, #0]
 8019c18:	f021 0104 	bicge.w	r1, r1, #4
 8019c1c:	6021      	strge	r1, [r4, #0]
 8019c1e:	b90e      	cbnz	r6, 8019c24 <_printf_i+0x114>
 8019c20:	2d00      	cmp	r5, #0
 8019c22:	d04b      	beq.n	8019cbc <_printf_i+0x1ac>
 8019c24:	4615      	mov	r5, r2
 8019c26:	fbb6 f1f3 	udiv	r1, r6, r3
 8019c2a:	fb03 6711 	mls	r7, r3, r1, r6
 8019c2e:	5dc7      	ldrb	r7, [r0, r7]
 8019c30:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8019c34:	4637      	mov	r7, r6
 8019c36:	42bb      	cmp	r3, r7
 8019c38:	460e      	mov	r6, r1
 8019c3a:	d9f4      	bls.n	8019c26 <_printf_i+0x116>
 8019c3c:	2b08      	cmp	r3, #8
 8019c3e:	d10b      	bne.n	8019c58 <_printf_i+0x148>
 8019c40:	6823      	ldr	r3, [r4, #0]
 8019c42:	07de      	lsls	r6, r3, #31
 8019c44:	d508      	bpl.n	8019c58 <_printf_i+0x148>
 8019c46:	6923      	ldr	r3, [r4, #16]
 8019c48:	6861      	ldr	r1, [r4, #4]
 8019c4a:	4299      	cmp	r1, r3
 8019c4c:	bfde      	ittt	le
 8019c4e:	2330      	movle	r3, #48	; 0x30
 8019c50:	f805 3c01 	strble.w	r3, [r5, #-1]
 8019c54:	f105 35ff 	addle.w	r5, r5, #4294967295
 8019c58:	1b52      	subs	r2, r2, r5
 8019c5a:	6122      	str	r2, [r4, #16]
 8019c5c:	f8cd a000 	str.w	sl, [sp]
 8019c60:	464b      	mov	r3, r9
 8019c62:	aa03      	add	r2, sp, #12
 8019c64:	4621      	mov	r1, r4
 8019c66:	4640      	mov	r0, r8
 8019c68:	f7ff fee4 	bl	8019a34 <_printf_common>
 8019c6c:	3001      	adds	r0, #1
 8019c6e:	d14a      	bne.n	8019d06 <_printf_i+0x1f6>
 8019c70:	f04f 30ff 	mov.w	r0, #4294967295
 8019c74:	b004      	add	sp, #16
 8019c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019c7a:	6823      	ldr	r3, [r4, #0]
 8019c7c:	f043 0320 	orr.w	r3, r3, #32
 8019c80:	6023      	str	r3, [r4, #0]
 8019c82:	4833      	ldr	r0, [pc, #204]	; (8019d50 <_printf_i+0x240>)
 8019c84:	2778      	movs	r7, #120	; 0x78
 8019c86:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8019c8a:	6823      	ldr	r3, [r4, #0]
 8019c8c:	6829      	ldr	r1, [r5, #0]
 8019c8e:	061f      	lsls	r7, r3, #24
 8019c90:	f851 6b04 	ldr.w	r6, [r1], #4
 8019c94:	d402      	bmi.n	8019c9c <_printf_i+0x18c>
 8019c96:	065f      	lsls	r7, r3, #25
 8019c98:	bf48      	it	mi
 8019c9a:	b2b6      	uxthmi	r6, r6
 8019c9c:	07df      	lsls	r7, r3, #31
 8019c9e:	bf48      	it	mi
 8019ca0:	f043 0320 	orrmi.w	r3, r3, #32
 8019ca4:	6029      	str	r1, [r5, #0]
 8019ca6:	bf48      	it	mi
 8019ca8:	6023      	strmi	r3, [r4, #0]
 8019caa:	b91e      	cbnz	r6, 8019cb4 <_printf_i+0x1a4>
 8019cac:	6823      	ldr	r3, [r4, #0]
 8019cae:	f023 0320 	bic.w	r3, r3, #32
 8019cb2:	6023      	str	r3, [r4, #0]
 8019cb4:	2310      	movs	r3, #16
 8019cb6:	e7a7      	b.n	8019c08 <_printf_i+0xf8>
 8019cb8:	4824      	ldr	r0, [pc, #144]	; (8019d4c <_printf_i+0x23c>)
 8019cba:	e7e4      	b.n	8019c86 <_printf_i+0x176>
 8019cbc:	4615      	mov	r5, r2
 8019cbe:	e7bd      	b.n	8019c3c <_printf_i+0x12c>
 8019cc0:	682b      	ldr	r3, [r5, #0]
 8019cc2:	6826      	ldr	r6, [r4, #0]
 8019cc4:	6961      	ldr	r1, [r4, #20]
 8019cc6:	1d18      	adds	r0, r3, #4
 8019cc8:	6028      	str	r0, [r5, #0]
 8019cca:	0635      	lsls	r5, r6, #24
 8019ccc:	681b      	ldr	r3, [r3, #0]
 8019cce:	d501      	bpl.n	8019cd4 <_printf_i+0x1c4>
 8019cd0:	6019      	str	r1, [r3, #0]
 8019cd2:	e002      	b.n	8019cda <_printf_i+0x1ca>
 8019cd4:	0670      	lsls	r0, r6, #25
 8019cd6:	d5fb      	bpl.n	8019cd0 <_printf_i+0x1c0>
 8019cd8:	8019      	strh	r1, [r3, #0]
 8019cda:	2300      	movs	r3, #0
 8019cdc:	6123      	str	r3, [r4, #16]
 8019cde:	4615      	mov	r5, r2
 8019ce0:	e7bc      	b.n	8019c5c <_printf_i+0x14c>
 8019ce2:	682b      	ldr	r3, [r5, #0]
 8019ce4:	1d1a      	adds	r2, r3, #4
 8019ce6:	602a      	str	r2, [r5, #0]
 8019ce8:	681d      	ldr	r5, [r3, #0]
 8019cea:	6862      	ldr	r2, [r4, #4]
 8019cec:	2100      	movs	r1, #0
 8019cee:	4628      	mov	r0, r5
 8019cf0:	f7e8 f86e 	bl	8001dd0 <memchr>
 8019cf4:	b108      	cbz	r0, 8019cfa <_printf_i+0x1ea>
 8019cf6:	1b40      	subs	r0, r0, r5
 8019cf8:	6060      	str	r0, [r4, #4]
 8019cfa:	6863      	ldr	r3, [r4, #4]
 8019cfc:	6123      	str	r3, [r4, #16]
 8019cfe:	2300      	movs	r3, #0
 8019d00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019d04:	e7aa      	b.n	8019c5c <_printf_i+0x14c>
 8019d06:	6923      	ldr	r3, [r4, #16]
 8019d08:	462a      	mov	r2, r5
 8019d0a:	4649      	mov	r1, r9
 8019d0c:	4640      	mov	r0, r8
 8019d0e:	47d0      	blx	sl
 8019d10:	3001      	adds	r0, #1
 8019d12:	d0ad      	beq.n	8019c70 <_printf_i+0x160>
 8019d14:	6823      	ldr	r3, [r4, #0]
 8019d16:	079b      	lsls	r3, r3, #30
 8019d18:	d413      	bmi.n	8019d42 <_printf_i+0x232>
 8019d1a:	68e0      	ldr	r0, [r4, #12]
 8019d1c:	9b03      	ldr	r3, [sp, #12]
 8019d1e:	4298      	cmp	r0, r3
 8019d20:	bfb8      	it	lt
 8019d22:	4618      	movlt	r0, r3
 8019d24:	e7a6      	b.n	8019c74 <_printf_i+0x164>
 8019d26:	2301      	movs	r3, #1
 8019d28:	4632      	mov	r2, r6
 8019d2a:	4649      	mov	r1, r9
 8019d2c:	4640      	mov	r0, r8
 8019d2e:	47d0      	blx	sl
 8019d30:	3001      	adds	r0, #1
 8019d32:	d09d      	beq.n	8019c70 <_printf_i+0x160>
 8019d34:	3501      	adds	r5, #1
 8019d36:	68e3      	ldr	r3, [r4, #12]
 8019d38:	9903      	ldr	r1, [sp, #12]
 8019d3a:	1a5b      	subs	r3, r3, r1
 8019d3c:	42ab      	cmp	r3, r5
 8019d3e:	dcf2      	bgt.n	8019d26 <_printf_i+0x216>
 8019d40:	e7eb      	b.n	8019d1a <_printf_i+0x20a>
 8019d42:	2500      	movs	r5, #0
 8019d44:	f104 0619 	add.w	r6, r4, #25
 8019d48:	e7f5      	b.n	8019d36 <_printf_i+0x226>
 8019d4a:	bf00      	nop
 8019d4c:	0801f6e0 	.word	0x0801f6e0
 8019d50:	0801f6f1 	.word	0x0801f6f1

08019d54 <std>:
 8019d54:	2300      	movs	r3, #0
 8019d56:	b510      	push	{r4, lr}
 8019d58:	4604      	mov	r4, r0
 8019d5a:	e9c0 3300 	strd	r3, r3, [r0]
 8019d5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019d62:	6083      	str	r3, [r0, #8]
 8019d64:	8181      	strh	r1, [r0, #12]
 8019d66:	6643      	str	r3, [r0, #100]	; 0x64
 8019d68:	81c2      	strh	r2, [r0, #14]
 8019d6a:	6183      	str	r3, [r0, #24]
 8019d6c:	4619      	mov	r1, r3
 8019d6e:	2208      	movs	r2, #8
 8019d70:	305c      	adds	r0, #92	; 0x5c
 8019d72:	f000 fa07 	bl	801a184 <memset>
 8019d76:	4b0d      	ldr	r3, [pc, #52]	; (8019dac <std+0x58>)
 8019d78:	6263      	str	r3, [r4, #36]	; 0x24
 8019d7a:	4b0d      	ldr	r3, [pc, #52]	; (8019db0 <std+0x5c>)
 8019d7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8019d7e:	4b0d      	ldr	r3, [pc, #52]	; (8019db4 <std+0x60>)
 8019d80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8019d82:	4b0d      	ldr	r3, [pc, #52]	; (8019db8 <std+0x64>)
 8019d84:	6323      	str	r3, [r4, #48]	; 0x30
 8019d86:	4b0d      	ldr	r3, [pc, #52]	; (8019dbc <std+0x68>)
 8019d88:	6224      	str	r4, [r4, #32]
 8019d8a:	429c      	cmp	r4, r3
 8019d8c:	d006      	beq.n	8019d9c <std+0x48>
 8019d8e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8019d92:	4294      	cmp	r4, r2
 8019d94:	d002      	beq.n	8019d9c <std+0x48>
 8019d96:	33d0      	adds	r3, #208	; 0xd0
 8019d98:	429c      	cmp	r4, r3
 8019d9a:	d105      	bne.n	8019da8 <std+0x54>
 8019d9c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8019da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019da4:	f000 ba64 	b.w	801a270 <__retarget_lock_init_recursive>
 8019da8:	bd10      	pop	{r4, pc}
 8019daa:	bf00      	nop
 8019dac:	08019fb5 	.word	0x08019fb5
 8019db0:	08019fd7 	.word	0x08019fd7
 8019db4:	0801a00f 	.word	0x0801a00f
 8019db8:	0801a033 	.word	0x0801a033
 8019dbc:	20007218 	.word	0x20007218

08019dc0 <stdio_exit_handler>:
 8019dc0:	4a02      	ldr	r2, [pc, #8]	; (8019dcc <stdio_exit_handler+0xc>)
 8019dc2:	4903      	ldr	r1, [pc, #12]	; (8019dd0 <stdio_exit_handler+0x10>)
 8019dc4:	4803      	ldr	r0, [pc, #12]	; (8019dd4 <stdio_exit_handler+0x14>)
 8019dc6:	f000 b869 	b.w	8019e9c <_fwalk_sglue>
 8019dca:	bf00      	nop
 8019dcc:	20000064 	.word	0x20000064
 8019dd0:	0801bb45 	.word	0x0801bb45
 8019dd4:	20000070 	.word	0x20000070

08019dd8 <cleanup_stdio>:
 8019dd8:	6841      	ldr	r1, [r0, #4]
 8019dda:	4b0c      	ldr	r3, [pc, #48]	; (8019e0c <cleanup_stdio+0x34>)
 8019ddc:	4299      	cmp	r1, r3
 8019dde:	b510      	push	{r4, lr}
 8019de0:	4604      	mov	r4, r0
 8019de2:	d001      	beq.n	8019de8 <cleanup_stdio+0x10>
 8019de4:	f001 feae 	bl	801bb44 <_fflush_r>
 8019de8:	68a1      	ldr	r1, [r4, #8]
 8019dea:	4b09      	ldr	r3, [pc, #36]	; (8019e10 <cleanup_stdio+0x38>)
 8019dec:	4299      	cmp	r1, r3
 8019dee:	d002      	beq.n	8019df6 <cleanup_stdio+0x1e>
 8019df0:	4620      	mov	r0, r4
 8019df2:	f001 fea7 	bl	801bb44 <_fflush_r>
 8019df6:	68e1      	ldr	r1, [r4, #12]
 8019df8:	4b06      	ldr	r3, [pc, #24]	; (8019e14 <cleanup_stdio+0x3c>)
 8019dfa:	4299      	cmp	r1, r3
 8019dfc:	d004      	beq.n	8019e08 <cleanup_stdio+0x30>
 8019dfe:	4620      	mov	r0, r4
 8019e00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e04:	f001 be9e 	b.w	801bb44 <_fflush_r>
 8019e08:	bd10      	pop	{r4, pc}
 8019e0a:	bf00      	nop
 8019e0c:	20007218 	.word	0x20007218
 8019e10:	20007280 	.word	0x20007280
 8019e14:	200072e8 	.word	0x200072e8

08019e18 <global_stdio_init.part.0>:
 8019e18:	b510      	push	{r4, lr}
 8019e1a:	4b0b      	ldr	r3, [pc, #44]	; (8019e48 <global_stdio_init.part.0+0x30>)
 8019e1c:	4c0b      	ldr	r4, [pc, #44]	; (8019e4c <global_stdio_init.part.0+0x34>)
 8019e1e:	4a0c      	ldr	r2, [pc, #48]	; (8019e50 <global_stdio_init.part.0+0x38>)
 8019e20:	601a      	str	r2, [r3, #0]
 8019e22:	4620      	mov	r0, r4
 8019e24:	2200      	movs	r2, #0
 8019e26:	2104      	movs	r1, #4
 8019e28:	f7ff ff94 	bl	8019d54 <std>
 8019e2c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8019e30:	2201      	movs	r2, #1
 8019e32:	2109      	movs	r1, #9
 8019e34:	f7ff ff8e 	bl	8019d54 <std>
 8019e38:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8019e3c:	2202      	movs	r2, #2
 8019e3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e42:	2112      	movs	r1, #18
 8019e44:	f7ff bf86 	b.w	8019d54 <std>
 8019e48:	20007350 	.word	0x20007350
 8019e4c:	20007218 	.word	0x20007218
 8019e50:	08019dc1 	.word	0x08019dc1

08019e54 <__sfp_lock_acquire>:
 8019e54:	4801      	ldr	r0, [pc, #4]	; (8019e5c <__sfp_lock_acquire+0x8>)
 8019e56:	f000 ba0c 	b.w	801a272 <__retarget_lock_acquire_recursive>
 8019e5a:	bf00      	nop
 8019e5c:	20007359 	.word	0x20007359

08019e60 <__sfp_lock_release>:
 8019e60:	4801      	ldr	r0, [pc, #4]	; (8019e68 <__sfp_lock_release+0x8>)
 8019e62:	f000 ba07 	b.w	801a274 <__retarget_lock_release_recursive>
 8019e66:	bf00      	nop
 8019e68:	20007359 	.word	0x20007359

08019e6c <__sinit>:
 8019e6c:	b510      	push	{r4, lr}
 8019e6e:	4604      	mov	r4, r0
 8019e70:	f7ff fff0 	bl	8019e54 <__sfp_lock_acquire>
 8019e74:	6a23      	ldr	r3, [r4, #32]
 8019e76:	b11b      	cbz	r3, 8019e80 <__sinit+0x14>
 8019e78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e7c:	f7ff bff0 	b.w	8019e60 <__sfp_lock_release>
 8019e80:	4b04      	ldr	r3, [pc, #16]	; (8019e94 <__sinit+0x28>)
 8019e82:	6223      	str	r3, [r4, #32]
 8019e84:	4b04      	ldr	r3, [pc, #16]	; (8019e98 <__sinit+0x2c>)
 8019e86:	681b      	ldr	r3, [r3, #0]
 8019e88:	2b00      	cmp	r3, #0
 8019e8a:	d1f5      	bne.n	8019e78 <__sinit+0xc>
 8019e8c:	f7ff ffc4 	bl	8019e18 <global_stdio_init.part.0>
 8019e90:	e7f2      	b.n	8019e78 <__sinit+0xc>
 8019e92:	bf00      	nop
 8019e94:	08019dd9 	.word	0x08019dd9
 8019e98:	20007350 	.word	0x20007350

08019e9c <_fwalk_sglue>:
 8019e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019ea0:	4607      	mov	r7, r0
 8019ea2:	4688      	mov	r8, r1
 8019ea4:	4614      	mov	r4, r2
 8019ea6:	2600      	movs	r6, #0
 8019ea8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019eac:	f1b9 0901 	subs.w	r9, r9, #1
 8019eb0:	d505      	bpl.n	8019ebe <_fwalk_sglue+0x22>
 8019eb2:	6824      	ldr	r4, [r4, #0]
 8019eb4:	2c00      	cmp	r4, #0
 8019eb6:	d1f7      	bne.n	8019ea8 <_fwalk_sglue+0xc>
 8019eb8:	4630      	mov	r0, r6
 8019eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019ebe:	89ab      	ldrh	r3, [r5, #12]
 8019ec0:	2b01      	cmp	r3, #1
 8019ec2:	d907      	bls.n	8019ed4 <_fwalk_sglue+0x38>
 8019ec4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019ec8:	3301      	adds	r3, #1
 8019eca:	d003      	beq.n	8019ed4 <_fwalk_sglue+0x38>
 8019ecc:	4629      	mov	r1, r5
 8019ece:	4638      	mov	r0, r7
 8019ed0:	47c0      	blx	r8
 8019ed2:	4306      	orrs	r6, r0
 8019ed4:	3568      	adds	r5, #104	; 0x68
 8019ed6:	e7e9      	b.n	8019eac <_fwalk_sglue+0x10>

08019ed8 <iprintf>:
 8019ed8:	b40f      	push	{r0, r1, r2, r3}
 8019eda:	b507      	push	{r0, r1, r2, lr}
 8019edc:	4906      	ldr	r1, [pc, #24]	; (8019ef8 <iprintf+0x20>)
 8019ede:	ab04      	add	r3, sp, #16
 8019ee0:	6808      	ldr	r0, [r1, #0]
 8019ee2:	f853 2b04 	ldr.w	r2, [r3], #4
 8019ee6:	6881      	ldr	r1, [r0, #8]
 8019ee8:	9301      	str	r3, [sp, #4]
 8019eea:	f001 fc8b 	bl	801b804 <_vfiprintf_r>
 8019eee:	b003      	add	sp, #12
 8019ef0:	f85d eb04 	ldr.w	lr, [sp], #4
 8019ef4:	b004      	add	sp, #16
 8019ef6:	4770      	bx	lr
 8019ef8:	200000bc 	.word	0x200000bc

08019efc <_puts_r>:
 8019efc:	6a03      	ldr	r3, [r0, #32]
 8019efe:	b570      	push	{r4, r5, r6, lr}
 8019f00:	6884      	ldr	r4, [r0, #8]
 8019f02:	4605      	mov	r5, r0
 8019f04:	460e      	mov	r6, r1
 8019f06:	b90b      	cbnz	r3, 8019f0c <_puts_r+0x10>
 8019f08:	f7ff ffb0 	bl	8019e6c <__sinit>
 8019f0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019f0e:	07db      	lsls	r3, r3, #31
 8019f10:	d405      	bmi.n	8019f1e <_puts_r+0x22>
 8019f12:	89a3      	ldrh	r3, [r4, #12]
 8019f14:	0598      	lsls	r0, r3, #22
 8019f16:	d402      	bmi.n	8019f1e <_puts_r+0x22>
 8019f18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019f1a:	f000 f9aa 	bl	801a272 <__retarget_lock_acquire_recursive>
 8019f1e:	89a3      	ldrh	r3, [r4, #12]
 8019f20:	0719      	lsls	r1, r3, #28
 8019f22:	d513      	bpl.n	8019f4c <_puts_r+0x50>
 8019f24:	6923      	ldr	r3, [r4, #16]
 8019f26:	b18b      	cbz	r3, 8019f4c <_puts_r+0x50>
 8019f28:	3e01      	subs	r6, #1
 8019f2a:	68a3      	ldr	r3, [r4, #8]
 8019f2c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8019f30:	3b01      	subs	r3, #1
 8019f32:	60a3      	str	r3, [r4, #8]
 8019f34:	b9e9      	cbnz	r1, 8019f72 <_puts_r+0x76>
 8019f36:	2b00      	cmp	r3, #0
 8019f38:	da2e      	bge.n	8019f98 <_puts_r+0x9c>
 8019f3a:	4622      	mov	r2, r4
 8019f3c:	210a      	movs	r1, #10
 8019f3e:	4628      	mov	r0, r5
 8019f40:	f000 f87b 	bl	801a03a <__swbuf_r>
 8019f44:	3001      	adds	r0, #1
 8019f46:	d007      	beq.n	8019f58 <_puts_r+0x5c>
 8019f48:	250a      	movs	r5, #10
 8019f4a:	e007      	b.n	8019f5c <_puts_r+0x60>
 8019f4c:	4621      	mov	r1, r4
 8019f4e:	4628      	mov	r0, r5
 8019f50:	f000 f8b0 	bl	801a0b4 <__swsetup_r>
 8019f54:	2800      	cmp	r0, #0
 8019f56:	d0e7      	beq.n	8019f28 <_puts_r+0x2c>
 8019f58:	f04f 35ff 	mov.w	r5, #4294967295
 8019f5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019f5e:	07da      	lsls	r2, r3, #31
 8019f60:	d405      	bmi.n	8019f6e <_puts_r+0x72>
 8019f62:	89a3      	ldrh	r3, [r4, #12]
 8019f64:	059b      	lsls	r3, r3, #22
 8019f66:	d402      	bmi.n	8019f6e <_puts_r+0x72>
 8019f68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019f6a:	f000 f983 	bl	801a274 <__retarget_lock_release_recursive>
 8019f6e:	4628      	mov	r0, r5
 8019f70:	bd70      	pop	{r4, r5, r6, pc}
 8019f72:	2b00      	cmp	r3, #0
 8019f74:	da04      	bge.n	8019f80 <_puts_r+0x84>
 8019f76:	69a2      	ldr	r2, [r4, #24]
 8019f78:	429a      	cmp	r2, r3
 8019f7a:	dc06      	bgt.n	8019f8a <_puts_r+0x8e>
 8019f7c:	290a      	cmp	r1, #10
 8019f7e:	d004      	beq.n	8019f8a <_puts_r+0x8e>
 8019f80:	6823      	ldr	r3, [r4, #0]
 8019f82:	1c5a      	adds	r2, r3, #1
 8019f84:	6022      	str	r2, [r4, #0]
 8019f86:	7019      	strb	r1, [r3, #0]
 8019f88:	e7cf      	b.n	8019f2a <_puts_r+0x2e>
 8019f8a:	4622      	mov	r2, r4
 8019f8c:	4628      	mov	r0, r5
 8019f8e:	f000 f854 	bl	801a03a <__swbuf_r>
 8019f92:	3001      	adds	r0, #1
 8019f94:	d1c9      	bne.n	8019f2a <_puts_r+0x2e>
 8019f96:	e7df      	b.n	8019f58 <_puts_r+0x5c>
 8019f98:	6823      	ldr	r3, [r4, #0]
 8019f9a:	250a      	movs	r5, #10
 8019f9c:	1c5a      	adds	r2, r3, #1
 8019f9e:	6022      	str	r2, [r4, #0]
 8019fa0:	701d      	strb	r5, [r3, #0]
 8019fa2:	e7db      	b.n	8019f5c <_puts_r+0x60>

08019fa4 <puts>:
 8019fa4:	4b02      	ldr	r3, [pc, #8]	; (8019fb0 <puts+0xc>)
 8019fa6:	4601      	mov	r1, r0
 8019fa8:	6818      	ldr	r0, [r3, #0]
 8019faa:	f7ff bfa7 	b.w	8019efc <_puts_r>
 8019fae:	bf00      	nop
 8019fb0:	200000bc 	.word	0x200000bc

08019fb4 <__sread>:
 8019fb4:	b510      	push	{r4, lr}
 8019fb6:	460c      	mov	r4, r1
 8019fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019fbc:	f000 f910 	bl	801a1e0 <_read_r>
 8019fc0:	2800      	cmp	r0, #0
 8019fc2:	bfab      	itete	ge
 8019fc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019fc6:	89a3      	ldrhlt	r3, [r4, #12]
 8019fc8:	181b      	addge	r3, r3, r0
 8019fca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8019fce:	bfac      	ite	ge
 8019fd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8019fd2:	81a3      	strhlt	r3, [r4, #12]
 8019fd4:	bd10      	pop	{r4, pc}

08019fd6 <__swrite>:
 8019fd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019fda:	461f      	mov	r7, r3
 8019fdc:	898b      	ldrh	r3, [r1, #12]
 8019fde:	05db      	lsls	r3, r3, #23
 8019fe0:	4605      	mov	r5, r0
 8019fe2:	460c      	mov	r4, r1
 8019fe4:	4616      	mov	r6, r2
 8019fe6:	d505      	bpl.n	8019ff4 <__swrite+0x1e>
 8019fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019fec:	2302      	movs	r3, #2
 8019fee:	2200      	movs	r2, #0
 8019ff0:	f000 f8e4 	bl	801a1bc <_lseek_r>
 8019ff4:	89a3      	ldrh	r3, [r4, #12]
 8019ff6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019ffa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019ffe:	81a3      	strh	r3, [r4, #12]
 801a000:	4632      	mov	r2, r6
 801a002:	463b      	mov	r3, r7
 801a004:	4628      	mov	r0, r5
 801a006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a00a:	f000 b8fb 	b.w	801a204 <_write_r>

0801a00e <__sseek>:
 801a00e:	b510      	push	{r4, lr}
 801a010:	460c      	mov	r4, r1
 801a012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a016:	f000 f8d1 	bl	801a1bc <_lseek_r>
 801a01a:	1c43      	adds	r3, r0, #1
 801a01c:	89a3      	ldrh	r3, [r4, #12]
 801a01e:	bf15      	itete	ne
 801a020:	6560      	strne	r0, [r4, #84]	; 0x54
 801a022:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801a026:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801a02a:	81a3      	strheq	r3, [r4, #12]
 801a02c:	bf18      	it	ne
 801a02e:	81a3      	strhne	r3, [r4, #12]
 801a030:	bd10      	pop	{r4, pc}

0801a032 <__sclose>:
 801a032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a036:	f000 b8b1 	b.w	801a19c <_close_r>

0801a03a <__swbuf_r>:
 801a03a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a03c:	460e      	mov	r6, r1
 801a03e:	4614      	mov	r4, r2
 801a040:	4605      	mov	r5, r0
 801a042:	b118      	cbz	r0, 801a04c <__swbuf_r+0x12>
 801a044:	6a03      	ldr	r3, [r0, #32]
 801a046:	b90b      	cbnz	r3, 801a04c <__swbuf_r+0x12>
 801a048:	f7ff ff10 	bl	8019e6c <__sinit>
 801a04c:	69a3      	ldr	r3, [r4, #24]
 801a04e:	60a3      	str	r3, [r4, #8]
 801a050:	89a3      	ldrh	r3, [r4, #12]
 801a052:	071a      	lsls	r2, r3, #28
 801a054:	d525      	bpl.n	801a0a2 <__swbuf_r+0x68>
 801a056:	6923      	ldr	r3, [r4, #16]
 801a058:	b31b      	cbz	r3, 801a0a2 <__swbuf_r+0x68>
 801a05a:	6823      	ldr	r3, [r4, #0]
 801a05c:	6922      	ldr	r2, [r4, #16]
 801a05e:	1a98      	subs	r0, r3, r2
 801a060:	6963      	ldr	r3, [r4, #20]
 801a062:	b2f6      	uxtb	r6, r6
 801a064:	4283      	cmp	r3, r0
 801a066:	4637      	mov	r7, r6
 801a068:	dc04      	bgt.n	801a074 <__swbuf_r+0x3a>
 801a06a:	4621      	mov	r1, r4
 801a06c:	4628      	mov	r0, r5
 801a06e:	f001 fd69 	bl	801bb44 <_fflush_r>
 801a072:	b9e0      	cbnz	r0, 801a0ae <__swbuf_r+0x74>
 801a074:	68a3      	ldr	r3, [r4, #8]
 801a076:	3b01      	subs	r3, #1
 801a078:	60a3      	str	r3, [r4, #8]
 801a07a:	6823      	ldr	r3, [r4, #0]
 801a07c:	1c5a      	adds	r2, r3, #1
 801a07e:	6022      	str	r2, [r4, #0]
 801a080:	701e      	strb	r6, [r3, #0]
 801a082:	6962      	ldr	r2, [r4, #20]
 801a084:	1c43      	adds	r3, r0, #1
 801a086:	429a      	cmp	r2, r3
 801a088:	d004      	beq.n	801a094 <__swbuf_r+0x5a>
 801a08a:	89a3      	ldrh	r3, [r4, #12]
 801a08c:	07db      	lsls	r3, r3, #31
 801a08e:	d506      	bpl.n	801a09e <__swbuf_r+0x64>
 801a090:	2e0a      	cmp	r6, #10
 801a092:	d104      	bne.n	801a09e <__swbuf_r+0x64>
 801a094:	4621      	mov	r1, r4
 801a096:	4628      	mov	r0, r5
 801a098:	f001 fd54 	bl	801bb44 <_fflush_r>
 801a09c:	b938      	cbnz	r0, 801a0ae <__swbuf_r+0x74>
 801a09e:	4638      	mov	r0, r7
 801a0a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a0a2:	4621      	mov	r1, r4
 801a0a4:	4628      	mov	r0, r5
 801a0a6:	f000 f805 	bl	801a0b4 <__swsetup_r>
 801a0aa:	2800      	cmp	r0, #0
 801a0ac:	d0d5      	beq.n	801a05a <__swbuf_r+0x20>
 801a0ae:	f04f 37ff 	mov.w	r7, #4294967295
 801a0b2:	e7f4      	b.n	801a09e <__swbuf_r+0x64>

0801a0b4 <__swsetup_r>:
 801a0b4:	b538      	push	{r3, r4, r5, lr}
 801a0b6:	4b2a      	ldr	r3, [pc, #168]	; (801a160 <__swsetup_r+0xac>)
 801a0b8:	4605      	mov	r5, r0
 801a0ba:	6818      	ldr	r0, [r3, #0]
 801a0bc:	460c      	mov	r4, r1
 801a0be:	b118      	cbz	r0, 801a0c8 <__swsetup_r+0x14>
 801a0c0:	6a03      	ldr	r3, [r0, #32]
 801a0c2:	b90b      	cbnz	r3, 801a0c8 <__swsetup_r+0x14>
 801a0c4:	f7ff fed2 	bl	8019e6c <__sinit>
 801a0c8:	89a3      	ldrh	r3, [r4, #12]
 801a0ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a0ce:	0718      	lsls	r0, r3, #28
 801a0d0:	d422      	bmi.n	801a118 <__swsetup_r+0x64>
 801a0d2:	06d9      	lsls	r1, r3, #27
 801a0d4:	d407      	bmi.n	801a0e6 <__swsetup_r+0x32>
 801a0d6:	2309      	movs	r3, #9
 801a0d8:	602b      	str	r3, [r5, #0]
 801a0da:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a0de:	81a3      	strh	r3, [r4, #12]
 801a0e0:	f04f 30ff 	mov.w	r0, #4294967295
 801a0e4:	e034      	b.n	801a150 <__swsetup_r+0x9c>
 801a0e6:	0758      	lsls	r0, r3, #29
 801a0e8:	d512      	bpl.n	801a110 <__swsetup_r+0x5c>
 801a0ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a0ec:	b141      	cbz	r1, 801a100 <__swsetup_r+0x4c>
 801a0ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a0f2:	4299      	cmp	r1, r3
 801a0f4:	d002      	beq.n	801a0fc <__swsetup_r+0x48>
 801a0f6:	4628      	mov	r0, r5
 801a0f8:	f000 fede 	bl	801aeb8 <_free_r>
 801a0fc:	2300      	movs	r3, #0
 801a0fe:	6363      	str	r3, [r4, #52]	; 0x34
 801a100:	89a3      	ldrh	r3, [r4, #12]
 801a102:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a106:	81a3      	strh	r3, [r4, #12]
 801a108:	2300      	movs	r3, #0
 801a10a:	6063      	str	r3, [r4, #4]
 801a10c:	6923      	ldr	r3, [r4, #16]
 801a10e:	6023      	str	r3, [r4, #0]
 801a110:	89a3      	ldrh	r3, [r4, #12]
 801a112:	f043 0308 	orr.w	r3, r3, #8
 801a116:	81a3      	strh	r3, [r4, #12]
 801a118:	6923      	ldr	r3, [r4, #16]
 801a11a:	b94b      	cbnz	r3, 801a130 <__swsetup_r+0x7c>
 801a11c:	89a3      	ldrh	r3, [r4, #12]
 801a11e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a126:	d003      	beq.n	801a130 <__swsetup_r+0x7c>
 801a128:	4621      	mov	r1, r4
 801a12a:	4628      	mov	r0, r5
 801a12c:	f001 fd6a 	bl	801bc04 <__smakebuf_r>
 801a130:	89a0      	ldrh	r0, [r4, #12]
 801a132:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a136:	f010 0301 	ands.w	r3, r0, #1
 801a13a:	d00a      	beq.n	801a152 <__swsetup_r+0x9e>
 801a13c:	2300      	movs	r3, #0
 801a13e:	60a3      	str	r3, [r4, #8]
 801a140:	6963      	ldr	r3, [r4, #20]
 801a142:	425b      	negs	r3, r3
 801a144:	61a3      	str	r3, [r4, #24]
 801a146:	6923      	ldr	r3, [r4, #16]
 801a148:	b943      	cbnz	r3, 801a15c <__swsetup_r+0xa8>
 801a14a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a14e:	d1c4      	bne.n	801a0da <__swsetup_r+0x26>
 801a150:	bd38      	pop	{r3, r4, r5, pc}
 801a152:	0781      	lsls	r1, r0, #30
 801a154:	bf58      	it	pl
 801a156:	6963      	ldrpl	r3, [r4, #20]
 801a158:	60a3      	str	r3, [r4, #8]
 801a15a:	e7f4      	b.n	801a146 <__swsetup_r+0x92>
 801a15c:	2000      	movs	r0, #0
 801a15e:	e7f7      	b.n	801a150 <__swsetup_r+0x9c>
 801a160:	200000bc 	.word	0x200000bc

0801a164 <memcmp>:
 801a164:	b510      	push	{r4, lr}
 801a166:	3901      	subs	r1, #1
 801a168:	4402      	add	r2, r0
 801a16a:	4290      	cmp	r0, r2
 801a16c:	d101      	bne.n	801a172 <memcmp+0xe>
 801a16e:	2000      	movs	r0, #0
 801a170:	e005      	b.n	801a17e <memcmp+0x1a>
 801a172:	7803      	ldrb	r3, [r0, #0]
 801a174:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801a178:	42a3      	cmp	r3, r4
 801a17a:	d001      	beq.n	801a180 <memcmp+0x1c>
 801a17c:	1b18      	subs	r0, r3, r4
 801a17e:	bd10      	pop	{r4, pc}
 801a180:	3001      	adds	r0, #1
 801a182:	e7f2      	b.n	801a16a <memcmp+0x6>

0801a184 <memset>:
 801a184:	4402      	add	r2, r0
 801a186:	4603      	mov	r3, r0
 801a188:	4293      	cmp	r3, r2
 801a18a:	d100      	bne.n	801a18e <memset+0xa>
 801a18c:	4770      	bx	lr
 801a18e:	f803 1b01 	strb.w	r1, [r3], #1
 801a192:	e7f9      	b.n	801a188 <memset+0x4>

0801a194 <_localeconv_r>:
 801a194:	4800      	ldr	r0, [pc, #0]	; (801a198 <_localeconv_r+0x4>)
 801a196:	4770      	bx	lr
 801a198:	200001b0 	.word	0x200001b0

0801a19c <_close_r>:
 801a19c:	b538      	push	{r3, r4, r5, lr}
 801a19e:	4d06      	ldr	r5, [pc, #24]	; (801a1b8 <_close_r+0x1c>)
 801a1a0:	2300      	movs	r3, #0
 801a1a2:	4604      	mov	r4, r0
 801a1a4:	4608      	mov	r0, r1
 801a1a6:	602b      	str	r3, [r5, #0]
 801a1a8:	f7e9 fc41 	bl	8003a2e <_close>
 801a1ac:	1c43      	adds	r3, r0, #1
 801a1ae:	d102      	bne.n	801a1b6 <_close_r+0x1a>
 801a1b0:	682b      	ldr	r3, [r5, #0]
 801a1b2:	b103      	cbz	r3, 801a1b6 <_close_r+0x1a>
 801a1b4:	6023      	str	r3, [r4, #0]
 801a1b6:	bd38      	pop	{r3, r4, r5, pc}
 801a1b8:	20007354 	.word	0x20007354

0801a1bc <_lseek_r>:
 801a1bc:	b538      	push	{r3, r4, r5, lr}
 801a1be:	4d07      	ldr	r5, [pc, #28]	; (801a1dc <_lseek_r+0x20>)
 801a1c0:	4604      	mov	r4, r0
 801a1c2:	4608      	mov	r0, r1
 801a1c4:	4611      	mov	r1, r2
 801a1c6:	2200      	movs	r2, #0
 801a1c8:	602a      	str	r2, [r5, #0]
 801a1ca:	461a      	mov	r2, r3
 801a1cc:	f7e9 fc56 	bl	8003a7c <_lseek>
 801a1d0:	1c43      	adds	r3, r0, #1
 801a1d2:	d102      	bne.n	801a1da <_lseek_r+0x1e>
 801a1d4:	682b      	ldr	r3, [r5, #0]
 801a1d6:	b103      	cbz	r3, 801a1da <_lseek_r+0x1e>
 801a1d8:	6023      	str	r3, [r4, #0]
 801a1da:	bd38      	pop	{r3, r4, r5, pc}
 801a1dc:	20007354 	.word	0x20007354

0801a1e0 <_read_r>:
 801a1e0:	b538      	push	{r3, r4, r5, lr}
 801a1e2:	4d07      	ldr	r5, [pc, #28]	; (801a200 <_read_r+0x20>)
 801a1e4:	4604      	mov	r4, r0
 801a1e6:	4608      	mov	r0, r1
 801a1e8:	4611      	mov	r1, r2
 801a1ea:	2200      	movs	r2, #0
 801a1ec:	602a      	str	r2, [r5, #0]
 801a1ee:	461a      	mov	r2, r3
 801a1f0:	f7e9 fbe4 	bl	80039bc <_read>
 801a1f4:	1c43      	adds	r3, r0, #1
 801a1f6:	d102      	bne.n	801a1fe <_read_r+0x1e>
 801a1f8:	682b      	ldr	r3, [r5, #0]
 801a1fa:	b103      	cbz	r3, 801a1fe <_read_r+0x1e>
 801a1fc:	6023      	str	r3, [r4, #0]
 801a1fe:	bd38      	pop	{r3, r4, r5, pc}
 801a200:	20007354 	.word	0x20007354

0801a204 <_write_r>:
 801a204:	b538      	push	{r3, r4, r5, lr}
 801a206:	4d07      	ldr	r5, [pc, #28]	; (801a224 <_write_r+0x20>)
 801a208:	4604      	mov	r4, r0
 801a20a:	4608      	mov	r0, r1
 801a20c:	4611      	mov	r1, r2
 801a20e:	2200      	movs	r2, #0
 801a210:	602a      	str	r2, [r5, #0]
 801a212:	461a      	mov	r2, r3
 801a214:	f7e9 fbef 	bl	80039f6 <_write>
 801a218:	1c43      	adds	r3, r0, #1
 801a21a:	d102      	bne.n	801a222 <_write_r+0x1e>
 801a21c:	682b      	ldr	r3, [r5, #0]
 801a21e:	b103      	cbz	r3, 801a222 <_write_r+0x1e>
 801a220:	6023      	str	r3, [r4, #0]
 801a222:	bd38      	pop	{r3, r4, r5, pc}
 801a224:	20007354 	.word	0x20007354

0801a228 <__libc_init_array>:
 801a228:	b570      	push	{r4, r5, r6, lr}
 801a22a:	4d0d      	ldr	r5, [pc, #52]	; (801a260 <__libc_init_array+0x38>)
 801a22c:	4c0d      	ldr	r4, [pc, #52]	; (801a264 <__libc_init_array+0x3c>)
 801a22e:	1b64      	subs	r4, r4, r5
 801a230:	10a4      	asrs	r4, r4, #2
 801a232:	2600      	movs	r6, #0
 801a234:	42a6      	cmp	r6, r4
 801a236:	d109      	bne.n	801a24c <__libc_init_array+0x24>
 801a238:	4d0b      	ldr	r5, [pc, #44]	; (801a268 <__libc_init_array+0x40>)
 801a23a:	4c0c      	ldr	r4, [pc, #48]	; (801a26c <__libc_init_array+0x44>)
 801a23c:	f001 fdd0 	bl	801bde0 <_init>
 801a240:	1b64      	subs	r4, r4, r5
 801a242:	10a4      	asrs	r4, r4, #2
 801a244:	2600      	movs	r6, #0
 801a246:	42a6      	cmp	r6, r4
 801a248:	d105      	bne.n	801a256 <__libc_init_array+0x2e>
 801a24a:	bd70      	pop	{r4, r5, r6, pc}
 801a24c:	f855 3b04 	ldr.w	r3, [r5], #4
 801a250:	4798      	blx	r3
 801a252:	3601      	adds	r6, #1
 801a254:	e7ee      	b.n	801a234 <__libc_init_array+0xc>
 801a256:	f855 3b04 	ldr.w	r3, [r5], #4
 801a25a:	4798      	blx	r3
 801a25c:	3601      	adds	r6, #1
 801a25e:	e7f2      	b.n	801a246 <__libc_init_array+0x1e>
 801a260:	0801f930 	.word	0x0801f930
 801a264:	0801f930 	.word	0x0801f930
 801a268:	0801f930 	.word	0x0801f930
 801a26c:	0801f934 	.word	0x0801f934

0801a270 <__retarget_lock_init_recursive>:
 801a270:	4770      	bx	lr

0801a272 <__retarget_lock_acquire_recursive>:
 801a272:	4770      	bx	lr

0801a274 <__retarget_lock_release_recursive>:
 801a274:	4770      	bx	lr

0801a276 <memcpy>:
 801a276:	440a      	add	r2, r1
 801a278:	4291      	cmp	r1, r2
 801a27a:	f100 33ff 	add.w	r3, r0, #4294967295
 801a27e:	d100      	bne.n	801a282 <memcpy+0xc>
 801a280:	4770      	bx	lr
 801a282:	b510      	push	{r4, lr}
 801a284:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a288:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a28c:	4291      	cmp	r1, r2
 801a28e:	d1f9      	bne.n	801a284 <memcpy+0xe>
 801a290:	bd10      	pop	{r4, pc}
	...

0801a294 <__assert_func>:
 801a294:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a296:	4614      	mov	r4, r2
 801a298:	461a      	mov	r2, r3
 801a29a:	4b09      	ldr	r3, [pc, #36]	; (801a2c0 <__assert_func+0x2c>)
 801a29c:	681b      	ldr	r3, [r3, #0]
 801a29e:	4605      	mov	r5, r0
 801a2a0:	68d8      	ldr	r0, [r3, #12]
 801a2a2:	b14c      	cbz	r4, 801a2b8 <__assert_func+0x24>
 801a2a4:	4b07      	ldr	r3, [pc, #28]	; (801a2c4 <__assert_func+0x30>)
 801a2a6:	9100      	str	r1, [sp, #0]
 801a2a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a2ac:	4906      	ldr	r1, [pc, #24]	; (801a2c8 <__assert_func+0x34>)
 801a2ae:	462b      	mov	r3, r5
 801a2b0:	f001 fc70 	bl	801bb94 <fiprintf>
 801a2b4:	f001 fd14 	bl	801bce0 <abort>
 801a2b8:	4b04      	ldr	r3, [pc, #16]	; (801a2cc <__assert_func+0x38>)
 801a2ba:	461c      	mov	r4, r3
 801a2bc:	e7f3      	b.n	801a2a6 <__assert_func+0x12>
 801a2be:	bf00      	nop
 801a2c0:	200000bc 	.word	0x200000bc
 801a2c4:	0801f702 	.word	0x0801f702
 801a2c8:	0801f70f 	.word	0x0801f70f
 801a2cc:	0801f73d 	.word	0x0801f73d

0801a2d0 <quorem>:
 801a2d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a2d4:	6903      	ldr	r3, [r0, #16]
 801a2d6:	690c      	ldr	r4, [r1, #16]
 801a2d8:	42a3      	cmp	r3, r4
 801a2da:	4607      	mov	r7, r0
 801a2dc:	db7e      	blt.n	801a3dc <quorem+0x10c>
 801a2de:	3c01      	subs	r4, #1
 801a2e0:	f101 0814 	add.w	r8, r1, #20
 801a2e4:	f100 0514 	add.w	r5, r0, #20
 801a2e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a2ec:	9301      	str	r3, [sp, #4]
 801a2ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a2f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a2f6:	3301      	adds	r3, #1
 801a2f8:	429a      	cmp	r2, r3
 801a2fa:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801a2fe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a302:	fbb2 f6f3 	udiv	r6, r2, r3
 801a306:	d331      	bcc.n	801a36c <quorem+0x9c>
 801a308:	f04f 0e00 	mov.w	lr, #0
 801a30c:	4640      	mov	r0, r8
 801a30e:	46ac      	mov	ip, r5
 801a310:	46f2      	mov	sl, lr
 801a312:	f850 2b04 	ldr.w	r2, [r0], #4
 801a316:	b293      	uxth	r3, r2
 801a318:	fb06 e303 	mla	r3, r6, r3, lr
 801a31c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801a320:	0c1a      	lsrs	r2, r3, #16
 801a322:	b29b      	uxth	r3, r3
 801a324:	ebaa 0303 	sub.w	r3, sl, r3
 801a328:	f8dc a000 	ldr.w	sl, [ip]
 801a32c:	fa13 f38a 	uxtah	r3, r3, sl
 801a330:	fb06 220e 	mla	r2, r6, lr, r2
 801a334:	9300      	str	r3, [sp, #0]
 801a336:	9b00      	ldr	r3, [sp, #0]
 801a338:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801a33c:	b292      	uxth	r2, r2
 801a33e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801a342:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a346:	f8bd 3000 	ldrh.w	r3, [sp]
 801a34a:	4581      	cmp	r9, r0
 801a34c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a350:	f84c 3b04 	str.w	r3, [ip], #4
 801a354:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801a358:	d2db      	bcs.n	801a312 <quorem+0x42>
 801a35a:	f855 300b 	ldr.w	r3, [r5, fp]
 801a35e:	b92b      	cbnz	r3, 801a36c <quorem+0x9c>
 801a360:	9b01      	ldr	r3, [sp, #4]
 801a362:	3b04      	subs	r3, #4
 801a364:	429d      	cmp	r5, r3
 801a366:	461a      	mov	r2, r3
 801a368:	d32c      	bcc.n	801a3c4 <quorem+0xf4>
 801a36a:	613c      	str	r4, [r7, #16]
 801a36c:	4638      	mov	r0, r7
 801a36e:	f001 f91f 	bl	801b5b0 <__mcmp>
 801a372:	2800      	cmp	r0, #0
 801a374:	db22      	blt.n	801a3bc <quorem+0xec>
 801a376:	3601      	adds	r6, #1
 801a378:	4629      	mov	r1, r5
 801a37a:	2000      	movs	r0, #0
 801a37c:	f858 2b04 	ldr.w	r2, [r8], #4
 801a380:	f8d1 c000 	ldr.w	ip, [r1]
 801a384:	b293      	uxth	r3, r2
 801a386:	1ac3      	subs	r3, r0, r3
 801a388:	0c12      	lsrs	r2, r2, #16
 801a38a:	fa13 f38c 	uxtah	r3, r3, ip
 801a38e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801a392:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a396:	b29b      	uxth	r3, r3
 801a398:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a39c:	45c1      	cmp	r9, r8
 801a39e:	f841 3b04 	str.w	r3, [r1], #4
 801a3a2:	ea4f 4022 	mov.w	r0, r2, asr #16
 801a3a6:	d2e9      	bcs.n	801a37c <quorem+0xac>
 801a3a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a3ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a3b0:	b922      	cbnz	r2, 801a3bc <quorem+0xec>
 801a3b2:	3b04      	subs	r3, #4
 801a3b4:	429d      	cmp	r5, r3
 801a3b6:	461a      	mov	r2, r3
 801a3b8:	d30a      	bcc.n	801a3d0 <quorem+0x100>
 801a3ba:	613c      	str	r4, [r7, #16]
 801a3bc:	4630      	mov	r0, r6
 801a3be:	b003      	add	sp, #12
 801a3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a3c4:	6812      	ldr	r2, [r2, #0]
 801a3c6:	3b04      	subs	r3, #4
 801a3c8:	2a00      	cmp	r2, #0
 801a3ca:	d1ce      	bne.n	801a36a <quorem+0x9a>
 801a3cc:	3c01      	subs	r4, #1
 801a3ce:	e7c9      	b.n	801a364 <quorem+0x94>
 801a3d0:	6812      	ldr	r2, [r2, #0]
 801a3d2:	3b04      	subs	r3, #4
 801a3d4:	2a00      	cmp	r2, #0
 801a3d6:	d1f0      	bne.n	801a3ba <quorem+0xea>
 801a3d8:	3c01      	subs	r4, #1
 801a3da:	e7eb      	b.n	801a3b4 <quorem+0xe4>
 801a3dc:	2000      	movs	r0, #0
 801a3de:	e7ee      	b.n	801a3be <quorem+0xee>

0801a3e0 <_dtoa_r>:
 801a3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a3e4:	ed2d 8b02 	vpush	{d8}
 801a3e8:	69c5      	ldr	r5, [r0, #28]
 801a3ea:	b091      	sub	sp, #68	; 0x44
 801a3ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 801a3f0:	ec59 8b10 	vmov	r8, r9, d0
 801a3f4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801a3f6:	9106      	str	r1, [sp, #24]
 801a3f8:	4606      	mov	r6, r0
 801a3fa:	9208      	str	r2, [sp, #32]
 801a3fc:	930c      	str	r3, [sp, #48]	; 0x30
 801a3fe:	b975      	cbnz	r5, 801a41e <_dtoa_r+0x3e>
 801a400:	2010      	movs	r0, #16
 801a402:	f000 fda5 	bl	801af50 <malloc>
 801a406:	4602      	mov	r2, r0
 801a408:	61f0      	str	r0, [r6, #28]
 801a40a:	b920      	cbnz	r0, 801a416 <_dtoa_r+0x36>
 801a40c:	4ba6      	ldr	r3, [pc, #664]	; (801a6a8 <_dtoa_r+0x2c8>)
 801a40e:	21ef      	movs	r1, #239	; 0xef
 801a410:	48a6      	ldr	r0, [pc, #664]	; (801a6ac <_dtoa_r+0x2cc>)
 801a412:	f7ff ff3f 	bl	801a294 <__assert_func>
 801a416:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801a41a:	6005      	str	r5, [r0, #0]
 801a41c:	60c5      	str	r5, [r0, #12]
 801a41e:	69f3      	ldr	r3, [r6, #28]
 801a420:	6819      	ldr	r1, [r3, #0]
 801a422:	b151      	cbz	r1, 801a43a <_dtoa_r+0x5a>
 801a424:	685a      	ldr	r2, [r3, #4]
 801a426:	604a      	str	r2, [r1, #4]
 801a428:	2301      	movs	r3, #1
 801a42a:	4093      	lsls	r3, r2
 801a42c:	608b      	str	r3, [r1, #8]
 801a42e:	4630      	mov	r0, r6
 801a430:	f000 fe82 	bl	801b138 <_Bfree>
 801a434:	69f3      	ldr	r3, [r6, #28]
 801a436:	2200      	movs	r2, #0
 801a438:	601a      	str	r2, [r3, #0]
 801a43a:	f1b9 0300 	subs.w	r3, r9, #0
 801a43e:	bfbb      	ittet	lt
 801a440:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801a444:	9303      	strlt	r3, [sp, #12]
 801a446:	2300      	movge	r3, #0
 801a448:	2201      	movlt	r2, #1
 801a44a:	bfac      	ite	ge
 801a44c:	6023      	strge	r3, [r4, #0]
 801a44e:	6022      	strlt	r2, [r4, #0]
 801a450:	4b97      	ldr	r3, [pc, #604]	; (801a6b0 <_dtoa_r+0x2d0>)
 801a452:	9c03      	ldr	r4, [sp, #12]
 801a454:	43a3      	bics	r3, r4
 801a456:	d11c      	bne.n	801a492 <_dtoa_r+0xb2>
 801a458:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a45a:	f242 730f 	movw	r3, #9999	; 0x270f
 801a45e:	6013      	str	r3, [r2, #0]
 801a460:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801a464:	ea53 0308 	orrs.w	r3, r3, r8
 801a468:	f000 84fb 	beq.w	801ae62 <_dtoa_r+0xa82>
 801a46c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a46e:	b963      	cbnz	r3, 801a48a <_dtoa_r+0xaa>
 801a470:	4b90      	ldr	r3, [pc, #576]	; (801a6b4 <_dtoa_r+0x2d4>)
 801a472:	e020      	b.n	801a4b6 <_dtoa_r+0xd6>
 801a474:	4b90      	ldr	r3, [pc, #576]	; (801a6b8 <_dtoa_r+0x2d8>)
 801a476:	9301      	str	r3, [sp, #4]
 801a478:	3308      	adds	r3, #8
 801a47a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801a47c:	6013      	str	r3, [r2, #0]
 801a47e:	9801      	ldr	r0, [sp, #4]
 801a480:	b011      	add	sp, #68	; 0x44
 801a482:	ecbd 8b02 	vpop	{d8}
 801a486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a48a:	4b8a      	ldr	r3, [pc, #552]	; (801a6b4 <_dtoa_r+0x2d4>)
 801a48c:	9301      	str	r3, [sp, #4]
 801a48e:	3303      	adds	r3, #3
 801a490:	e7f3      	b.n	801a47a <_dtoa_r+0x9a>
 801a492:	ed9d 8b02 	vldr	d8, [sp, #8]
 801a496:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a49a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a49e:	d10c      	bne.n	801a4ba <_dtoa_r+0xda>
 801a4a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a4a2:	2301      	movs	r3, #1
 801a4a4:	6013      	str	r3, [r2, #0]
 801a4a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a4a8:	2b00      	cmp	r3, #0
 801a4aa:	f000 84d7 	beq.w	801ae5c <_dtoa_r+0xa7c>
 801a4ae:	4b83      	ldr	r3, [pc, #524]	; (801a6bc <_dtoa_r+0x2dc>)
 801a4b0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801a4b2:	6013      	str	r3, [r2, #0]
 801a4b4:	3b01      	subs	r3, #1
 801a4b6:	9301      	str	r3, [sp, #4]
 801a4b8:	e7e1      	b.n	801a47e <_dtoa_r+0x9e>
 801a4ba:	aa0e      	add	r2, sp, #56	; 0x38
 801a4bc:	a90f      	add	r1, sp, #60	; 0x3c
 801a4be:	4630      	mov	r0, r6
 801a4c0:	eeb0 0b48 	vmov.f64	d0, d8
 801a4c4:	f001 f91a 	bl	801b6fc <__d2b>
 801a4c8:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801a4cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a4ce:	4605      	mov	r5, r0
 801a4d0:	2b00      	cmp	r3, #0
 801a4d2:	d046      	beq.n	801a562 <_dtoa_r+0x182>
 801a4d4:	eeb0 7b48 	vmov.f64	d7, d8
 801a4d8:	ee18 1a90 	vmov	r1, s17
 801a4dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801a4e0:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 801a4e4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801a4e8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801a4ec:	2000      	movs	r0, #0
 801a4ee:	ee07 1a90 	vmov	s15, r1
 801a4f2:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 801a4f6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801a690 <_dtoa_r+0x2b0>
 801a4fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 801a4fe:	ed9f 6b66 	vldr	d6, [pc, #408]	; 801a698 <_dtoa_r+0x2b8>
 801a502:	eea7 6b05 	vfma.f64	d6, d7, d5
 801a506:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801a6a0 <_dtoa_r+0x2c0>
 801a50a:	ee07 3a90 	vmov	s15, r3
 801a50e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801a512:	eeb0 7b46 	vmov.f64	d7, d6
 801a516:	eea4 7b05 	vfma.f64	d7, d4, d5
 801a51a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801a51e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801a522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a526:	ee16 ba90 	vmov	fp, s13
 801a52a:	9009      	str	r0, [sp, #36]	; 0x24
 801a52c:	d508      	bpl.n	801a540 <_dtoa_r+0x160>
 801a52e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801a532:	eeb4 6b47 	vcmp.f64	d6, d7
 801a536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a53a:	bf18      	it	ne
 801a53c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801a540:	f1bb 0f16 	cmp.w	fp, #22
 801a544:	d82b      	bhi.n	801a59e <_dtoa_r+0x1be>
 801a546:	495e      	ldr	r1, [pc, #376]	; (801a6c0 <_dtoa_r+0x2e0>)
 801a548:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801a54c:	ed91 7b00 	vldr	d7, [r1]
 801a550:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801a554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a558:	d501      	bpl.n	801a55e <_dtoa_r+0x17e>
 801a55a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a55e:	2100      	movs	r1, #0
 801a560:	e01e      	b.n	801a5a0 <_dtoa_r+0x1c0>
 801a562:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a564:	4413      	add	r3, r2
 801a566:	f203 4132 	addw	r1, r3, #1074	; 0x432
 801a56a:	2920      	cmp	r1, #32
 801a56c:	bfc1      	itttt	gt
 801a56e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 801a572:	408c      	lslgt	r4, r1
 801a574:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 801a578:	fa28 f101 	lsrgt.w	r1, r8, r1
 801a57c:	bfd6      	itet	le
 801a57e:	f1c1 0120 	rsble	r1, r1, #32
 801a582:	4321      	orrgt	r1, r4
 801a584:	fa08 f101 	lslle.w	r1, r8, r1
 801a588:	ee07 1a90 	vmov	s15, r1
 801a58c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801a590:	3b01      	subs	r3, #1
 801a592:	ee17 1a90 	vmov	r1, s15
 801a596:	2001      	movs	r0, #1
 801a598:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801a59c:	e7a7      	b.n	801a4ee <_dtoa_r+0x10e>
 801a59e:	2101      	movs	r1, #1
 801a5a0:	1ad2      	subs	r2, r2, r3
 801a5a2:	1e53      	subs	r3, r2, #1
 801a5a4:	9305      	str	r3, [sp, #20]
 801a5a6:	bf45      	ittet	mi
 801a5a8:	f1c2 0301 	rsbmi	r3, r2, #1
 801a5ac:	9304      	strmi	r3, [sp, #16]
 801a5ae:	2300      	movpl	r3, #0
 801a5b0:	2300      	movmi	r3, #0
 801a5b2:	bf4c      	ite	mi
 801a5b4:	9305      	strmi	r3, [sp, #20]
 801a5b6:	9304      	strpl	r3, [sp, #16]
 801a5b8:	f1bb 0f00 	cmp.w	fp, #0
 801a5bc:	910b      	str	r1, [sp, #44]	; 0x2c
 801a5be:	db18      	blt.n	801a5f2 <_dtoa_r+0x212>
 801a5c0:	9b05      	ldr	r3, [sp, #20]
 801a5c2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801a5c6:	445b      	add	r3, fp
 801a5c8:	9305      	str	r3, [sp, #20]
 801a5ca:	2300      	movs	r3, #0
 801a5cc:	9a06      	ldr	r2, [sp, #24]
 801a5ce:	2a09      	cmp	r2, #9
 801a5d0:	d848      	bhi.n	801a664 <_dtoa_r+0x284>
 801a5d2:	2a05      	cmp	r2, #5
 801a5d4:	bfc4      	itt	gt
 801a5d6:	3a04      	subgt	r2, #4
 801a5d8:	9206      	strgt	r2, [sp, #24]
 801a5da:	9a06      	ldr	r2, [sp, #24]
 801a5dc:	f1a2 0202 	sub.w	r2, r2, #2
 801a5e0:	bfcc      	ite	gt
 801a5e2:	2400      	movgt	r4, #0
 801a5e4:	2401      	movle	r4, #1
 801a5e6:	2a03      	cmp	r2, #3
 801a5e8:	d847      	bhi.n	801a67a <_dtoa_r+0x29a>
 801a5ea:	e8df f002 	tbb	[pc, r2]
 801a5ee:	2d0b      	.short	0x2d0b
 801a5f0:	392b      	.short	0x392b
 801a5f2:	9b04      	ldr	r3, [sp, #16]
 801a5f4:	2200      	movs	r2, #0
 801a5f6:	eba3 030b 	sub.w	r3, r3, fp
 801a5fa:	9304      	str	r3, [sp, #16]
 801a5fc:	920a      	str	r2, [sp, #40]	; 0x28
 801a5fe:	f1cb 0300 	rsb	r3, fp, #0
 801a602:	e7e3      	b.n	801a5cc <_dtoa_r+0x1ec>
 801a604:	2200      	movs	r2, #0
 801a606:	9207      	str	r2, [sp, #28]
 801a608:	9a08      	ldr	r2, [sp, #32]
 801a60a:	2a00      	cmp	r2, #0
 801a60c:	dc38      	bgt.n	801a680 <_dtoa_r+0x2a0>
 801a60e:	f04f 0a01 	mov.w	sl, #1
 801a612:	46d1      	mov	r9, sl
 801a614:	4652      	mov	r2, sl
 801a616:	f8cd a020 	str.w	sl, [sp, #32]
 801a61a:	69f7      	ldr	r7, [r6, #28]
 801a61c:	2100      	movs	r1, #0
 801a61e:	2004      	movs	r0, #4
 801a620:	f100 0c14 	add.w	ip, r0, #20
 801a624:	4594      	cmp	ip, r2
 801a626:	d930      	bls.n	801a68a <_dtoa_r+0x2aa>
 801a628:	6079      	str	r1, [r7, #4]
 801a62a:	4630      	mov	r0, r6
 801a62c:	930d      	str	r3, [sp, #52]	; 0x34
 801a62e:	f000 fd43 	bl	801b0b8 <_Balloc>
 801a632:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a634:	9001      	str	r0, [sp, #4]
 801a636:	4602      	mov	r2, r0
 801a638:	2800      	cmp	r0, #0
 801a63a:	d145      	bne.n	801a6c8 <_dtoa_r+0x2e8>
 801a63c:	4b21      	ldr	r3, [pc, #132]	; (801a6c4 <_dtoa_r+0x2e4>)
 801a63e:	f240 11af 	movw	r1, #431	; 0x1af
 801a642:	e6e5      	b.n	801a410 <_dtoa_r+0x30>
 801a644:	2201      	movs	r2, #1
 801a646:	e7de      	b.n	801a606 <_dtoa_r+0x226>
 801a648:	2200      	movs	r2, #0
 801a64a:	9207      	str	r2, [sp, #28]
 801a64c:	9a08      	ldr	r2, [sp, #32]
 801a64e:	eb0b 0a02 	add.w	sl, fp, r2
 801a652:	f10a 0901 	add.w	r9, sl, #1
 801a656:	464a      	mov	r2, r9
 801a658:	2a01      	cmp	r2, #1
 801a65a:	bfb8      	it	lt
 801a65c:	2201      	movlt	r2, #1
 801a65e:	e7dc      	b.n	801a61a <_dtoa_r+0x23a>
 801a660:	2201      	movs	r2, #1
 801a662:	e7f2      	b.n	801a64a <_dtoa_r+0x26a>
 801a664:	2401      	movs	r4, #1
 801a666:	2200      	movs	r2, #0
 801a668:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801a66c:	f04f 3aff 	mov.w	sl, #4294967295
 801a670:	2100      	movs	r1, #0
 801a672:	46d1      	mov	r9, sl
 801a674:	2212      	movs	r2, #18
 801a676:	9108      	str	r1, [sp, #32]
 801a678:	e7cf      	b.n	801a61a <_dtoa_r+0x23a>
 801a67a:	2201      	movs	r2, #1
 801a67c:	9207      	str	r2, [sp, #28]
 801a67e:	e7f5      	b.n	801a66c <_dtoa_r+0x28c>
 801a680:	f8dd a020 	ldr.w	sl, [sp, #32]
 801a684:	46d1      	mov	r9, sl
 801a686:	4652      	mov	r2, sl
 801a688:	e7c7      	b.n	801a61a <_dtoa_r+0x23a>
 801a68a:	3101      	adds	r1, #1
 801a68c:	0040      	lsls	r0, r0, #1
 801a68e:	e7c7      	b.n	801a620 <_dtoa_r+0x240>
 801a690:	636f4361 	.word	0x636f4361
 801a694:	3fd287a7 	.word	0x3fd287a7
 801a698:	8b60c8b3 	.word	0x8b60c8b3
 801a69c:	3fc68a28 	.word	0x3fc68a28
 801a6a0:	509f79fb 	.word	0x509f79fb
 801a6a4:	3fd34413 	.word	0x3fd34413
 801a6a8:	0801f55e 	.word	0x0801f55e
 801a6ac:	0801f74b 	.word	0x0801f74b
 801a6b0:	7ff00000 	.word	0x7ff00000
 801a6b4:	0801f747 	.word	0x0801f747
 801a6b8:	0801f73e 	.word	0x0801f73e
 801a6bc:	0801f6df 	.word	0x0801f6df
 801a6c0:	0801f838 	.word	0x0801f838
 801a6c4:	0801f7a3 	.word	0x0801f7a3
 801a6c8:	69f2      	ldr	r2, [r6, #28]
 801a6ca:	9901      	ldr	r1, [sp, #4]
 801a6cc:	6011      	str	r1, [r2, #0]
 801a6ce:	f1b9 0f0e 	cmp.w	r9, #14
 801a6d2:	d86c      	bhi.n	801a7ae <_dtoa_r+0x3ce>
 801a6d4:	2c00      	cmp	r4, #0
 801a6d6:	d06a      	beq.n	801a7ae <_dtoa_r+0x3ce>
 801a6d8:	f1bb 0f00 	cmp.w	fp, #0
 801a6dc:	f340 80a0 	ble.w	801a820 <_dtoa_r+0x440>
 801a6e0:	4ac1      	ldr	r2, [pc, #772]	; (801a9e8 <_dtoa_r+0x608>)
 801a6e2:	f00b 010f 	and.w	r1, fp, #15
 801a6e6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801a6ea:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801a6ee:	ed92 7b00 	vldr	d7, [r2]
 801a6f2:	ea4f 122b 	mov.w	r2, fp, asr #4
 801a6f6:	f000 8087 	beq.w	801a808 <_dtoa_r+0x428>
 801a6fa:	49bc      	ldr	r1, [pc, #752]	; (801a9ec <_dtoa_r+0x60c>)
 801a6fc:	ed91 6b08 	vldr	d6, [r1, #32]
 801a700:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801a704:	ed8d 6b02 	vstr	d6, [sp, #8]
 801a708:	f002 020f 	and.w	r2, r2, #15
 801a70c:	2103      	movs	r1, #3
 801a70e:	48b7      	ldr	r0, [pc, #732]	; (801a9ec <_dtoa_r+0x60c>)
 801a710:	2a00      	cmp	r2, #0
 801a712:	d17b      	bne.n	801a80c <_dtoa_r+0x42c>
 801a714:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a718:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801a71c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a720:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a722:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a726:	2a00      	cmp	r2, #0
 801a728:	f000 80a0 	beq.w	801a86c <_dtoa_r+0x48c>
 801a72c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801a730:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a738:	f140 8098 	bpl.w	801a86c <_dtoa_r+0x48c>
 801a73c:	f1b9 0f00 	cmp.w	r9, #0
 801a740:	f000 8094 	beq.w	801a86c <_dtoa_r+0x48c>
 801a744:	f1ba 0f00 	cmp.w	sl, #0
 801a748:	dd2f      	ble.n	801a7aa <_dtoa_r+0x3ca>
 801a74a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801a74e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a752:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a756:	f10b 32ff 	add.w	r2, fp, #4294967295
 801a75a:	3101      	adds	r1, #1
 801a75c:	4654      	mov	r4, sl
 801a75e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a762:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801a766:	ee07 1a90 	vmov	s15, r1
 801a76a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a76e:	eea7 5b06 	vfma.f64	d5, d7, d6
 801a772:	ee15 7a90 	vmov	r7, s11
 801a776:	ec51 0b15 	vmov	r0, r1, d5
 801a77a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801a77e:	2c00      	cmp	r4, #0
 801a780:	d177      	bne.n	801a872 <_dtoa_r+0x492>
 801a782:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801a786:	ee36 6b47 	vsub.f64	d6, d6, d7
 801a78a:	ec41 0b17 	vmov	d7, r0, r1
 801a78e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a796:	f300 826a 	bgt.w	801ac6e <_dtoa_r+0x88e>
 801a79a:	eeb1 7b47 	vneg.f64	d7, d7
 801a79e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a7a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7a6:	f100 8260 	bmi.w	801ac6a <_dtoa_r+0x88a>
 801a7aa:	ed8d 8b02 	vstr	d8, [sp, #8]
 801a7ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a7b0:	2a00      	cmp	r2, #0
 801a7b2:	f2c0 811d 	blt.w	801a9f0 <_dtoa_r+0x610>
 801a7b6:	f1bb 0f0e 	cmp.w	fp, #14
 801a7ba:	f300 8119 	bgt.w	801a9f0 <_dtoa_r+0x610>
 801a7be:	4b8a      	ldr	r3, [pc, #552]	; (801a9e8 <_dtoa_r+0x608>)
 801a7c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801a7c4:	ed93 6b00 	vldr	d6, [r3]
 801a7c8:	9b08      	ldr	r3, [sp, #32]
 801a7ca:	2b00      	cmp	r3, #0
 801a7cc:	f280 80b7 	bge.w	801a93e <_dtoa_r+0x55e>
 801a7d0:	f1b9 0f00 	cmp.w	r9, #0
 801a7d4:	f300 80b3 	bgt.w	801a93e <_dtoa_r+0x55e>
 801a7d8:	f040 8246 	bne.w	801ac68 <_dtoa_r+0x888>
 801a7dc:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801a7e0:	ee26 6b07 	vmul.f64	d6, d6, d7
 801a7e4:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a7e8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7f0:	464c      	mov	r4, r9
 801a7f2:	464f      	mov	r7, r9
 801a7f4:	f280 821c 	bge.w	801ac30 <_dtoa_r+0x850>
 801a7f8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a7fc:	2331      	movs	r3, #49	; 0x31
 801a7fe:	f808 3b01 	strb.w	r3, [r8], #1
 801a802:	f10b 0b01 	add.w	fp, fp, #1
 801a806:	e218      	b.n	801ac3a <_dtoa_r+0x85a>
 801a808:	2102      	movs	r1, #2
 801a80a:	e780      	b.n	801a70e <_dtoa_r+0x32e>
 801a80c:	07d4      	lsls	r4, r2, #31
 801a80e:	d504      	bpl.n	801a81a <_dtoa_r+0x43a>
 801a810:	ed90 6b00 	vldr	d6, [r0]
 801a814:	3101      	adds	r1, #1
 801a816:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a81a:	1052      	asrs	r2, r2, #1
 801a81c:	3008      	adds	r0, #8
 801a81e:	e777      	b.n	801a710 <_dtoa_r+0x330>
 801a820:	d022      	beq.n	801a868 <_dtoa_r+0x488>
 801a822:	f1cb 0200 	rsb	r2, fp, #0
 801a826:	4970      	ldr	r1, [pc, #448]	; (801a9e8 <_dtoa_r+0x608>)
 801a828:	f002 000f 	and.w	r0, r2, #15
 801a82c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801a830:	ed91 7b00 	vldr	d7, [r1]
 801a834:	ee28 7b07 	vmul.f64	d7, d8, d7
 801a838:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a83c:	486b      	ldr	r0, [pc, #428]	; (801a9ec <_dtoa_r+0x60c>)
 801a83e:	1112      	asrs	r2, r2, #4
 801a840:	2400      	movs	r4, #0
 801a842:	2102      	movs	r1, #2
 801a844:	b92a      	cbnz	r2, 801a852 <_dtoa_r+0x472>
 801a846:	2c00      	cmp	r4, #0
 801a848:	f43f af6a 	beq.w	801a720 <_dtoa_r+0x340>
 801a84c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a850:	e766      	b.n	801a720 <_dtoa_r+0x340>
 801a852:	07d7      	lsls	r7, r2, #31
 801a854:	d505      	bpl.n	801a862 <_dtoa_r+0x482>
 801a856:	ed90 6b00 	vldr	d6, [r0]
 801a85a:	3101      	adds	r1, #1
 801a85c:	2401      	movs	r4, #1
 801a85e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a862:	1052      	asrs	r2, r2, #1
 801a864:	3008      	adds	r0, #8
 801a866:	e7ed      	b.n	801a844 <_dtoa_r+0x464>
 801a868:	2102      	movs	r1, #2
 801a86a:	e759      	b.n	801a720 <_dtoa_r+0x340>
 801a86c:	465a      	mov	r2, fp
 801a86e:	464c      	mov	r4, r9
 801a870:	e775      	b.n	801a75e <_dtoa_r+0x37e>
 801a872:	ec41 0b17 	vmov	d7, r0, r1
 801a876:	495c      	ldr	r1, [pc, #368]	; (801a9e8 <_dtoa_r+0x608>)
 801a878:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801a87c:	ed11 4b02 	vldr	d4, [r1, #-8]
 801a880:	9901      	ldr	r1, [sp, #4]
 801a882:	440c      	add	r4, r1
 801a884:	9907      	ldr	r1, [sp, #28]
 801a886:	b351      	cbz	r1, 801a8de <_dtoa_r+0x4fe>
 801a888:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801a88c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801a890:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a894:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801a898:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801a89c:	ee35 7b47 	vsub.f64	d7, d5, d7
 801a8a0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a8a4:	ee14 1a90 	vmov	r1, s9
 801a8a8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a8ac:	3130      	adds	r1, #48	; 0x30
 801a8ae:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a8b2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a8b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a8ba:	f808 1b01 	strb.w	r1, [r8], #1
 801a8be:	d439      	bmi.n	801a934 <_dtoa_r+0x554>
 801a8c0:	ee32 5b46 	vsub.f64	d5, d2, d6
 801a8c4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801a8c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a8cc:	d472      	bmi.n	801a9b4 <_dtoa_r+0x5d4>
 801a8ce:	45a0      	cmp	r8, r4
 801a8d0:	f43f af6b 	beq.w	801a7aa <_dtoa_r+0x3ca>
 801a8d4:	ee27 7b03 	vmul.f64	d7, d7, d3
 801a8d8:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a8dc:	e7e0      	b.n	801a8a0 <_dtoa_r+0x4c0>
 801a8de:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a8e2:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a8e6:	4620      	mov	r0, r4
 801a8e8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801a8ec:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a8f0:	ee14 1a90 	vmov	r1, s9
 801a8f4:	3130      	adds	r1, #48	; 0x30
 801a8f6:	f808 1b01 	strb.w	r1, [r8], #1
 801a8fa:	45a0      	cmp	r8, r4
 801a8fc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a900:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a904:	d118      	bne.n	801a938 <_dtoa_r+0x558>
 801a906:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801a90a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801a90e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801a912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a916:	dc4d      	bgt.n	801a9b4 <_dtoa_r+0x5d4>
 801a918:	ee35 5b47 	vsub.f64	d5, d5, d7
 801a91c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801a920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a924:	f57f af41 	bpl.w	801a7aa <_dtoa_r+0x3ca>
 801a928:	4680      	mov	r8, r0
 801a92a:	3801      	subs	r0, #1
 801a92c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801a930:	2b30      	cmp	r3, #48	; 0x30
 801a932:	d0f9      	beq.n	801a928 <_dtoa_r+0x548>
 801a934:	4693      	mov	fp, r2
 801a936:	e02a      	b.n	801a98e <_dtoa_r+0x5ae>
 801a938:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a93c:	e7d6      	b.n	801a8ec <_dtoa_r+0x50c>
 801a93e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a942:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801a946:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a94a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801a94e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801a952:	ee15 3a10 	vmov	r3, s10
 801a956:	3330      	adds	r3, #48	; 0x30
 801a958:	f808 3b01 	strb.w	r3, [r8], #1
 801a95c:	9b01      	ldr	r3, [sp, #4]
 801a95e:	eba8 0303 	sub.w	r3, r8, r3
 801a962:	4599      	cmp	r9, r3
 801a964:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801a968:	eea3 7b46 	vfms.f64	d7, d3, d6
 801a96c:	d133      	bne.n	801a9d6 <_dtoa_r+0x5f6>
 801a96e:	ee37 7b07 	vadd.f64	d7, d7, d7
 801a972:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a97a:	dc1a      	bgt.n	801a9b2 <_dtoa_r+0x5d2>
 801a97c:	eeb4 7b46 	vcmp.f64	d7, d6
 801a980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a984:	d103      	bne.n	801a98e <_dtoa_r+0x5ae>
 801a986:	ee15 3a10 	vmov	r3, s10
 801a98a:	07d9      	lsls	r1, r3, #31
 801a98c:	d411      	bmi.n	801a9b2 <_dtoa_r+0x5d2>
 801a98e:	4629      	mov	r1, r5
 801a990:	4630      	mov	r0, r6
 801a992:	f000 fbd1 	bl	801b138 <_Bfree>
 801a996:	2300      	movs	r3, #0
 801a998:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a99a:	f888 3000 	strb.w	r3, [r8]
 801a99e:	f10b 0301 	add.w	r3, fp, #1
 801a9a2:	6013      	str	r3, [r2, #0]
 801a9a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a9a6:	2b00      	cmp	r3, #0
 801a9a8:	f43f ad69 	beq.w	801a47e <_dtoa_r+0x9e>
 801a9ac:	f8c3 8000 	str.w	r8, [r3]
 801a9b0:	e565      	b.n	801a47e <_dtoa_r+0x9e>
 801a9b2:	465a      	mov	r2, fp
 801a9b4:	4643      	mov	r3, r8
 801a9b6:	4698      	mov	r8, r3
 801a9b8:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801a9bc:	2939      	cmp	r1, #57	; 0x39
 801a9be:	d106      	bne.n	801a9ce <_dtoa_r+0x5ee>
 801a9c0:	9901      	ldr	r1, [sp, #4]
 801a9c2:	4299      	cmp	r1, r3
 801a9c4:	d1f7      	bne.n	801a9b6 <_dtoa_r+0x5d6>
 801a9c6:	9801      	ldr	r0, [sp, #4]
 801a9c8:	2130      	movs	r1, #48	; 0x30
 801a9ca:	3201      	adds	r2, #1
 801a9cc:	7001      	strb	r1, [r0, #0]
 801a9ce:	7819      	ldrb	r1, [r3, #0]
 801a9d0:	3101      	adds	r1, #1
 801a9d2:	7019      	strb	r1, [r3, #0]
 801a9d4:	e7ae      	b.n	801a934 <_dtoa_r+0x554>
 801a9d6:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a9da:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a9e2:	d1b2      	bne.n	801a94a <_dtoa_r+0x56a>
 801a9e4:	e7d3      	b.n	801a98e <_dtoa_r+0x5ae>
 801a9e6:	bf00      	nop
 801a9e8:	0801f838 	.word	0x0801f838
 801a9ec:	0801f810 	.word	0x0801f810
 801a9f0:	9907      	ldr	r1, [sp, #28]
 801a9f2:	2900      	cmp	r1, #0
 801a9f4:	f000 80d0 	beq.w	801ab98 <_dtoa_r+0x7b8>
 801a9f8:	9906      	ldr	r1, [sp, #24]
 801a9fa:	2901      	cmp	r1, #1
 801a9fc:	f300 80b4 	bgt.w	801ab68 <_dtoa_r+0x788>
 801aa00:	9909      	ldr	r1, [sp, #36]	; 0x24
 801aa02:	2900      	cmp	r1, #0
 801aa04:	f000 80ac 	beq.w	801ab60 <_dtoa_r+0x780>
 801aa08:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801aa0c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801aa10:	461c      	mov	r4, r3
 801aa12:	9309      	str	r3, [sp, #36]	; 0x24
 801aa14:	9b04      	ldr	r3, [sp, #16]
 801aa16:	4413      	add	r3, r2
 801aa18:	9304      	str	r3, [sp, #16]
 801aa1a:	9b05      	ldr	r3, [sp, #20]
 801aa1c:	2101      	movs	r1, #1
 801aa1e:	4413      	add	r3, r2
 801aa20:	4630      	mov	r0, r6
 801aa22:	9305      	str	r3, [sp, #20]
 801aa24:	f000 fc3e 	bl	801b2a4 <__i2b>
 801aa28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801aa2a:	4607      	mov	r7, r0
 801aa2c:	f1b8 0f00 	cmp.w	r8, #0
 801aa30:	d00d      	beq.n	801aa4e <_dtoa_r+0x66e>
 801aa32:	9a05      	ldr	r2, [sp, #20]
 801aa34:	2a00      	cmp	r2, #0
 801aa36:	dd0a      	ble.n	801aa4e <_dtoa_r+0x66e>
 801aa38:	4542      	cmp	r2, r8
 801aa3a:	9904      	ldr	r1, [sp, #16]
 801aa3c:	bfa8      	it	ge
 801aa3e:	4642      	movge	r2, r8
 801aa40:	1a89      	subs	r1, r1, r2
 801aa42:	9104      	str	r1, [sp, #16]
 801aa44:	9905      	ldr	r1, [sp, #20]
 801aa46:	eba8 0802 	sub.w	r8, r8, r2
 801aa4a:	1a8a      	subs	r2, r1, r2
 801aa4c:	9205      	str	r2, [sp, #20]
 801aa4e:	b303      	cbz	r3, 801aa92 <_dtoa_r+0x6b2>
 801aa50:	9a07      	ldr	r2, [sp, #28]
 801aa52:	2a00      	cmp	r2, #0
 801aa54:	f000 80a5 	beq.w	801aba2 <_dtoa_r+0x7c2>
 801aa58:	2c00      	cmp	r4, #0
 801aa5a:	dd13      	ble.n	801aa84 <_dtoa_r+0x6a4>
 801aa5c:	4639      	mov	r1, r7
 801aa5e:	4622      	mov	r2, r4
 801aa60:	4630      	mov	r0, r6
 801aa62:	930d      	str	r3, [sp, #52]	; 0x34
 801aa64:	f000 fcde 	bl	801b424 <__pow5mult>
 801aa68:	462a      	mov	r2, r5
 801aa6a:	4601      	mov	r1, r0
 801aa6c:	4607      	mov	r7, r0
 801aa6e:	4630      	mov	r0, r6
 801aa70:	f000 fc2e 	bl	801b2d0 <__multiply>
 801aa74:	4629      	mov	r1, r5
 801aa76:	9009      	str	r0, [sp, #36]	; 0x24
 801aa78:	4630      	mov	r0, r6
 801aa7a:	f000 fb5d 	bl	801b138 <_Bfree>
 801aa7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801aa80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801aa82:	4615      	mov	r5, r2
 801aa84:	1b1a      	subs	r2, r3, r4
 801aa86:	d004      	beq.n	801aa92 <_dtoa_r+0x6b2>
 801aa88:	4629      	mov	r1, r5
 801aa8a:	4630      	mov	r0, r6
 801aa8c:	f000 fcca 	bl	801b424 <__pow5mult>
 801aa90:	4605      	mov	r5, r0
 801aa92:	2101      	movs	r1, #1
 801aa94:	4630      	mov	r0, r6
 801aa96:	f000 fc05 	bl	801b2a4 <__i2b>
 801aa9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801aa9c:	2b00      	cmp	r3, #0
 801aa9e:	4604      	mov	r4, r0
 801aaa0:	f340 8081 	ble.w	801aba6 <_dtoa_r+0x7c6>
 801aaa4:	461a      	mov	r2, r3
 801aaa6:	4601      	mov	r1, r0
 801aaa8:	4630      	mov	r0, r6
 801aaaa:	f000 fcbb 	bl	801b424 <__pow5mult>
 801aaae:	9b06      	ldr	r3, [sp, #24]
 801aab0:	2b01      	cmp	r3, #1
 801aab2:	4604      	mov	r4, r0
 801aab4:	dd7a      	ble.n	801abac <_dtoa_r+0x7cc>
 801aab6:	2300      	movs	r3, #0
 801aab8:	9309      	str	r3, [sp, #36]	; 0x24
 801aaba:	6922      	ldr	r2, [r4, #16]
 801aabc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801aac0:	6910      	ldr	r0, [r2, #16]
 801aac2:	f000 fba1 	bl	801b208 <__hi0bits>
 801aac6:	f1c0 0020 	rsb	r0, r0, #32
 801aaca:	9b05      	ldr	r3, [sp, #20]
 801aacc:	4418      	add	r0, r3
 801aace:	f010 001f 	ands.w	r0, r0, #31
 801aad2:	f000 8093 	beq.w	801abfc <_dtoa_r+0x81c>
 801aad6:	f1c0 0220 	rsb	r2, r0, #32
 801aada:	2a04      	cmp	r2, #4
 801aadc:	f340 8085 	ble.w	801abea <_dtoa_r+0x80a>
 801aae0:	9b04      	ldr	r3, [sp, #16]
 801aae2:	f1c0 001c 	rsb	r0, r0, #28
 801aae6:	4403      	add	r3, r0
 801aae8:	9304      	str	r3, [sp, #16]
 801aaea:	9b05      	ldr	r3, [sp, #20]
 801aaec:	4480      	add	r8, r0
 801aaee:	4403      	add	r3, r0
 801aaf0:	9305      	str	r3, [sp, #20]
 801aaf2:	9b04      	ldr	r3, [sp, #16]
 801aaf4:	2b00      	cmp	r3, #0
 801aaf6:	dd05      	ble.n	801ab04 <_dtoa_r+0x724>
 801aaf8:	4629      	mov	r1, r5
 801aafa:	461a      	mov	r2, r3
 801aafc:	4630      	mov	r0, r6
 801aafe:	f000 fceb 	bl	801b4d8 <__lshift>
 801ab02:	4605      	mov	r5, r0
 801ab04:	9b05      	ldr	r3, [sp, #20]
 801ab06:	2b00      	cmp	r3, #0
 801ab08:	dd05      	ble.n	801ab16 <_dtoa_r+0x736>
 801ab0a:	4621      	mov	r1, r4
 801ab0c:	461a      	mov	r2, r3
 801ab0e:	4630      	mov	r0, r6
 801ab10:	f000 fce2 	bl	801b4d8 <__lshift>
 801ab14:	4604      	mov	r4, r0
 801ab16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ab18:	2b00      	cmp	r3, #0
 801ab1a:	d071      	beq.n	801ac00 <_dtoa_r+0x820>
 801ab1c:	4621      	mov	r1, r4
 801ab1e:	4628      	mov	r0, r5
 801ab20:	f000 fd46 	bl	801b5b0 <__mcmp>
 801ab24:	2800      	cmp	r0, #0
 801ab26:	da6b      	bge.n	801ac00 <_dtoa_r+0x820>
 801ab28:	2300      	movs	r3, #0
 801ab2a:	4629      	mov	r1, r5
 801ab2c:	220a      	movs	r2, #10
 801ab2e:	4630      	mov	r0, r6
 801ab30:	f000 fb24 	bl	801b17c <__multadd>
 801ab34:	9b07      	ldr	r3, [sp, #28]
 801ab36:	f10b 3bff 	add.w	fp, fp, #4294967295
 801ab3a:	4605      	mov	r5, r0
 801ab3c:	2b00      	cmp	r3, #0
 801ab3e:	f000 8197 	beq.w	801ae70 <_dtoa_r+0xa90>
 801ab42:	4639      	mov	r1, r7
 801ab44:	2300      	movs	r3, #0
 801ab46:	220a      	movs	r2, #10
 801ab48:	4630      	mov	r0, r6
 801ab4a:	f000 fb17 	bl	801b17c <__multadd>
 801ab4e:	f1ba 0f00 	cmp.w	sl, #0
 801ab52:	4607      	mov	r7, r0
 801ab54:	f300 8093 	bgt.w	801ac7e <_dtoa_r+0x89e>
 801ab58:	9b06      	ldr	r3, [sp, #24]
 801ab5a:	2b02      	cmp	r3, #2
 801ab5c:	dc57      	bgt.n	801ac0e <_dtoa_r+0x82e>
 801ab5e:	e08e      	b.n	801ac7e <_dtoa_r+0x89e>
 801ab60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801ab62:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801ab66:	e751      	b.n	801aa0c <_dtoa_r+0x62c>
 801ab68:	f109 34ff 	add.w	r4, r9, #4294967295
 801ab6c:	42a3      	cmp	r3, r4
 801ab6e:	bfbf      	itttt	lt
 801ab70:	1ae2      	sublt	r2, r4, r3
 801ab72:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801ab74:	189b      	addlt	r3, r3, r2
 801ab76:	930a      	strlt	r3, [sp, #40]	; 0x28
 801ab78:	bfae      	itee	ge
 801ab7a:	1b1c      	subge	r4, r3, r4
 801ab7c:	4623      	movlt	r3, r4
 801ab7e:	2400      	movlt	r4, #0
 801ab80:	f1b9 0f00 	cmp.w	r9, #0
 801ab84:	bfb5      	itete	lt
 801ab86:	9a04      	ldrlt	r2, [sp, #16]
 801ab88:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801ab8c:	eba2 0809 	sublt.w	r8, r2, r9
 801ab90:	464a      	movge	r2, r9
 801ab92:	bfb8      	it	lt
 801ab94:	2200      	movlt	r2, #0
 801ab96:	e73c      	b.n	801aa12 <_dtoa_r+0x632>
 801ab98:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801ab9c:	9f07      	ldr	r7, [sp, #28]
 801ab9e:	461c      	mov	r4, r3
 801aba0:	e744      	b.n	801aa2c <_dtoa_r+0x64c>
 801aba2:	461a      	mov	r2, r3
 801aba4:	e770      	b.n	801aa88 <_dtoa_r+0x6a8>
 801aba6:	9b06      	ldr	r3, [sp, #24]
 801aba8:	2b01      	cmp	r3, #1
 801abaa:	dc18      	bgt.n	801abde <_dtoa_r+0x7fe>
 801abac:	9b02      	ldr	r3, [sp, #8]
 801abae:	b9b3      	cbnz	r3, 801abde <_dtoa_r+0x7fe>
 801abb0:	9b03      	ldr	r3, [sp, #12]
 801abb2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801abb6:	b9a2      	cbnz	r2, 801abe2 <_dtoa_r+0x802>
 801abb8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801abbc:	0d12      	lsrs	r2, r2, #20
 801abbe:	0512      	lsls	r2, r2, #20
 801abc0:	b18a      	cbz	r2, 801abe6 <_dtoa_r+0x806>
 801abc2:	9b04      	ldr	r3, [sp, #16]
 801abc4:	3301      	adds	r3, #1
 801abc6:	9304      	str	r3, [sp, #16]
 801abc8:	9b05      	ldr	r3, [sp, #20]
 801abca:	3301      	adds	r3, #1
 801abcc:	9305      	str	r3, [sp, #20]
 801abce:	2301      	movs	r3, #1
 801abd0:	9309      	str	r3, [sp, #36]	; 0x24
 801abd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801abd4:	2b00      	cmp	r3, #0
 801abd6:	f47f af70 	bne.w	801aaba <_dtoa_r+0x6da>
 801abda:	2001      	movs	r0, #1
 801abdc:	e775      	b.n	801aaca <_dtoa_r+0x6ea>
 801abde:	2300      	movs	r3, #0
 801abe0:	e7f6      	b.n	801abd0 <_dtoa_r+0x7f0>
 801abe2:	9b02      	ldr	r3, [sp, #8]
 801abe4:	e7f4      	b.n	801abd0 <_dtoa_r+0x7f0>
 801abe6:	9209      	str	r2, [sp, #36]	; 0x24
 801abe8:	e7f3      	b.n	801abd2 <_dtoa_r+0x7f2>
 801abea:	d082      	beq.n	801aaf2 <_dtoa_r+0x712>
 801abec:	9b04      	ldr	r3, [sp, #16]
 801abee:	321c      	adds	r2, #28
 801abf0:	4413      	add	r3, r2
 801abf2:	9304      	str	r3, [sp, #16]
 801abf4:	9b05      	ldr	r3, [sp, #20]
 801abf6:	4490      	add	r8, r2
 801abf8:	4413      	add	r3, r2
 801abfa:	e779      	b.n	801aaf0 <_dtoa_r+0x710>
 801abfc:	4602      	mov	r2, r0
 801abfe:	e7f5      	b.n	801abec <_dtoa_r+0x80c>
 801ac00:	f1b9 0f00 	cmp.w	r9, #0
 801ac04:	dc36      	bgt.n	801ac74 <_dtoa_r+0x894>
 801ac06:	9b06      	ldr	r3, [sp, #24]
 801ac08:	2b02      	cmp	r3, #2
 801ac0a:	dd33      	ble.n	801ac74 <_dtoa_r+0x894>
 801ac0c:	46ca      	mov	sl, r9
 801ac0e:	f1ba 0f00 	cmp.w	sl, #0
 801ac12:	d10d      	bne.n	801ac30 <_dtoa_r+0x850>
 801ac14:	4621      	mov	r1, r4
 801ac16:	4653      	mov	r3, sl
 801ac18:	2205      	movs	r2, #5
 801ac1a:	4630      	mov	r0, r6
 801ac1c:	f000 faae 	bl	801b17c <__multadd>
 801ac20:	4601      	mov	r1, r0
 801ac22:	4604      	mov	r4, r0
 801ac24:	4628      	mov	r0, r5
 801ac26:	f000 fcc3 	bl	801b5b0 <__mcmp>
 801ac2a:	2800      	cmp	r0, #0
 801ac2c:	f73f ade4 	bgt.w	801a7f8 <_dtoa_r+0x418>
 801ac30:	9b08      	ldr	r3, [sp, #32]
 801ac32:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801ac36:	ea6f 0b03 	mvn.w	fp, r3
 801ac3a:	f04f 0900 	mov.w	r9, #0
 801ac3e:	4621      	mov	r1, r4
 801ac40:	4630      	mov	r0, r6
 801ac42:	f000 fa79 	bl	801b138 <_Bfree>
 801ac46:	2f00      	cmp	r7, #0
 801ac48:	f43f aea1 	beq.w	801a98e <_dtoa_r+0x5ae>
 801ac4c:	f1b9 0f00 	cmp.w	r9, #0
 801ac50:	d005      	beq.n	801ac5e <_dtoa_r+0x87e>
 801ac52:	45b9      	cmp	r9, r7
 801ac54:	d003      	beq.n	801ac5e <_dtoa_r+0x87e>
 801ac56:	4649      	mov	r1, r9
 801ac58:	4630      	mov	r0, r6
 801ac5a:	f000 fa6d 	bl	801b138 <_Bfree>
 801ac5e:	4639      	mov	r1, r7
 801ac60:	4630      	mov	r0, r6
 801ac62:	f000 fa69 	bl	801b138 <_Bfree>
 801ac66:	e692      	b.n	801a98e <_dtoa_r+0x5ae>
 801ac68:	2400      	movs	r4, #0
 801ac6a:	4627      	mov	r7, r4
 801ac6c:	e7e0      	b.n	801ac30 <_dtoa_r+0x850>
 801ac6e:	4693      	mov	fp, r2
 801ac70:	4627      	mov	r7, r4
 801ac72:	e5c1      	b.n	801a7f8 <_dtoa_r+0x418>
 801ac74:	9b07      	ldr	r3, [sp, #28]
 801ac76:	46ca      	mov	sl, r9
 801ac78:	2b00      	cmp	r3, #0
 801ac7a:	f000 8100 	beq.w	801ae7e <_dtoa_r+0xa9e>
 801ac7e:	f1b8 0f00 	cmp.w	r8, #0
 801ac82:	dd05      	ble.n	801ac90 <_dtoa_r+0x8b0>
 801ac84:	4639      	mov	r1, r7
 801ac86:	4642      	mov	r2, r8
 801ac88:	4630      	mov	r0, r6
 801ac8a:	f000 fc25 	bl	801b4d8 <__lshift>
 801ac8e:	4607      	mov	r7, r0
 801ac90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ac92:	2b00      	cmp	r3, #0
 801ac94:	d05d      	beq.n	801ad52 <_dtoa_r+0x972>
 801ac96:	6879      	ldr	r1, [r7, #4]
 801ac98:	4630      	mov	r0, r6
 801ac9a:	f000 fa0d 	bl	801b0b8 <_Balloc>
 801ac9e:	4680      	mov	r8, r0
 801aca0:	b928      	cbnz	r0, 801acae <_dtoa_r+0x8ce>
 801aca2:	4b82      	ldr	r3, [pc, #520]	; (801aeac <_dtoa_r+0xacc>)
 801aca4:	4602      	mov	r2, r0
 801aca6:	f240 21ef 	movw	r1, #751	; 0x2ef
 801acaa:	f7ff bbb1 	b.w	801a410 <_dtoa_r+0x30>
 801acae:	693a      	ldr	r2, [r7, #16]
 801acb0:	3202      	adds	r2, #2
 801acb2:	0092      	lsls	r2, r2, #2
 801acb4:	f107 010c 	add.w	r1, r7, #12
 801acb8:	300c      	adds	r0, #12
 801acba:	f7ff fadc 	bl	801a276 <memcpy>
 801acbe:	2201      	movs	r2, #1
 801acc0:	4641      	mov	r1, r8
 801acc2:	4630      	mov	r0, r6
 801acc4:	f000 fc08 	bl	801b4d8 <__lshift>
 801acc8:	9b01      	ldr	r3, [sp, #4]
 801acca:	3301      	adds	r3, #1
 801accc:	9304      	str	r3, [sp, #16]
 801acce:	9b01      	ldr	r3, [sp, #4]
 801acd0:	4453      	add	r3, sl
 801acd2:	9308      	str	r3, [sp, #32]
 801acd4:	9b02      	ldr	r3, [sp, #8]
 801acd6:	f003 0301 	and.w	r3, r3, #1
 801acda:	46b9      	mov	r9, r7
 801acdc:	9307      	str	r3, [sp, #28]
 801acde:	4607      	mov	r7, r0
 801ace0:	9b04      	ldr	r3, [sp, #16]
 801ace2:	4621      	mov	r1, r4
 801ace4:	3b01      	subs	r3, #1
 801ace6:	4628      	mov	r0, r5
 801ace8:	9302      	str	r3, [sp, #8]
 801acea:	f7ff faf1 	bl	801a2d0 <quorem>
 801acee:	4603      	mov	r3, r0
 801acf0:	3330      	adds	r3, #48	; 0x30
 801acf2:	9005      	str	r0, [sp, #20]
 801acf4:	4649      	mov	r1, r9
 801acf6:	4628      	mov	r0, r5
 801acf8:	9309      	str	r3, [sp, #36]	; 0x24
 801acfa:	f000 fc59 	bl	801b5b0 <__mcmp>
 801acfe:	463a      	mov	r2, r7
 801ad00:	4682      	mov	sl, r0
 801ad02:	4621      	mov	r1, r4
 801ad04:	4630      	mov	r0, r6
 801ad06:	f000 fc6f 	bl	801b5e8 <__mdiff>
 801ad0a:	68c2      	ldr	r2, [r0, #12]
 801ad0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ad0e:	4680      	mov	r8, r0
 801ad10:	bb0a      	cbnz	r2, 801ad56 <_dtoa_r+0x976>
 801ad12:	4601      	mov	r1, r0
 801ad14:	4628      	mov	r0, r5
 801ad16:	f000 fc4b 	bl	801b5b0 <__mcmp>
 801ad1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ad1c:	4602      	mov	r2, r0
 801ad1e:	4641      	mov	r1, r8
 801ad20:	4630      	mov	r0, r6
 801ad22:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801ad26:	f000 fa07 	bl	801b138 <_Bfree>
 801ad2a:	9b06      	ldr	r3, [sp, #24]
 801ad2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801ad2e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801ad32:	ea43 0102 	orr.w	r1, r3, r2
 801ad36:	9b07      	ldr	r3, [sp, #28]
 801ad38:	4319      	orrs	r1, r3
 801ad3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ad3c:	d10d      	bne.n	801ad5a <_dtoa_r+0x97a>
 801ad3e:	2b39      	cmp	r3, #57	; 0x39
 801ad40:	d029      	beq.n	801ad96 <_dtoa_r+0x9b6>
 801ad42:	f1ba 0f00 	cmp.w	sl, #0
 801ad46:	dd01      	ble.n	801ad4c <_dtoa_r+0x96c>
 801ad48:	9b05      	ldr	r3, [sp, #20]
 801ad4a:	3331      	adds	r3, #49	; 0x31
 801ad4c:	9a02      	ldr	r2, [sp, #8]
 801ad4e:	7013      	strb	r3, [r2, #0]
 801ad50:	e775      	b.n	801ac3e <_dtoa_r+0x85e>
 801ad52:	4638      	mov	r0, r7
 801ad54:	e7b8      	b.n	801acc8 <_dtoa_r+0x8e8>
 801ad56:	2201      	movs	r2, #1
 801ad58:	e7e1      	b.n	801ad1e <_dtoa_r+0x93e>
 801ad5a:	f1ba 0f00 	cmp.w	sl, #0
 801ad5e:	db06      	blt.n	801ad6e <_dtoa_r+0x98e>
 801ad60:	9906      	ldr	r1, [sp, #24]
 801ad62:	ea41 0a0a 	orr.w	sl, r1, sl
 801ad66:	9907      	ldr	r1, [sp, #28]
 801ad68:	ea5a 0a01 	orrs.w	sl, sl, r1
 801ad6c:	d120      	bne.n	801adb0 <_dtoa_r+0x9d0>
 801ad6e:	2a00      	cmp	r2, #0
 801ad70:	ddec      	ble.n	801ad4c <_dtoa_r+0x96c>
 801ad72:	4629      	mov	r1, r5
 801ad74:	2201      	movs	r2, #1
 801ad76:	4630      	mov	r0, r6
 801ad78:	9304      	str	r3, [sp, #16]
 801ad7a:	f000 fbad 	bl	801b4d8 <__lshift>
 801ad7e:	4621      	mov	r1, r4
 801ad80:	4605      	mov	r5, r0
 801ad82:	f000 fc15 	bl	801b5b0 <__mcmp>
 801ad86:	2800      	cmp	r0, #0
 801ad88:	9b04      	ldr	r3, [sp, #16]
 801ad8a:	dc02      	bgt.n	801ad92 <_dtoa_r+0x9b2>
 801ad8c:	d1de      	bne.n	801ad4c <_dtoa_r+0x96c>
 801ad8e:	07da      	lsls	r2, r3, #31
 801ad90:	d5dc      	bpl.n	801ad4c <_dtoa_r+0x96c>
 801ad92:	2b39      	cmp	r3, #57	; 0x39
 801ad94:	d1d8      	bne.n	801ad48 <_dtoa_r+0x968>
 801ad96:	9a02      	ldr	r2, [sp, #8]
 801ad98:	2339      	movs	r3, #57	; 0x39
 801ad9a:	7013      	strb	r3, [r2, #0]
 801ad9c:	4643      	mov	r3, r8
 801ad9e:	4698      	mov	r8, r3
 801ada0:	3b01      	subs	r3, #1
 801ada2:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801ada6:	2a39      	cmp	r2, #57	; 0x39
 801ada8:	d051      	beq.n	801ae4e <_dtoa_r+0xa6e>
 801adaa:	3201      	adds	r2, #1
 801adac:	701a      	strb	r2, [r3, #0]
 801adae:	e746      	b.n	801ac3e <_dtoa_r+0x85e>
 801adb0:	2a00      	cmp	r2, #0
 801adb2:	dd03      	ble.n	801adbc <_dtoa_r+0x9dc>
 801adb4:	2b39      	cmp	r3, #57	; 0x39
 801adb6:	d0ee      	beq.n	801ad96 <_dtoa_r+0x9b6>
 801adb8:	3301      	adds	r3, #1
 801adba:	e7c7      	b.n	801ad4c <_dtoa_r+0x96c>
 801adbc:	9a04      	ldr	r2, [sp, #16]
 801adbe:	9908      	ldr	r1, [sp, #32]
 801adc0:	f802 3c01 	strb.w	r3, [r2, #-1]
 801adc4:	428a      	cmp	r2, r1
 801adc6:	d02b      	beq.n	801ae20 <_dtoa_r+0xa40>
 801adc8:	4629      	mov	r1, r5
 801adca:	2300      	movs	r3, #0
 801adcc:	220a      	movs	r2, #10
 801adce:	4630      	mov	r0, r6
 801add0:	f000 f9d4 	bl	801b17c <__multadd>
 801add4:	45b9      	cmp	r9, r7
 801add6:	4605      	mov	r5, r0
 801add8:	f04f 0300 	mov.w	r3, #0
 801addc:	f04f 020a 	mov.w	r2, #10
 801ade0:	4649      	mov	r1, r9
 801ade2:	4630      	mov	r0, r6
 801ade4:	d107      	bne.n	801adf6 <_dtoa_r+0xa16>
 801ade6:	f000 f9c9 	bl	801b17c <__multadd>
 801adea:	4681      	mov	r9, r0
 801adec:	4607      	mov	r7, r0
 801adee:	9b04      	ldr	r3, [sp, #16]
 801adf0:	3301      	adds	r3, #1
 801adf2:	9304      	str	r3, [sp, #16]
 801adf4:	e774      	b.n	801ace0 <_dtoa_r+0x900>
 801adf6:	f000 f9c1 	bl	801b17c <__multadd>
 801adfa:	4639      	mov	r1, r7
 801adfc:	4681      	mov	r9, r0
 801adfe:	2300      	movs	r3, #0
 801ae00:	220a      	movs	r2, #10
 801ae02:	4630      	mov	r0, r6
 801ae04:	f000 f9ba 	bl	801b17c <__multadd>
 801ae08:	4607      	mov	r7, r0
 801ae0a:	e7f0      	b.n	801adee <_dtoa_r+0xa0e>
 801ae0c:	f1ba 0f00 	cmp.w	sl, #0
 801ae10:	9a01      	ldr	r2, [sp, #4]
 801ae12:	bfcc      	ite	gt
 801ae14:	46d0      	movgt	r8, sl
 801ae16:	f04f 0801 	movle.w	r8, #1
 801ae1a:	4490      	add	r8, r2
 801ae1c:	f04f 0900 	mov.w	r9, #0
 801ae20:	4629      	mov	r1, r5
 801ae22:	2201      	movs	r2, #1
 801ae24:	4630      	mov	r0, r6
 801ae26:	9302      	str	r3, [sp, #8]
 801ae28:	f000 fb56 	bl	801b4d8 <__lshift>
 801ae2c:	4621      	mov	r1, r4
 801ae2e:	4605      	mov	r5, r0
 801ae30:	f000 fbbe 	bl	801b5b0 <__mcmp>
 801ae34:	2800      	cmp	r0, #0
 801ae36:	dcb1      	bgt.n	801ad9c <_dtoa_r+0x9bc>
 801ae38:	d102      	bne.n	801ae40 <_dtoa_r+0xa60>
 801ae3a:	9b02      	ldr	r3, [sp, #8]
 801ae3c:	07db      	lsls	r3, r3, #31
 801ae3e:	d4ad      	bmi.n	801ad9c <_dtoa_r+0x9bc>
 801ae40:	4643      	mov	r3, r8
 801ae42:	4698      	mov	r8, r3
 801ae44:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ae48:	2a30      	cmp	r2, #48	; 0x30
 801ae4a:	d0fa      	beq.n	801ae42 <_dtoa_r+0xa62>
 801ae4c:	e6f7      	b.n	801ac3e <_dtoa_r+0x85e>
 801ae4e:	9a01      	ldr	r2, [sp, #4]
 801ae50:	429a      	cmp	r2, r3
 801ae52:	d1a4      	bne.n	801ad9e <_dtoa_r+0x9be>
 801ae54:	f10b 0b01 	add.w	fp, fp, #1
 801ae58:	2331      	movs	r3, #49	; 0x31
 801ae5a:	e778      	b.n	801ad4e <_dtoa_r+0x96e>
 801ae5c:	4b14      	ldr	r3, [pc, #80]	; (801aeb0 <_dtoa_r+0xad0>)
 801ae5e:	f7ff bb2a 	b.w	801a4b6 <_dtoa_r+0xd6>
 801ae62:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ae64:	2b00      	cmp	r3, #0
 801ae66:	f47f ab05 	bne.w	801a474 <_dtoa_r+0x94>
 801ae6a:	4b12      	ldr	r3, [pc, #72]	; (801aeb4 <_dtoa_r+0xad4>)
 801ae6c:	f7ff bb23 	b.w	801a4b6 <_dtoa_r+0xd6>
 801ae70:	f1ba 0f00 	cmp.w	sl, #0
 801ae74:	dc03      	bgt.n	801ae7e <_dtoa_r+0xa9e>
 801ae76:	9b06      	ldr	r3, [sp, #24]
 801ae78:	2b02      	cmp	r3, #2
 801ae7a:	f73f aec8 	bgt.w	801ac0e <_dtoa_r+0x82e>
 801ae7e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801ae82:	4621      	mov	r1, r4
 801ae84:	4628      	mov	r0, r5
 801ae86:	f7ff fa23 	bl	801a2d0 <quorem>
 801ae8a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801ae8e:	f808 3b01 	strb.w	r3, [r8], #1
 801ae92:	9a01      	ldr	r2, [sp, #4]
 801ae94:	eba8 0202 	sub.w	r2, r8, r2
 801ae98:	4592      	cmp	sl, r2
 801ae9a:	ddb7      	ble.n	801ae0c <_dtoa_r+0xa2c>
 801ae9c:	4629      	mov	r1, r5
 801ae9e:	2300      	movs	r3, #0
 801aea0:	220a      	movs	r2, #10
 801aea2:	4630      	mov	r0, r6
 801aea4:	f000 f96a 	bl	801b17c <__multadd>
 801aea8:	4605      	mov	r5, r0
 801aeaa:	e7ea      	b.n	801ae82 <_dtoa_r+0xaa2>
 801aeac:	0801f7a3 	.word	0x0801f7a3
 801aeb0:	0801f6de 	.word	0x0801f6de
 801aeb4:	0801f73e 	.word	0x0801f73e

0801aeb8 <_free_r>:
 801aeb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801aeba:	2900      	cmp	r1, #0
 801aebc:	d044      	beq.n	801af48 <_free_r+0x90>
 801aebe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801aec2:	9001      	str	r0, [sp, #4]
 801aec4:	2b00      	cmp	r3, #0
 801aec6:	f1a1 0404 	sub.w	r4, r1, #4
 801aeca:	bfb8      	it	lt
 801aecc:	18e4      	addlt	r4, r4, r3
 801aece:	f000 f8e7 	bl	801b0a0 <__malloc_lock>
 801aed2:	4a1e      	ldr	r2, [pc, #120]	; (801af4c <_free_r+0x94>)
 801aed4:	9801      	ldr	r0, [sp, #4]
 801aed6:	6813      	ldr	r3, [r2, #0]
 801aed8:	b933      	cbnz	r3, 801aee8 <_free_r+0x30>
 801aeda:	6063      	str	r3, [r4, #4]
 801aedc:	6014      	str	r4, [r2, #0]
 801aede:	b003      	add	sp, #12
 801aee0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801aee4:	f000 b8e2 	b.w	801b0ac <__malloc_unlock>
 801aee8:	42a3      	cmp	r3, r4
 801aeea:	d908      	bls.n	801aefe <_free_r+0x46>
 801aeec:	6825      	ldr	r5, [r4, #0]
 801aeee:	1961      	adds	r1, r4, r5
 801aef0:	428b      	cmp	r3, r1
 801aef2:	bf01      	itttt	eq
 801aef4:	6819      	ldreq	r1, [r3, #0]
 801aef6:	685b      	ldreq	r3, [r3, #4]
 801aef8:	1949      	addeq	r1, r1, r5
 801aefa:	6021      	streq	r1, [r4, #0]
 801aefc:	e7ed      	b.n	801aeda <_free_r+0x22>
 801aefe:	461a      	mov	r2, r3
 801af00:	685b      	ldr	r3, [r3, #4]
 801af02:	b10b      	cbz	r3, 801af08 <_free_r+0x50>
 801af04:	42a3      	cmp	r3, r4
 801af06:	d9fa      	bls.n	801aefe <_free_r+0x46>
 801af08:	6811      	ldr	r1, [r2, #0]
 801af0a:	1855      	adds	r5, r2, r1
 801af0c:	42a5      	cmp	r5, r4
 801af0e:	d10b      	bne.n	801af28 <_free_r+0x70>
 801af10:	6824      	ldr	r4, [r4, #0]
 801af12:	4421      	add	r1, r4
 801af14:	1854      	adds	r4, r2, r1
 801af16:	42a3      	cmp	r3, r4
 801af18:	6011      	str	r1, [r2, #0]
 801af1a:	d1e0      	bne.n	801aede <_free_r+0x26>
 801af1c:	681c      	ldr	r4, [r3, #0]
 801af1e:	685b      	ldr	r3, [r3, #4]
 801af20:	6053      	str	r3, [r2, #4]
 801af22:	440c      	add	r4, r1
 801af24:	6014      	str	r4, [r2, #0]
 801af26:	e7da      	b.n	801aede <_free_r+0x26>
 801af28:	d902      	bls.n	801af30 <_free_r+0x78>
 801af2a:	230c      	movs	r3, #12
 801af2c:	6003      	str	r3, [r0, #0]
 801af2e:	e7d6      	b.n	801aede <_free_r+0x26>
 801af30:	6825      	ldr	r5, [r4, #0]
 801af32:	1961      	adds	r1, r4, r5
 801af34:	428b      	cmp	r3, r1
 801af36:	bf04      	itt	eq
 801af38:	6819      	ldreq	r1, [r3, #0]
 801af3a:	685b      	ldreq	r3, [r3, #4]
 801af3c:	6063      	str	r3, [r4, #4]
 801af3e:	bf04      	itt	eq
 801af40:	1949      	addeq	r1, r1, r5
 801af42:	6021      	streq	r1, [r4, #0]
 801af44:	6054      	str	r4, [r2, #4]
 801af46:	e7ca      	b.n	801aede <_free_r+0x26>
 801af48:	b003      	add	sp, #12
 801af4a:	bd30      	pop	{r4, r5, pc}
 801af4c:	2000735c 	.word	0x2000735c

0801af50 <malloc>:
 801af50:	4b02      	ldr	r3, [pc, #8]	; (801af5c <malloc+0xc>)
 801af52:	4601      	mov	r1, r0
 801af54:	6818      	ldr	r0, [r3, #0]
 801af56:	f000 b823 	b.w	801afa0 <_malloc_r>
 801af5a:	bf00      	nop
 801af5c:	200000bc 	.word	0x200000bc

0801af60 <sbrk_aligned>:
 801af60:	b570      	push	{r4, r5, r6, lr}
 801af62:	4e0e      	ldr	r6, [pc, #56]	; (801af9c <sbrk_aligned+0x3c>)
 801af64:	460c      	mov	r4, r1
 801af66:	6831      	ldr	r1, [r6, #0]
 801af68:	4605      	mov	r5, r0
 801af6a:	b911      	cbnz	r1, 801af72 <sbrk_aligned+0x12>
 801af6c:	f000 fea8 	bl	801bcc0 <_sbrk_r>
 801af70:	6030      	str	r0, [r6, #0]
 801af72:	4621      	mov	r1, r4
 801af74:	4628      	mov	r0, r5
 801af76:	f000 fea3 	bl	801bcc0 <_sbrk_r>
 801af7a:	1c43      	adds	r3, r0, #1
 801af7c:	d00a      	beq.n	801af94 <sbrk_aligned+0x34>
 801af7e:	1cc4      	adds	r4, r0, #3
 801af80:	f024 0403 	bic.w	r4, r4, #3
 801af84:	42a0      	cmp	r0, r4
 801af86:	d007      	beq.n	801af98 <sbrk_aligned+0x38>
 801af88:	1a21      	subs	r1, r4, r0
 801af8a:	4628      	mov	r0, r5
 801af8c:	f000 fe98 	bl	801bcc0 <_sbrk_r>
 801af90:	3001      	adds	r0, #1
 801af92:	d101      	bne.n	801af98 <sbrk_aligned+0x38>
 801af94:	f04f 34ff 	mov.w	r4, #4294967295
 801af98:	4620      	mov	r0, r4
 801af9a:	bd70      	pop	{r4, r5, r6, pc}
 801af9c:	20007360 	.word	0x20007360

0801afa0 <_malloc_r>:
 801afa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801afa4:	1ccd      	adds	r5, r1, #3
 801afa6:	f025 0503 	bic.w	r5, r5, #3
 801afaa:	3508      	adds	r5, #8
 801afac:	2d0c      	cmp	r5, #12
 801afae:	bf38      	it	cc
 801afb0:	250c      	movcc	r5, #12
 801afb2:	2d00      	cmp	r5, #0
 801afb4:	4607      	mov	r7, r0
 801afb6:	db01      	blt.n	801afbc <_malloc_r+0x1c>
 801afb8:	42a9      	cmp	r1, r5
 801afba:	d905      	bls.n	801afc8 <_malloc_r+0x28>
 801afbc:	230c      	movs	r3, #12
 801afbe:	603b      	str	r3, [r7, #0]
 801afc0:	2600      	movs	r6, #0
 801afc2:	4630      	mov	r0, r6
 801afc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801afc8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801b09c <_malloc_r+0xfc>
 801afcc:	f000 f868 	bl	801b0a0 <__malloc_lock>
 801afd0:	f8d8 3000 	ldr.w	r3, [r8]
 801afd4:	461c      	mov	r4, r3
 801afd6:	bb5c      	cbnz	r4, 801b030 <_malloc_r+0x90>
 801afd8:	4629      	mov	r1, r5
 801afda:	4638      	mov	r0, r7
 801afdc:	f7ff ffc0 	bl	801af60 <sbrk_aligned>
 801afe0:	1c43      	adds	r3, r0, #1
 801afe2:	4604      	mov	r4, r0
 801afe4:	d155      	bne.n	801b092 <_malloc_r+0xf2>
 801afe6:	f8d8 4000 	ldr.w	r4, [r8]
 801afea:	4626      	mov	r6, r4
 801afec:	2e00      	cmp	r6, #0
 801afee:	d145      	bne.n	801b07c <_malloc_r+0xdc>
 801aff0:	2c00      	cmp	r4, #0
 801aff2:	d048      	beq.n	801b086 <_malloc_r+0xe6>
 801aff4:	6823      	ldr	r3, [r4, #0]
 801aff6:	4631      	mov	r1, r6
 801aff8:	4638      	mov	r0, r7
 801affa:	eb04 0903 	add.w	r9, r4, r3
 801affe:	f000 fe5f 	bl	801bcc0 <_sbrk_r>
 801b002:	4581      	cmp	r9, r0
 801b004:	d13f      	bne.n	801b086 <_malloc_r+0xe6>
 801b006:	6821      	ldr	r1, [r4, #0]
 801b008:	1a6d      	subs	r5, r5, r1
 801b00a:	4629      	mov	r1, r5
 801b00c:	4638      	mov	r0, r7
 801b00e:	f7ff ffa7 	bl	801af60 <sbrk_aligned>
 801b012:	3001      	adds	r0, #1
 801b014:	d037      	beq.n	801b086 <_malloc_r+0xe6>
 801b016:	6823      	ldr	r3, [r4, #0]
 801b018:	442b      	add	r3, r5
 801b01a:	6023      	str	r3, [r4, #0]
 801b01c:	f8d8 3000 	ldr.w	r3, [r8]
 801b020:	2b00      	cmp	r3, #0
 801b022:	d038      	beq.n	801b096 <_malloc_r+0xf6>
 801b024:	685a      	ldr	r2, [r3, #4]
 801b026:	42a2      	cmp	r2, r4
 801b028:	d12b      	bne.n	801b082 <_malloc_r+0xe2>
 801b02a:	2200      	movs	r2, #0
 801b02c:	605a      	str	r2, [r3, #4]
 801b02e:	e00f      	b.n	801b050 <_malloc_r+0xb0>
 801b030:	6822      	ldr	r2, [r4, #0]
 801b032:	1b52      	subs	r2, r2, r5
 801b034:	d41f      	bmi.n	801b076 <_malloc_r+0xd6>
 801b036:	2a0b      	cmp	r2, #11
 801b038:	d917      	bls.n	801b06a <_malloc_r+0xca>
 801b03a:	1961      	adds	r1, r4, r5
 801b03c:	42a3      	cmp	r3, r4
 801b03e:	6025      	str	r5, [r4, #0]
 801b040:	bf18      	it	ne
 801b042:	6059      	strne	r1, [r3, #4]
 801b044:	6863      	ldr	r3, [r4, #4]
 801b046:	bf08      	it	eq
 801b048:	f8c8 1000 	streq.w	r1, [r8]
 801b04c:	5162      	str	r2, [r4, r5]
 801b04e:	604b      	str	r3, [r1, #4]
 801b050:	4638      	mov	r0, r7
 801b052:	f104 060b 	add.w	r6, r4, #11
 801b056:	f000 f829 	bl	801b0ac <__malloc_unlock>
 801b05a:	f026 0607 	bic.w	r6, r6, #7
 801b05e:	1d23      	adds	r3, r4, #4
 801b060:	1af2      	subs	r2, r6, r3
 801b062:	d0ae      	beq.n	801afc2 <_malloc_r+0x22>
 801b064:	1b9b      	subs	r3, r3, r6
 801b066:	50a3      	str	r3, [r4, r2]
 801b068:	e7ab      	b.n	801afc2 <_malloc_r+0x22>
 801b06a:	42a3      	cmp	r3, r4
 801b06c:	6862      	ldr	r2, [r4, #4]
 801b06e:	d1dd      	bne.n	801b02c <_malloc_r+0x8c>
 801b070:	f8c8 2000 	str.w	r2, [r8]
 801b074:	e7ec      	b.n	801b050 <_malloc_r+0xb0>
 801b076:	4623      	mov	r3, r4
 801b078:	6864      	ldr	r4, [r4, #4]
 801b07a:	e7ac      	b.n	801afd6 <_malloc_r+0x36>
 801b07c:	4634      	mov	r4, r6
 801b07e:	6876      	ldr	r6, [r6, #4]
 801b080:	e7b4      	b.n	801afec <_malloc_r+0x4c>
 801b082:	4613      	mov	r3, r2
 801b084:	e7cc      	b.n	801b020 <_malloc_r+0x80>
 801b086:	230c      	movs	r3, #12
 801b088:	603b      	str	r3, [r7, #0]
 801b08a:	4638      	mov	r0, r7
 801b08c:	f000 f80e 	bl	801b0ac <__malloc_unlock>
 801b090:	e797      	b.n	801afc2 <_malloc_r+0x22>
 801b092:	6025      	str	r5, [r4, #0]
 801b094:	e7dc      	b.n	801b050 <_malloc_r+0xb0>
 801b096:	605b      	str	r3, [r3, #4]
 801b098:	deff      	udf	#255	; 0xff
 801b09a:	bf00      	nop
 801b09c:	2000735c 	.word	0x2000735c

0801b0a0 <__malloc_lock>:
 801b0a0:	4801      	ldr	r0, [pc, #4]	; (801b0a8 <__malloc_lock+0x8>)
 801b0a2:	f7ff b8e6 	b.w	801a272 <__retarget_lock_acquire_recursive>
 801b0a6:	bf00      	nop
 801b0a8:	20007358 	.word	0x20007358

0801b0ac <__malloc_unlock>:
 801b0ac:	4801      	ldr	r0, [pc, #4]	; (801b0b4 <__malloc_unlock+0x8>)
 801b0ae:	f7ff b8e1 	b.w	801a274 <__retarget_lock_release_recursive>
 801b0b2:	bf00      	nop
 801b0b4:	20007358 	.word	0x20007358

0801b0b8 <_Balloc>:
 801b0b8:	b570      	push	{r4, r5, r6, lr}
 801b0ba:	69c6      	ldr	r6, [r0, #28]
 801b0bc:	4604      	mov	r4, r0
 801b0be:	460d      	mov	r5, r1
 801b0c0:	b976      	cbnz	r6, 801b0e0 <_Balloc+0x28>
 801b0c2:	2010      	movs	r0, #16
 801b0c4:	f7ff ff44 	bl	801af50 <malloc>
 801b0c8:	4602      	mov	r2, r0
 801b0ca:	61e0      	str	r0, [r4, #28]
 801b0cc:	b920      	cbnz	r0, 801b0d8 <_Balloc+0x20>
 801b0ce:	4b18      	ldr	r3, [pc, #96]	; (801b130 <_Balloc+0x78>)
 801b0d0:	4818      	ldr	r0, [pc, #96]	; (801b134 <_Balloc+0x7c>)
 801b0d2:	216b      	movs	r1, #107	; 0x6b
 801b0d4:	f7ff f8de 	bl	801a294 <__assert_func>
 801b0d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b0dc:	6006      	str	r6, [r0, #0]
 801b0de:	60c6      	str	r6, [r0, #12]
 801b0e0:	69e6      	ldr	r6, [r4, #28]
 801b0e2:	68f3      	ldr	r3, [r6, #12]
 801b0e4:	b183      	cbz	r3, 801b108 <_Balloc+0x50>
 801b0e6:	69e3      	ldr	r3, [r4, #28]
 801b0e8:	68db      	ldr	r3, [r3, #12]
 801b0ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b0ee:	b9b8      	cbnz	r0, 801b120 <_Balloc+0x68>
 801b0f0:	2101      	movs	r1, #1
 801b0f2:	fa01 f605 	lsl.w	r6, r1, r5
 801b0f6:	1d72      	adds	r2, r6, #5
 801b0f8:	0092      	lsls	r2, r2, #2
 801b0fa:	4620      	mov	r0, r4
 801b0fc:	f000 fdf7 	bl	801bcee <_calloc_r>
 801b100:	b160      	cbz	r0, 801b11c <_Balloc+0x64>
 801b102:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b106:	e00e      	b.n	801b126 <_Balloc+0x6e>
 801b108:	2221      	movs	r2, #33	; 0x21
 801b10a:	2104      	movs	r1, #4
 801b10c:	4620      	mov	r0, r4
 801b10e:	f000 fdee 	bl	801bcee <_calloc_r>
 801b112:	69e3      	ldr	r3, [r4, #28]
 801b114:	60f0      	str	r0, [r6, #12]
 801b116:	68db      	ldr	r3, [r3, #12]
 801b118:	2b00      	cmp	r3, #0
 801b11a:	d1e4      	bne.n	801b0e6 <_Balloc+0x2e>
 801b11c:	2000      	movs	r0, #0
 801b11e:	bd70      	pop	{r4, r5, r6, pc}
 801b120:	6802      	ldr	r2, [r0, #0]
 801b122:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b126:	2300      	movs	r3, #0
 801b128:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b12c:	e7f7      	b.n	801b11e <_Balloc+0x66>
 801b12e:	bf00      	nop
 801b130:	0801f55e 	.word	0x0801f55e
 801b134:	0801f7b4 	.word	0x0801f7b4

0801b138 <_Bfree>:
 801b138:	b570      	push	{r4, r5, r6, lr}
 801b13a:	69c6      	ldr	r6, [r0, #28]
 801b13c:	4605      	mov	r5, r0
 801b13e:	460c      	mov	r4, r1
 801b140:	b976      	cbnz	r6, 801b160 <_Bfree+0x28>
 801b142:	2010      	movs	r0, #16
 801b144:	f7ff ff04 	bl	801af50 <malloc>
 801b148:	4602      	mov	r2, r0
 801b14a:	61e8      	str	r0, [r5, #28]
 801b14c:	b920      	cbnz	r0, 801b158 <_Bfree+0x20>
 801b14e:	4b09      	ldr	r3, [pc, #36]	; (801b174 <_Bfree+0x3c>)
 801b150:	4809      	ldr	r0, [pc, #36]	; (801b178 <_Bfree+0x40>)
 801b152:	218f      	movs	r1, #143	; 0x8f
 801b154:	f7ff f89e 	bl	801a294 <__assert_func>
 801b158:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b15c:	6006      	str	r6, [r0, #0]
 801b15e:	60c6      	str	r6, [r0, #12]
 801b160:	b13c      	cbz	r4, 801b172 <_Bfree+0x3a>
 801b162:	69eb      	ldr	r3, [r5, #28]
 801b164:	6862      	ldr	r2, [r4, #4]
 801b166:	68db      	ldr	r3, [r3, #12]
 801b168:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b16c:	6021      	str	r1, [r4, #0]
 801b16e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b172:	bd70      	pop	{r4, r5, r6, pc}
 801b174:	0801f55e 	.word	0x0801f55e
 801b178:	0801f7b4 	.word	0x0801f7b4

0801b17c <__multadd>:
 801b17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b180:	690d      	ldr	r5, [r1, #16]
 801b182:	4607      	mov	r7, r0
 801b184:	460c      	mov	r4, r1
 801b186:	461e      	mov	r6, r3
 801b188:	f101 0c14 	add.w	ip, r1, #20
 801b18c:	2000      	movs	r0, #0
 801b18e:	f8dc 3000 	ldr.w	r3, [ip]
 801b192:	b299      	uxth	r1, r3
 801b194:	fb02 6101 	mla	r1, r2, r1, r6
 801b198:	0c1e      	lsrs	r6, r3, #16
 801b19a:	0c0b      	lsrs	r3, r1, #16
 801b19c:	fb02 3306 	mla	r3, r2, r6, r3
 801b1a0:	b289      	uxth	r1, r1
 801b1a2:	3001      	adds	r0, #1
 801b1a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801b1a8:	4285      	cmp	r5, r0
 801b1aa:	f84c 1b04 	str.w	r1, [ip], #4
 801b1ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801b1b2:	dcec      	bgt.n	801b18e <__multadd+0x12>
 801b1b4:	b30e      	cbz	r6, 801b1fa <__multadd+0x7e>
 801b1b6:	68a3      	ldr	r3, [r4, #8]
 801b1b8:	42ab      	cmp	r3, r5
 801b1ba:	dc19      	bgt.n	801b1f0 <__multadd+0x74>
 801b1bc:	6861      	ldr	r1, [r4, #4]
 801b1be:	4638      	mov	r0, r7
 801b1c0:	3101      	adds	r1, #1
 801b1c2:	f7ff ff79 	bl	801b0b8 <_Balloc>
 801b1c6:	4680      	mov	r8, r0
 801b1c8:	b928      	cbnz	r0, 801b1d6 <__multadd+0x5a>
 801b1ca:	4602      	mov	r2, r0
 801b1cc:	4b0c      	ldr	r3, [pc, #48]	; (801b200 <__multadd+0x84>)
 801b1ce:	480d      	ldr	r0, [pc, #52]	; (801b204 <__multadd+0x88>)
 801b1d0:	21ba      	movs	r1, #186	; 0xba
 801b1d2:	f7ff f85f 	bl	801a294 <__assert_func>
 801b1d6:	6922      	ldr	r2, [r4, #16]
 801b1d8:	3202      	adds	r2, #2
 801b1da:	f104 010c 	add.w	r1, r4, #12
 801b1de:	0092      	lsls	r2, r2, #2
 801b1e0:	300c      	adds	r0, #12
 801b1e2:	f7ff f848 	bl	801a276 <memcpy>
 801b1e6:	4621      	mov	r1, r4
 801b1e8:	4638      	mov	r0, r7
 801b1ea:	f7ff ffa5 	bl	801b138 <_Bfree>
 801b1ee:	4644      	mov	r4, r8
 801b1f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b1f4:	3501      	adds	r5, #1
 801b1f6:	615e      	str	r6, [r3, #20]
 801b1f8:	6125      	str	r5, [r4, #16]
 801b1fa:	4620      	mov	r0, r4
 801b1fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b200:	0801f7a3 	.word	0x0801f7a3
 801b204:	0801f7b4 	.word	0x0801f7b4

0801b208 <__hi0bits>:
 801b208:	0c03      	lsrs	r3, r0, #16
 801b20a:	041b      	lsls	r3, r3, #16
 801b20c:	b9d3      	cbnz	r3, 801b244 <__hi0bits+0x3c>
 801b20e:	0400      	lsls	r0, r0, #16
 801b210:	2310      	movs	r3, #16
 801b212:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801b216:	bf04      	itt	eq
 801b218:	0200      	lsleq	r0, r0, #8
 801b21a:	3308      	addeq	r3, #8
 801b21c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801b220:	bf04      	itt	eq
 801b222:	0100      	lsleq	r0, r0, #4
 801b224:	3304      	addeq	r3, #4
 801b226:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801b22a:	bf04      	itt	eq
 801b22c:	0080      	lsleq	r0, r0, #2
 801b22e:	3302      	addeq	r3, #2
 801b230:	2800      	cmp	r0, #0
 801b232:	db05      	blt.n	801b240 <__hi0bits+0x38>
 801b234:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801b238:	f103 0301 	add.w	r3, r3, #1
 801b23c:	bf08      	it	eq
 801b23e:	2320      	moveq	r3, #32
 801b240:	4618      	mov	r0, r3
 801b242:	4770      	bx	lr
 801b244:	2300      	movs	r3, #0
 801b246:	e7e4      	b.n	801b212 <__hi0bits+0xa>

0801b248 <__lo0bits>:
 801b248:	6803      	ldr	r3, [r0, #0]
 801b24a:	f013 0207 	ands.w	r2, r3, #7
 801b24e:	d00c      	beq.n	801b26a <__lo0bits+0x22>
 801b250:	07d9      	lsls	r1, r3, #31
 801b252:	d422      	bmi.n	801b29a <__lo0bits+0x52>
 801b254:	079a      	lsls	r2, r3, #30
 801b256:	bf49      	itett	mi
 801b258:	085b      	lsrmi	r3, r3, #1
 801b25a:	089b      	lsrpl	r3, r3, #2
 801b25c:	6003      	strmi	r3, [r0, #0]
 801b25e:	2201      	movmi	r2, #1
 801b260:	bf5c      	itt	pl
 801b262:	6003      	strpl	r3, [r0, #0]
 801b264:	2202      	movpl	r2, #2
 801b266:	4610      	mov	r0, r2
 801b268:	4770      	bx	lr
 801b26a:	b299      	uxth	r1, r3
 801b26c:	b909      	cbnz	r1, 801b272 <__lo0bits+0x2a>
 801b26e:	0c1b      	lsrs	r3, r3, #16
 801b270:	2210      	movs	r2, #16
 801b272:	b2d9      	uxtb	r1, r3
 801b274:	b909      	cbnz	r1, 801b27a <__lo0bits+0x32>
 801b276:	3208      	adds	r2, #8
 801b278:	0a1b      	lsrs	r3, r3, #8
 801b27a:	0719      	lsls	r1, r3, #28
 801b27c:	bf04      	itt	eq
 801b27e:	091b      	lsreq	r3, r3, #4
 801b280:	3204      	addeq	r2, #4
 801b282:	0799      	lsls	r1, r3, #30
 801b284:	bf04      	itt	eq
 801b286:	089b      	lsreq	r3, r3, #2
 801b288:	3202      	addeq	r2, #2
 801b28a:	07d9      	lsls	r1, r3, #31
 801b28c:	d403      	bmi.n	801b296 <__lo0bits+0x4e>
 801b28e:	085b      	lsrs	r3, r3, #1
 801b290:	f102 0201 	add.w	r2, r2, #1
 801b294:	d003      	beq.n	801b29e <__lo0bits+0x56>
 801b296:	6003      	str	r3, [r0, #0]
 801b298:	e7e5      	b.n	801b266 <__lo0bits+0x1e>
 801b29a:	2200      	movs	r2, #0
 801b29c:	e7e3      	b.n	801b266 <__lo0bits+0x1e>
 801b29e:	2220      	movs	r2, #32
 801b2a0:	e7e1      	b.n	801b266 <__lo0bits+0x1e>
	...

0801b2a4 <__i2b>:
 801b2a4:	b510      	push	{r4, lr}
 801b2a6:	460c      	mov	r4, r1
 801b2a8:	2101      	movs	r1, #1
 801b2aa:	f7ff ff05 	bl	801b0b8 <_Balloc>
 801b2ae:	4602      	mov	r2, r0
 801b2b0:	b928      	cbnz	r0, 801b2be <__i2b+0x1a>
 801b2b2:	4b05      	ldr	r3, [pc, #20]	; (801b2c8 <__i2b+0x24>)
 801b2b4:	4805      	ldr	r0, [pc, #20]	; (801b2cc <__i2b+0x28>)
 801b2b6:	f240 1145 	movw	r1, #325	; 0x145
 801b2ba:	f7fe ffeb 	bl	801a294 <__assert_func>
 801b2be:	2301      	movs	r3, #1
 801b2c0:	6144      	str	r4, [r0, #20]
 801b2c2:	6103      	str	r3, [r0, #16]
 801b2c4:	bd10      	pop	{r4, pc}
 801b2c6:	bf00      	nop
 801b2c8:	0801f7a3 	.word	0x0801f7a3
 801b2cc:	0801f7b4 	.word	0x0801f7b4

0801b2d0 <__multiply>:
 801b2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2d4:	4691      	mov	r9, r2
 801b2d6:	690a      	ldr	r2, [r1, #16]
 801b2d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801b2dc:	429a      	cmp	r2, r3
 801b2de:	bfb8      	it	lt
 801b2e0:	460b      	movlt	r3, r1
 801b2e2:	460c      	mov	r4, r1
 801b2e4:	bfbc      	itt	lt
 801b2e6:	464c      	movlt	r4, r9
 801b2e8:	4699      	movlt	r9, r3
 801b2ea:	6927      	ldr	r7, [r4, #16]
 801b2ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801b2f0:	68a3      	ldr	r3, [r4, #8]
 801b2f2:	6861      	ldr	r1, [r4, #4]
 801b2f4:	eb07 060a 	add.w	r6, r7, sl
 801b2f8:	42b3      	cmp	r3, r6
 801b2fa:	b085      	sub	sp, #20
 801b2fc:	bfb8      	it	lt
 801b2fe:	3101      	addlt	r1, #1
 801b300:	f7ff feda 	bl	801b0b8 <_Balloc>
 801b304:	b930      	cbnz	r0, 801b314 <__multiply+0x44>
 801b306:	4602      	mov	r2, r0
 801b308:	4b44      	ldr	r3, [pc, #272]	; (801b41c <__multiply+0x14c>)
 801b30a:	4845      	ldr	r0, [pc, #276]	; (801b420 <__multiply+0x150>)
 801b30c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801b310:	f7fe ffc0 	bl	801a294 <__assert_func>
 801b314:	f100 0514 	add.w	r5, r0, #20
 801b318:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801b31c:	462b      	mov	r3, r5
 801b31e:	2200      	movs	r2, #0
 801b320:	4543      	cmp	r3, r8
 801b322:	d321      	bcc.n	801b368 <__multiply+0x98>
 801b324:	f104 0314 	add.w	r3, r4, #20
 801b328:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801b32c:	f109 0314 	add.w	r3, r9, #20
 801b330:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801b334:	9202      	str	r2, [sp, #8]
 801b336:	1b3a      	subs	r2, r7, r4
 801b338:	3a15      	subs	r2, #21
 801b33a:	f022 0203 	bic.w	r2, r2, #3
 801b33e:	3204      	adds	r2, #4
 801b340:	f104 0115 	add.w	r1, r4, #21
 801b344:	428f      	cmp	r7, r1
 801b346:	bf38      	it	cc
 801b348:	2204      	movcc	r2, #4
 801b34a:	9201      	str	r2, [sp, #4]
 801b34c:	9a02      	ldr	r2, [sp, #8]
 801b34e:	9303      	str	r3, [sp, #12]
 801b350:	429a      	cmp	r2, r3
 801b352:	d80c      	bhi.n	801b36e <__multiply+0x9e>
 801b354:	2e00      	cmp	r6, #0
 801b356:	dd03      	ble.n	801b360 <__multiply+0x90>
 801b358:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b35c:	2b00      	cmp	r3, #0
 801b35e:	d05b      	beq.n	801b418 <__multiply+0x148>
 801b360:	6106      	str	r6, [r0, #16]
 801b362:	b005      	add	sp, #20
 801b364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b368:	f843 2b04 	str.w	r2, [r3], #4
 801b36c:	e7d8      	b.n	801b320 <__multiply+0x50>
 801b36e:	f8b3 a000 	ldrh.w	sl, [r3]
 801b372:	f1ba 0f00 	cmp.w	sl, #0
 801b376:	d024      	beq.n	801b3c2 <__multiply+0xf2>
 801b378:	f104 0e14 	add.w	lr, r4, #20
 801b37c:	46a9      	mov	r9, r5
 801b37e:	f04f 0c00 	mov.w	ip, #0
 801b382:	f85e 2b04 	ldr.w	r2, [lr], #4
 801b386:	f8d9 1000 	ldr.w	r1, [r9]
 801b38a:	fa1f fb82 	uxth.w	fp, r2
 801b38e:	b289      	uxth	r1, r1
 801b390:	fb0a 110b 	mla	r1, sl, fp, r1
 801b394:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801b398:	f8d9 2000 	ldr.w	r2, [r9]
 801b39c:	4461      	add	r1, ip
 801b39e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801b3a2:	fb0a c20b 	mla	r2, sl, fp, ip
 801b3a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801b3aa:	b289      	uxth	r1, r1
 801b3ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801b3b0:	4577      	cmp	r7, lr
 801b3b2:	f849 1b04 	str.w	r1, [r9], #4
 801b3b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801b3ba:	d8e2      	bhi.n	801b382 <__multiply+0xb2>
 801b3bc:	9a01      	ldr	r2, [sp, #4]
 801b3be:	f845 c002 	str.w	ip, [r5, r2]
 801b3c2:	9a03      	ldr	r2, [sp, #12]
 801b3c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801b3c8:	3304      	adds	r3, #4
 801b3ca:	f1b9 0f00 	cmp.w	r9, #0
 801b3ce:	d021      	beq.n	801b414 <__multiply+0x144>
 801b3d0:	6829      	ldr	r1, [r5, #0]
 801b3d2:	f104 0c14 	add.w	ip, r4, #20
 801b3d6:	46ae      	mov	lr, r5
 801b3d8:	f04f 0a00 	mov.w	sl, #0
 801b3dc:	f8bc b000 	ldrh.w	fp, [ip]
 801b3e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801b3e4:	fb09 220b 	mla	r2, r9, fp, r2
 801b3e8:	4452      	add	r2, sl
 801b3ea:	b289      	uxth	r1, r1
 801b3ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801b3f0:	f84e 1b04 	str.w	r1, [lr], #4
 801b3f4:	f85c 1b04 	ldr.w	r1, [ip], #4
 801b3f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801b3fc:	f8be 1000 	ldrh.w	r1, [lr]
 801b400:	fb09 110a 	mla	r1, r9, sl, r1
 801b404:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801b408:	4567      	cmp	r7, ip
 801b40a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801b40e:	d8e5      	bhi.n	801b3dc <__multiply+0x10c>
 801b410:	9a01      	ldr	r2, [sp, #4]
 801b412:	50a9      	str	r1, [r5, r2]
 801b414:	3504      	adds	r5, #4
 801b416:	e799      	b.n	801b34c <__multiply+0x7c>
 801b418:	3e01      	subs	r6, #1
 801b41a:	e79b      	b.n	801b354 <__multiply+0x84>
 801b41c:	0801f7a3 	.word	0x0801f7a3
 801b420:	0801f7b4 	.word	0x0801f7b4

0801b424 <__pow5mult>:
 801b424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b428:	4615      	mov	r5, r2
 801b42a:	f012 0203 	ands.w	r2, r2, #3
 801b42e:	4606      	mov	r6, r0
 801b430:	460f      	mov	r7, r1
 801b432:	d007      	beq.n	801b444 <__pow5mult+0x20>
 801b434:	4c25      	ldr	r4, [pc, #148]	; (801b4cc <__pow5mult+0xa8>)
 801b436:	3a01      	subs	r2, #1
 801b438:	2300      	movs	r3, #0
 801b43a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b43e:	f7ff fe9d 	bl	801b17c <__multadd>
 801b442:	4607      	mov	r7, r0
 801b444:	10ad      	asrs	r5, r5, #2
 801b446:	d03d      	beq.n	801b4c4 <__pow5mult+0xa0>
 801b448:	69f4      	ldr	r4, [r6, #28]
 801b44a:	b97c      	cbnz	r4, 801b46c <__pow5mult+0x48>
 801b44c:	2010      	movs	r0, #16
 801b44e:	f7ff fd7f 	bl	801af50 <malloc>
 801b452:	4602      	mov	r2, r0
 801b454:	61f0      	str	r0, [r6, #28]
 801b456:	b928      	cbnz	r0, 801b464 <__pow5mult+0x40>
 801b458:	4b1d      	ldr	r3, [pc, #116]	; (801b4d0 <__pow5mult+0xac>)
 801b45a:	481e      	ldr	r0, [pc, #120]	; (801b4d4 <__pow5mult+0xb0>)
 801b45c:	f240 11b3 	movw	r1, #435	; 0x1b3
 801b460:	f7fe ff18 	bl	801a294 <__assert_func>
 801b464:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b468:	6004      	str	r4, [r0, #0]
 801b46a:	60c4      	str	r4, [r0, #12]
 801b46c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801b470:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b474:	b94c      	cbnz	r4, 801b48a <__pow5mult+0x66>
 801b476:	f240 2171 	movw	r1, #625	; 0x271
 801b47a:	4630      	mov	r0, r6
 801b47c:	f7ff ff12 	bl	801b2a4 <__i2b>
 801b480:	2300      	movs	r3, #0
 801b482:	f8c8 0008 	str.w	r0, [r8, #8]
 801b486:	4604      	mov	r4, r0
 801b488:	6003      	str	r3, [r0, #0]
 801b48a:	f04f 0900 	mov.w	r9, #0
 801b48e:	07eb      	lsls	r3, r5, #31
 801b490:	d50a      	bpl.n	801b4a8 <__pow5mult+0x84>
 801b492:	4639      	mov	r1, r7
 801b494:	4622      	mov	r2, r4
 801b496:	4630      	mov	r0, r6
 801b498:	f7ff ff1a 	bl	801b2d0 <__multiply>
 801b49c:	4639      	mov	r1, r7
 801b49e:	4680      	mov	r8, r0
 801b4a0:	4630      	mov	r0, r6
 801b4a2:	f7ff fe49 	bl	801b138 <_Bfree>
 801b4a6:	4647      	mov	r7, r8
 801b4a8:	106d      	asrs	r5, r5, #1
 801b4aa:	d00b      	beq.n	801b4c4 <__pow5mult+0xa0>
 801b4ac:	6820      	ldr	r0, [r4, #0]
 801b4ae:	b938      	cbnz	r0, 801b4c0 <__pow5mult+0x9c>
 801b4b0:	4622      	mov	r2, r4
 801b4b2:	4621      	mov	r1, r4
 801b4b4:	4630      	mov	r0, r6
 801b4b6:	f7ff ff0b 	bl	801b2d0 <__multiply>
 801b4ba:	6020      	str	r0, [r4, #0]
 801b4bc:	f8c0 9000 	str.w	r9, [r0]
 801b4c0:	4604      	mov	r4, r0
 801b4c2:	e7e4      	b.n	801b48e <__pow5mult+0x6a>
 801b4c4:	4638      	mov	r0, r7
 801b4c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b4ca:	bf00      	nop
 801b4cc:	0801f900 	.word	0x0801f900
 801b4d0:	0801f55e 	.word	0x0801f55e
 801b4d4:	0801f7b4 	.word	0x0801f7b4

0801b4d8 <__lshift>:
 801b4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b4dc:	460c      	mov	r4, r1
 801b4de:	6849      	ldr	r1, [r1, #4]
 801b4e0:	6923      	ldr	r3, [r4, #16]
 801b4e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b4e6:	68a3      	ldr	r3, [r4, #8]
 801b4e8:	4607      	mov	r7, r0
 801b4ea:	4691      	mov	r9, r2
 801b4ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b4f0:	f108 0601 	add.w	r6, r8, #1
 801b4f4:	42b3      	cmp	r3, r6
 801b4f6:	db0b      	blt.n	801b510 <__lshift+0x38>
 801b4f8:	4638      	mov	r0, r7
 801b4fa:	f7ff fddd 	bl	801b0b8 <_Balloc>
 801b4fe:	4605      	mov	r5, r0
 801b500:	b948      	cbnz	r0, 801b516 <__lshift+0x3e>
 801b502:	4602      	mov	r2, r0
 801b504:	4b28      	ldr	r3, [pc, #160]	; (801b5a8 <__lshift+0xd0>)
 801b506:	4829      	ldr	r0, [pc, #164]	; (801b5ac <__lshift+0xd4>)
 801b508:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801b50c:	f7fe fec2 	bl	801a294 <__assert_func>
 801b510:	3101      	adds	r1, #1
 801b512:	005b      	lsls	r3, r3, #1
 801b514:	e7ee      	b.n	801b4f4 <__lshift+0x1c>
 801b516:	2300      	movs	r3, #0
 801b518:	f100 0114 	add.w	r1, r0, #20
 801b51c:	f100 0210 	add.w	r2, r0, #16
 801b520:	4618      	mov	r0, r3
 801b522:	4553      	cmp	r3, sl
 801b524:	db33      	blt.n	801b58e <__lshift+0xb6>
 801b526:	6920      	ldr	r0, [r4, #16]
 801b528:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b52c:	f104 0314 	add.w	r3, r4, #20
 801b530:	f019 091f 	ands.w	r9, r9, #31
 801b534:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b538:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b53c:	d02b      	beq.n	801b596 <__lshift+0xbe>
 801b53e:	f1c9 0e20 	rsb	lr, r9, #32
 801b542:	468a      	mov	sl, r1
 801b544:	2200      	movs	r2, #0
 801b546:	6818      	ldr	r0, [r3, #0]
 801b548:	fa00 f009 	lsl.w	r0, r0, r9
 801b54c:	4310      	orrs	r0, r2
 801b54e:	f84a 0b04 	str.w	r0, [sl], #4
 801b552:	f853 2b04 	ldr.w	r2, [r3], #4
 801b556:	459c      	cmp	ip, r3
 801b558:	fa22 f20e 	lsr.w	r2, r2, lr
 801b55c:	d8f3      	bhi.n	801b546 <__lshift+0x6e>
 801b55e:	ebac 0304 	sub.w	r3, ip, r4
 801b562:	3b15      	subs	r3, #21
 801b564:	f023 0303 	bic.w	r3, r3, #3
 801b568:	3304      	adds	r3, #4
 801b56a:	f104 0015 	add.w	r0, r4, #21
 801b56e:	4584      	cmp	ip, r0
 801b570:	bf38      	it	cc
 801b572:	2304      	movcc	r3, #4
 801b574:	50ca      	str	r2, [r1, r3]
 801b576:	b10a      	cbz	r2, 801b57c <__lshift+0xa4>
 801b578:	f108 0602 	add.w	r6, r8, #2
 801b57c:	3e01      	subs	r6, #1
 801b57e:	4638      	mov	r0, r7
 801b580:	612e      	str	r6, [r5, #16]
 801b582:	4621      	mov	r1, r4
 801b584:	f7ff fdd8 	bl	801b138 <_Bfree>
 801b588:	4628      	mov	r0, r5
 801b58a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b58e:	f842 0f04 	str.w	r0, [r2, #4]!
 801b592:	3301      	adds	r3, #1
 801b594:	e7c5      	b.n	801b522 <__lshift+0x4a>
 801b596:	3904      	subs	r1, #4
 801b598:	f853 2b04 	ldr.w	r2, [r3], #4
 801b59c:	f841 2f04 	str.w	r2, [r1, #4]!
 801b5a0:	459c      	cmp	ip, r3
 801b5a2:	d8f9      	bhi.n	801b598 <__lshift+0xc0>
 801b5a4:	e7ea      	b.n	801b57c <__lshift+0xa4>
 801b5a6:	bf00      	nop
 801b5a8:	0801f7a3 	.word	0x0801f7a3
 801b5ac:	0801f7b4 	.word	0x0801f7b4

0801b5b0 <__mcmp>:
 801b5b0:	b530      	push	{r4, r5, lr}
 801b5b2:	6902      	ldr	r2, [r0, #16]
 801b5b4:	690c      	ldr	r4, [r1, #16]
 801b5b6:	1b12      	subs	r2, r2, r4
 801b5b8:	d10e      	bne.n	801b5d8 <__mcmp+0x28>
 801b5ba:	f100 0314 	add.w	r3, r0, #20
 801b5be:	3114      	adds	r1, #20
 801b5c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801b5c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801b5c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801b5cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801b5d0:	42a5      	cmp	r5, r4
 801b5d2:	d003      	beq.n	801b5dc <__mcmp+0x2c>
 801b5d4:	d305      	bcc.n	801b5e2 <__mcmp+0x32>
 801b5d6:	2201      	movs	r2, #1
 801b5d8:	4610      	mov	r0, r2
 801b5da:	bd30      	pop	{r4, r5, pc}
 801b5dc:	4283      	cmp	r3, r0
 801b5de:	d3f3      	bcc.n	801b5c8 <__mcmp+0x18>
 801b5e0:	e7fa      	b.n	801b5d8 <__mcmp+0x28>
 801b5e2:	f04f 32ff 	mov.w	r2, #4294967295
 801b5e6:	e7f7      	b.n	801b5d8 <__mcmp+0x28>

0801b5e8 <__mdiff>:
 801b5e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5ec:	460c      	mov	r4, r1
 801b5ee:	4606      	mov	r6, r0
 801b5f0:	4611      	mov	r1, r2
 801b5f2:	4620      	mov	r0, r4
 801b5f4:	4690      	mov	r8, r2
 801b5f6:	f7ff ffdb 	bl	801b5b0 <__mcmp>
 801b5fa:	1e05      	subs	r5, r0, #0
 801b5fc:	d110      	bne.n	801b620 <__mdiff+0x38>
 801b5fe:	4629      	mov	r1, r5
 801b600:	4630      	mov	r0, r6
 801b602:	f7ff fd59 	bl	801b0b8 <_Balloc>
 801b606:	b930      	cbnz	r0, 801b616 <__mdiff+0x2e>
 801b608:	4b3a      	ldr	r3, [pc, #232]	; (801b6f4 <__mdiff+0x10c>)
 801b60a:	4602      	mov	r2, r0
 801b60c:	f240 2137 	movw	r1, #567	; 0x237
 801b610:	4839      	ldr	r0, [pc, #228]	; (801b6f8 <__mdiff+0x110>)
 801b612:	f7fe fe3f 	bl	801a294 <__assert_func>
 801b616:	2301      	movs	r3, #1
 801b618:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b61c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b620:	bfa4      	itt	ge
 801b622:	4643      	movge	r3, r8
 801b624:	46a0      	movge	r8, r4
 801b626:	4630      	mov	r0, r6
 801b628:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801b62c:	bfa6      	itte	ge
 801b62e:	461c      	movge	r4, r3
 801b630:	2500      	movge	r5, #0
 801b632:	2501      	movlt	r5, #1
 801b634:	f7ff fd40 	bl	801b0b8 <_Balloc>
 801b638:	b920      	cbnz	r0, 801b644 <__mdiff+0x5c>
 801b63a:	4b2e      	ldr	r3, [pc, #184]	; (801b6f4 <__mdiff+0x10c>)
 801b63c:	4602      	mov	r2, r0
 801b63e:	f240 2145 	movw	r1, #581	; 0x245
 801b642:	e7e5      	b.n	801b610 <__mdiff+0x28>
 801b644:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801b648:	6926      	ldr	r6, [r4, #16]
 801b64a:	60c5      	str	r5, [r0, #12]
 801b64c:	f104 0914 	add.w	r9, r4, #20
 801b650:	f108 0514 	add.w	r5, r8, #20
 801b654:	f100 0e14 	add.w	lr, r0, #20
 801b658:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801b65c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801b660:	f108 0210 	add.w	r2, r8, #16
 801b664:	46f2      	mov	sl, lr
 801b666:	2100      	movs	r1, #0
 801b668:	f859 3b04 	ldr.w	r3, [r9], #4
 801b66c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b670:	fa11 f88b 	uxtah	r8, r1, fp
 801b674:	b299      	uxth	r1, r3
 801b676:	0c1b      	lsrs	r3, r3, #16
 801b678:	eba8 0801 	sub.w	r8, r8, r1
 801b67c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b680:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b684:	fa1f f888 	uxth.w	r8, r8
 801b688:	1419      	asrs	r1, r3, #16
 801b68a:	454e      	cmp	r6, r9
 801b68c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b690:	f84a 3b04 	str.w	r3, [sl], #4
 801b694:	d8e8      	bhi.n	801b668 <__mdiff+0x80>
 801b696:	1b33      	subs	r3, r6, r4
 801b698:	3b15      	subs	r3, #21
 801b69a:	f023 0303 	bic.w	r3, r3, #3
 801b69e:	3304      	adds	r3, #4
 801b6a0:	3415      	adds	r4, #21
 801b6a2:	42a6      	cmp	r6, r4
 801b6a4:	bf38      	it	cc
 801b6a6:	2304      	movcc	r3, #4
 801b6a8:	441d      	add	r5, r3
 801b6aa:	4473      	add	r3, lr
 801b6ac:	469e      	mov	lr, r3
 801b6ae:	462e      	mov	r6, r5
 801b6b0:	4566      	cmp	r6, ip
 801b6b2:	d30e      	bcc.n	801b6d2 <__mdiff+0xea>
 801b6b4:	f10c 0203 	add.w	r2, ip, #3
 801b6b8:	1b52      	subs	r2, r2, r5
 801b6ba:	f022 0203 	bic.w	r2, r2, #3
 801b6be:	3d03      	subs	r5, #3
 801b6c0:	45ac      	cmp	ip, r5
 801b6c2:	bf38      	it	cc
 801b6c4:	2200      	movcc	r2, #0
 801b6c6:	4413      	add	r3, r2
 801b6c8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801b6cc:	b17a      	cbz	r2, 801b6ee <__mdiff+0x106>
 801b6ce:	6107      	str	r7, [r0, #16]
 801b6d0:	e7a4      	b.n	801b61c <__mdiff+0x34>
 801b6d2:	f856 8b04 	ldr.w	r8, [r6], #4
 801b6d6:	fa11 f288 	uxtah	r2, r1, r8
 801b6da:	1414      	asrs	r4, r2, #16
 801b6dc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801b6e0:	b292      	uxth	r2, r2
 801b6e2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801b6e6:	f84e 2b04 	str.w	r2, [lr], #4
 801b6ea:	1421      	asrs	r1, r4, #16
 801b6ec:	e7e0      	b.n	801b6b0 <__mdiff+0xc8>
 801b6ee:	3f01      	subs	r7, #1
 801b6f0:	e7ea      	b.n	801b6c8 <__mdiff+0xe0>
 801b6f2:	bf00      	nop
 801b6f4:	0801f7a3 	.word	0x0801f7a3
 801b6f8:	0801f7b4 	.word	0x0801f7b4

0801b6fc <__d2b>:
 801b6fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b700:	460f      	mov	r7, r1
 801b702:	2101      	movs	r1, #1
 801b704:	ec59 8b10 	vmov	r8, r9, d0
 801b708:	4616      	mov	r6, r2
 801b70a:	f7ff fcd5 	bl	801b0b8 <_Balloc>
 801b70e:	4604      	mov	r4, r0
 801b710:	b930      	cbnz	r0, 801b720 <__d2b+0x24>
 801b712:	4602      	mov	r2, r0
 801b714:	4b24      	ldr	r3, [pc, #144]	; (801b7a8 <__d2b+0xac>)
 801b716:	4825      	ldr	r0, [pc, #148]	; (801b7ac <__d2b+0xb0>)
 801b718:	f240 310f 	movw	r1, #783	; 0x30f
 801b71c:	f7fe fdba 	bl	801a294 <__assert_func>
 801b720:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b724:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b728:	bb2d      	cbnz	r5, 801b776 <__d2b+0x7a>
 801b72a:	9301      	str	r3, [sp, #4]
 801b72c:	f1b8 0300 	subs.w	r3, r8, #0
 801b730:	d026      	beq.n	801b780 <__d2b+0x84>
 801b732:	4668      	mov	r0, sp
 801b734:	9300      	str	r3, [sp, #0]
 801b736:	f7ff fd87 	bl	801b248 <__lo0bits>
 801b73a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b73e:	b1e8      	cbz	r0, 801b77c <__d2b+0x80>
 801b740:	f1c0 0320 	rsb	r3, r0, #32
 801b744:	fa02 f303 	lsl.w	r3, r2, r3
 801b748:	430b      	orrs	r3, r1
 801b74a:	40c2      	lsrs	r2, r0
 801b74c:	6163      	str	r3, [r4, #20]
 801b74e:	9201      	str	r2, [sp, #4]
 801b750:	9b01      	ldr	r3, [sp, #4]
 801b752:	61a3      	str	r3, [r4, #24]
 801b754:	2b00      	cmp	r3, #0
 801b756:	bf14      	ite	ne
 801b758:	2202      	movne	r2, #2
 801b75a:	2201      	moveq	r2, #1
 801b75c:	6122      	str	r2, [r4, #16]
 801b75e:	b1bd      	cbz	r5, 801b790 <__d2b+0x94>
 801b760:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b764:	4405      	add	r5, r0
 801b766:	603d      	str	r5, [r7, #0]
 801b768:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b76c:	6030      	str	r0, [r6, #0]
 801b76e:	4620      	mov	r0, r4
 801b770:	b003      	add	sp, #12
 801b772:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b776:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b77a:	e7d6      	b.n	801b72a <__d2b+0x2e>
 801b77c:	6161      	str	r1, [r4, #20]
 801b77e:	e7e7      	b.n	801b750 <__d2b+0x54>
 801b780:	a801      	add	r0, sp, #4
 801b782:	f7ff fd61 	bl	801b248 <__lo0bits>
 801b786:	9b01      	ldr	r3, [sp, #4]
 801b788:	6163      	str	r3, [r4, #20]
 801b78a:	3020      	adds	r0, #32
 801b78c:	2201      	movs	r2, #1
 801b78e:	e7e5      	b.n	801b75c <__d2b+0x60>
 801b790:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b794:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b798:	6038      	str	r0, [r7, #0]
 801b79a:	6918      	ldr	r0, [r3, #16]
 801b79c:	f7ff fd34 	bl	801b208 <__hi0bits>
 801b7a0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b7a4:	e7e2      	b.n	801b76c <__d2b+0x70>
 801b7a6:	bf00      	nop
 801b7a8:	0801f7a3 	.word	0x0801f7a3
 801b7ac:	0801f7b4 	.word	0x0801f7b4

0801b7b0 <__sfputc_r>:
 801b7b0:	6893      	ldr	r3, [r2, #8]
 801b7b2:	3b01      	subs	r3, #1
 801b7b4:	2b00      	cmp	r3, #0
 801b7b6:	b410      	push	{r4}
 801b7b8:	6093      	str	r3, [r2, #8]
 801b7ba:	da08      	bge.n	801b7ce <__sfputc_r+0x1e>
 801b7bc:	6994      	ldr	r4, [r2, #24]
 801b7be:	42a3      	cmp	r3, r4
 801b7c0:	db01      	blt.n	801b7c6 <__sfputc_r+0x16>
 801b7c2:	290a      	cmp	r1, #10
 801b7c4:	d103      	bne.n	801b7ce <__sfputc_r+0x1e>
 801b7c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b7ca:	f7fe bc36 	b.w	801a03a <__swbuf_r>
 801b7ce:	6813      	ldr	r3, [r2, #0]
 801b7d0:	1c58      	adds	r0, r3, #1
 801b7d2:	6010      	str	r0, [r2, #0]
 801b7d4:	7019      	strb	r1, [r3, #0]
 801b7d6:	4608      	mov	r0, r1
 801b7d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b7dc:	4770      	bx	lr

0801b7de <__sfputs_r>:
 801b7de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b7e0:	4606      	mov	r6, r0
 801b7e2:	460f      	mov	r7, r1
 801b7e4:	4614      	mov	r4, r2
 801b7e6:	18d5      	adds	r5, r2, r3
 801b7e8:	42ac      	cmp	r4, r5
 801b7ea:	d101      	bne.n	801b7f0 <__sfputs_r+0x12>
 801b7ec:	2000      	movs	r0, #0
 801b7ee:	e007      	b.n	801b800 <__sfputs_r+0x22>
 801b7f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b7f4:	463a      	mov	r2, r7
 801b7f6:	4630      	mov	r0, r6
 801b7f8:	f7ff ffda 	bl	801b7b0 <__sfputc_r>
 801b7fc:	1c43      	adds	r3, r0, #1
 801b7fe:	d1f3      	bne.n	801b7e8 <__sfputs_r+0xa>
 801b800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b804 <_vfiprintf_r>:
 801b804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b808:	460d      	mov	r5, r1
 801b80a:	b09d      	sub	sp, #116	; 0x74
 801b80c:	4614      	mov	r4, r2
 801b80e:	4698      	mov	r8, r3
 801b810:	4606      	mov	r6, r0
 801b812:	b118      	cbz	r0, 801b81c <_vfiprintf_r+0x18>
 801b814:	6a03      	ldr	r3, [r0, #32]
 801b816:	b90b      	cbnz	r3, 801b81c <_vfiprintf_r+0x18>
 801b818:	f7fe fb28 	bl	8019e6c <__sinit>
 801b81c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b81e:	07d9      	lsls	r1, r3, #31
 801b820:	d405      	bmi.n	801b82e <_vfiprintf_r+0x2a>
 801b822:	89ab      	ldrh	r3, [r5, #12]
 801b824:	059a      	lsls	r2, r3, #22
 801b826:	d402      	bmi.n	801b82e <_vfiprintf_r+0x2a>
 801b828:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b82a:	f7fe fd22 	bl	801a272 <__retarget_lock_acquire_recursive>
 801b82e:	89ab      	ldrh	r3, [r5, #12]
 801b830:	071b      	lsls	r3, r3, #28
 801b832:	d501      	bpl.n	801b838 <_vfiprintf_r+0x34>
 801b834:	692b      	ldr	r3, [r5, #16]
 801b836:	b99b      	cbnz	r3, 801b860 <_vfiprintf_r+0x5c>
 801b838:	4629      	mov	r1, r5
 801b83a:	4630      	mov	r0, r6
 801b83c:	f7fe fc3a 	bl	801a0b4 <__swsetup_r>
 801b840:	b170      	cbz	r0, 801b860 <_vfiprintf_r+0x5c>
 801b842:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b844:	07dc      	lsls	r4, r3, #31
 801b846:	d504      	bpl.n	801b852 <_vfiprintf_r+0x4e>
 801b848:	f04f 30ff 	mov.w	r0, #4294967295
 801b84c:	b01d      	add	sp, #116	; 0x74
 801b84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b852:	89ab      	ldrh	r3, [r5, #12]
 801b854:	0598      	lsls	r0, r3, #22
 801b856:	d4f7      	bmi.n	801b848 <_vfiprintf_r+0x44>
 801b858:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b85a:	f7fe fd0b 	bl	801a274 <__retarget_lock_release_recursive>
 801b85e:	e7f3      	b.n	801b848 <_vfiprintf_r+0x44>
 801b860:	2300      	movs	r3, #0
 801b862:	9309      	str	r3, [sp, #36]	; 0x24
 801b864:	2320      	movs	r3, #32
 801b866:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b86a:	f8cd 800c 	str.w	r8, [sp, #12]
 801b86e:	2330      	movs	r3, #48	; 0x30
 801b870:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801ba24 <_vfiprintf_r+0x220>
 801b874:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b878:	f04f 0901 	mov.w	r9, #1
 801b87c:	4623      	mov	r3, r4
 801b87e:	469a      	mov	sl, r3
 801b880:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b884:	b10a      	cbz	r2, 801b88a <_vfiprintf_r+0x86>
 801b886:	2a25      	cmp	r2, #37	; 0x25
 801b888:	d1f9      	bne.n	801b87e <_vfiprintf_r+0x7a>
 801b88a:	ebba 0b04 	subs.w	fp, sl, r4
 801b88e:	d00b      	beq.n	801b8a8 <_vfiprintf_r+0xa4>
 801b890:	465b      	mov	r3, fp
 801b892:	4622      	mov	r2, r4
 801b894:	4629      	mov	r1, r5
 801b896:	4630      	mov	r0, r6
 801b898:	f7ff ffa1 	bl	801b7de <__sfputs_r>
 801b89c:	3001      	adds	r0, #1
 801b89e:	f000 80a9 	beq.w	801b9f4 <_vfiprintf_r+0x1f0>
 801b8a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b8a4:	445a      	add	r2, fp
 801b8a6:	9209      	str	r2, [sp, #36]	; 0x24
 801b8a8:	f89a 3000 	ldrb.w	r3, [sl]
 801b8ac:	2b00      	cmp	r3, #0
 801b8ae:	f000 80a1 	beq.w	801b9f4 <_vfiprintf_r+0x1f0>
 801b8b2:	2300      	movs	r3, #0
 801b8b4:	f04f 32ff 	mov.w	r2, #4294967295
 801b8b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b8bc:	f10a 0a01 	add.w	sl, sl, #1
 801b8c0:	9304      	str	r3, [sp, #16]
 801b8c2:	9307      	str	r3, [sp, #28]
 801b8c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b8c8:	931a      	str	r3, [sp, #104]	; 0x68
 801b8ca:	4654      	mov	r4, sl
 801b8cc:	2205      	movs	r2, #5
 801b8ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b8d2:	4854      	ldr	r0, [pc, #336]	; (801ba24 <_vfiprintf_r+0x220>)
 801b8d4:	f7e6 fa7c 	bl	8001dd0 <memchr>
 801b8d8:	9a04      	ldr	r2, [sp, #16]
 801b8da:	b9d8      	cbnz	r0, 801b914 <_vfiprintf_r+0x110>
 801b8dc:	06d1      	lsls	r1, r2, #27
 801b8de:	bf44      	itt	mi
 801b8e0:	2320      	movmi	r3, #32
 801b8e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b8e6:	0713      	lsls	r3, r2, #28
 801b8e8:	bf44      	itt	mi
 801b8ea:	232b      	movmi	r3, #43	; 0x2b
 801b8ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b8f0:	f89a 3000 	ldrb.w	r3, [sl]
 801b8f4:	2b2a      	cmp	r3, #42	; 0x2a
 801b8f6:	d015      	beq.n	801b924 <_vfiprintf_r+0x120>
 801b8f8:	9a07      	ldr	r2, [sp, #28]
 801b8fa:	4654      	mov	r4, sl
 801b8fc:	2000      	movs	r0, #0
 801b8fe:	f04f 0c0a 	mov.w	ip, #10
 801b902:	4621      	mov	r1, r4
 801b904:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b908:	3b30      	subs	r3, #48	; 0x30
 801b90a:	2b09      	cmp	r3, #9
 801b90c:	d94d      	bls.n	801b9aa <_vfiprintf_r+0x1a6>
 801b90e:	b1b0      	cbz	r0, 801b93e <_vfiprintf_r+0x13a>
 801b910:	9207      	str	r2, [sp, #28]
 801b912:	e014      	b.n	801b93e <_vfiprintf_r+0x13a>
 801b914:	eba0 0308 	sub.w	r3, r0, r8
 801b918:	fa09 f303 	lsl.w	r3, r9, r3
 801b91c:	4313      	orrs	r3, r2
 801b91e:	9304      	str	r3, [sp, #16]
 801b920:	46a2      	mov	sl, r4
 801b922:	e7d2      	b.n	801b8ca <_vfiprintf_r+0xc6>
 801b924:	9b03      	ldr	r3, [sp, #12]
 801b926:	1d19      	adds	r1, r3, #4
 801b928:	681b      	ldr	r3, [r3, #0]
 801b92a:	9103      	str	r1, [sp, #12]
 801b92c:	2b00      	cmp	r3, #0
 801b92e:	bfbb      	ittet	lt
 801b930:	425b      	neglt	r3, r3
 801b932:	f042 0202 	orrlt.w	r2, r2, #2
 801b936:	9307      	strge	r3, [sp, #28]
 801b938:	9307      	strlt	r3, [sp, #28]
 801b93a:	bfb8      	it	lt
 801b93c:	9204      	strlt	r2, [sp, #16]
 801b93e:	7823      	ldrb	r3, [r4, #0]
 801b940:	2b2e      	cmp	r3, #46	; 0x2e
 801b942:	d10c      	bne.n	801b95e <_vfiprintf_r+0x15a>
 801b944:	7863      	ldrb	r3, [r4, #1]
 801b946:	2b2a      	cmp	r3, #42	; 0x2a
 801b948:	d134      	bne.n	801b9b4 <_vfiprintf_r+0x1b0>
 801b94a:	9b03      	ldr	r3, [sp, #12]
 801b94c:	1d1a      	adds	r2, r3, #4
 801b94e:	681b      	ldr	r3, [r3, #0]
 801b950:	9203      	str	r2, [sp, #12]
 801b952:	2b00      	cmp	r3, #0
 801b954:	bfb8      	it	lt
 801b956:	f04f 33ff 	movlt.w	r3, #4294967295
 801b95a:	3402      	adds	r4, #2
 801b95c:	9305      	str	r3, [sp, #20]
 801b95e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801ba34 <_vfiprintf_r+0x230>
 801b962:	7821      	ldrb	r1, [r4, #0]
 801b964:	2203      	movs	r2, #3
 801b966:	4650      	mov	r0, sl
 801b968:	f7e6 fa32 	bl	8001dd0 <memchr>
 801b96c:	b138      	cbz	r0, 801b97e <_vfiprintf_r+0x17a>
 801b96e:	9b04      	ldr	r3, [sp, #16]
 801b970:	eba0 000a 	sub.w	r0, r0, sl
 801b974:	2240      	movs	r2, #64	; 0x40
 801b976:	4082      	lsls	r2, r0
 801b978:	4313      	orrs	r3, r2
 801b97a:	3401      	adds	r4, #1
 801b97c:	9304      	str	r3, [sp, #16]
 801b97e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b982:	4829      	ldr	r0, [pc, #164]	; (801ba28 <_vfiprintf_r+0x224>)
 801b984:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b988:	2206      	movs	r2, #6
 801b98a:	f7e6 fa21 	bl	8001dd0 <memchr>
 801b98e:	2800      	cmp	r0, #0
 801b990:	d03f      	beq.n	801ba12 <_vfiprintf_r+0x20e>
 801b992:	4b26      	ldr	r3, [pc, #152]	; (801ba2c <_vfiprintf_r+0x228>)
 801b994:	bb1b      	cbnz	r3, 801b9de <_vfiprintf_r+0x1da>
 801b996:	9b03      	ldr	r3, [sp, #12]
 801b998:	3307      	adds	r3, #7
 801b99a:	f023 0307 	bic.w	r3, r3, #7
 801b99e:	3308      	adds	r3, #8
 801b9a0:	9303      	str	r3, [sp, #12]
 801b9a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b9a4:	443b      	add	r3, r7
 801b9a6:	9309      	str	r3, [sp, #36]	; 0x24
 801b9a8:	e768      	b.n	801b87c <_vfiprintf_r+0x78>
 801b9aa:	fb0c 3202 	mla	r2, ip, r2, r3
 801b9ae:	460c      	mov	r4, r1
 801b9b0:	2001      	movs	r0, #1
 801b9b2:	e7a6      	b.n	801b902 <_vfiprintf_r+0xfe>
 801b9b4:	2300      	movs	r3, #0
 801b9b6:	3401      	adds	r4, #1
 801b9b8:	9305      	str	r3, [sp, #20]
 801b9ba:	4619      	mov	r1, r3
 801b9bc:	f04f 0c0a 	mov.w	ip, #10
 801b9c0:	4620      	mov	r0, r4
 801b9c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b9c6:	3a30      	subs	r2, #48	; 0x30
 801b9c8:	2a09      	cmp	r2, #9
 801b9ca:	d903      	bls.n	801b9d4 <_vfiprintf_r+0x1d0>
 801b9cc:	2b00      	cmp	r3, #0
 801b9ce:	d0c6      	beq.n	801b95e <_vfiprintf_r+0x15a>
 801b9d0:	9105      	str	r1, [sp, #20]
 801b9d2:	e7c4      	b.n	801b95e <_vfiprintf_r+0x15a>
 801b9d4:	fb0c 2101 	mla	r1, ip, r1, r2
 801b9d8:	4604      	mov	r4, r0
 801b9da:	2301      	movs	r3, #1
 801b9dc:	e7f0      	b.n	801b9c0 <_vfiprintf_r+0x1bc>
 801b9de:	ab03      	add	r3, sp, #12
 801b9e0:	9300      	str	r3, [sp, #0]
 801b9e2:	462a      	mov	r2, r5
 801b9e4:	4b12      	ldr	r3, [pc, #72]	; (801ba30 <_vfiprintf_r+0x22c>)
 801b9e6:	a904      	add	r1, sp, #16
 801b9e8:	4630      	mov	r0, r6
 801b9ea:	f7fd fe09 	bl	8019600 <_printf_float>
 801b9ee:	4607      	mov	r7, r0
 801b9f0:	1c78      	adds	r0, r7, #1
 801b9f2:	d1d6      	bne.n	801b9a2 <_vfiprintf_r+0x19e>
 801b9f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b9f6:	07d9      	lsls	r1, r3, #31
 801b9f8:	d405      	bmi.n	801ba06 <_vfiprintf_r+0x202>
 801b9fa:	89ab      	ldrh	r3, [r5, #12]
 801b9fc:	059a      	lsls	r2, r3, #22
 801b9fe:	d402      	bmi.n	801ba06 <_vfiprintf_r+0x202>
 801ba00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801ba02:	f7fe fc37 	bl	801a274 <__retarget_lock_release_recursive>
 801ba06:	89ab      	ldrh	r3, [r5, #12]
 801ba08:	065b      	lsls	r3, r3, #25
 801ba0a:	f53f af1d 	bmi.w	801b848 <_vfiprintf_r+0x44>
 801ba0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801ba10:	e71c      	b.n	801b84c <_vfiprintf_r+0x48>
 801ba12:	ab03      	add	r3, sp, #12
 801ba14:	9300      	str	r3, [sp, #0]
 801ba16:	462a      	mov	r2, r5
 801ba18:	4b05      	ldr	r3, [pc, #20]	; (801ba30 <_vfiprintf_r+0x22c>)
 801ba1a:	a904      	add	r1, sp, #16
 801ba1c:	4630      	mov	r0, r6
 801ba1e:	f7fe f877 	bl	8019b10 <_printf_i>
 801ba22:	e7e4      	b.n	801b9ee <_vfiprintf_r+0x1ea>
 801ba24:	0801f90c 	.word	0x0801f90c
 801ba28:	0801f916 	.word	0x0801f916
 801ba2c:	08019601 	.word	0x08019601
 801ba30:	0801b7df 	.word	0x0801b7df
 801ba34:	0801f912 	.word	0x0801f912

0801ba38 <__sflush_r>:
 801ba38:	898a      	ldrh	r2, [r1, #12]
 801ba3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba3e:	4605      	mov	r5, r0
 801ba40:	0710      	lsls	r0, r2, #28
 801ba42:	460c      	mov	r4, r1
 801ba44:	d458      	bmi.n	801baf8 <__sflush_r+0xc0>
 801ba46:	684b      	ldr	r3, [r1, #4]
 801ba48:	2b00      	cmp	r3, #0
 801ba4a:	dc05      	bgt.n	801ba58 <__sflush_r+0x20>
 801ba4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801ba4e:	2b00      	cmp	r3, #0
 801ba50:	dc02      	bgt.n	801ba58 <__sflush_r+0x20>
 801ba52:	2000      	movs	r0, #0
 801ba54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ba58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ba5a:	2e00      	cmp	r6, #0
 801ba5c:	d0f9      	beq.n	801ba52 <__sflush_r+0x1a>
 801ba5e:	2300      	movs	r3, #0
 801ba60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ba64:	682f      	ldr	r7, [r5, #0]
 801ba66:	6a21      	ldr	r1, [r4, #32]
 801ba68:	602b      	str	r3, [r5, #0]
 801ba6a:	d032      	beq.n	801bad2 <__sflush_r+0x9a>
 801ba6c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801ba6e:	89a3      	ldrh	r3, [r4, #12]
 801ba70:	075a      	lsls	r2, r3, #29
 801ba72:	d505      	bpl.n	801ba80 <__sflush_r+0x48>
 801ba74:	6863      	ldr	r3, [r4, #4]
 801ba76:	1ac0      	subs	r0, r0, r3
 801ba78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ba7a:	b10b      	cbz	r3, 801ba80 <__sflush_r+0x48>
 801ba7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ba7e:	1ac0      	subs	r0, r0, r3
 801ba80:	2300      	movs	r3, #0
 801ba82:	4602      	mov	r2, r0
 801ba84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ba86:	6a21      	ldr	r1, [r4, #32]
 801ba88:	4628      	mov	r0, r5
 801ba8a:	47b0      	blx	r6
 801ba8c:	1c43      	adds	r3, r0, #1
 801ba8e:	89a3      	ldrh	r3, [r4, #12]
 801ba90:	d106      	bne.n	801baa0 <__sflush_r+0x68>
 801ba92:	6829      	ldr	r1, [r5, #0]
 801ba94:	291d      	cmp	r1, #29
 801ba96:	d82b      	bhi.n	801baf0 <__sflush_r+0xb8>
 801ba98:	4a29      	ldr	r2, [pc, #164]	; (801bb40 <__sflush_r+0x108>)
 801ba9a:	410a      	asrs	r2, r1
 801ba9c:	07d6      	lsls	r6, r2, #31
 801ba9e:	d427      	bmi.n	801baf0 <__sflush_r+0xb8>
 801baa0:	2200      	movs	r2, #0
 801baa2:	6062      	str	r2, [r4, #4]
 801baa4:	04d9      	lsls	r1, r3, #19
 801baa6:	6922      	ldr	r2, [r4, #16]
 801baa8:	6022      	str	r2, [r4, #0]
 801baaa:	d504      	bpl.n	801bab6 <__sflush_r+0x7e>
 801baac:	1c42      	adds	r2, r0, #1
 801baae:	d101      	bne.n	801bab4 <__sflush_r+0x7c>
 801bab0:	682b      	ldr	r3, [r5, #0]
 801bab2:	b903      	cbnz	r3, 801bab6 <__sflush_r+0x7e>
 801bab4:	6560      	str	r0, [r4, #84]	; 0x54
 801bab6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bab8:	602f      	str	r7, [r5, #0]
 801baba:	2900      	cmp	r1, #0
 801babc:	d0c9      	beq.n	801ba52 <__sflush_r+0x1a>
 801babe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bac2:	4299      	cmp	r1, r3
 801bac4:	d002      	beq.n	801bacc <__sflush_r+0x94>
 801bac6:	4628      	mov	r0, r5
 801bac8:	f7ff f9f6 	bl	801aeb8 <_free_r>
 801bacc:	2000      	movs	r0, #0
 801bace:	6360      	str	r0, [r4, #52]	; 0x34
 801bad0:	e7c0      	b.n	801ba54 <__sflush_r+0x1c>
 801bad2:	2301      	movs	r3, #1
 801bad4:	4628      	mov	r0, r5
 801bad6:	47b0      	blx	r6
 801bad8:	1c41      	adds	r1, r0, #1
 801bada:	d1c8      	bne.n	801ba6e <__sflush_r+0x36>
 801badc:	682b      	ldr	r3, [r5, #0]
 801bade:	2b00      	cmp	r3, #0
 801bae0:	d0c5      	beq.n	801ba6e <__sflush_r+0x36>
 801bae2:	2b1d      	cmp	r3, #29
 801bae4:	d001      	beq.n	801baea <__sflush_r+0xb2>
 801bae6:	2b16      	cmp	r3, #22
 801bae8:	d101      	bne.n	801baee <__sflush_r+0xb6>
 801baea:	602f      	str	r7, [r5, #0]
 801baec:	e7b1      	b.n	801ba52 <__sflush_r+0x1a>
 801baee:	89a3      	ldrh	r3, [r4, #12]
 801baf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801baf4:	81a3      	strh	r3, [r4, #12]
 801baf6:	e7ad      	b.n	801ba54 <__sflush_r+0x1c>
 801baf8:	690f      	ldr	r7, [r1, #16]
 801bafa:	2f00      	cmp	r7, #0
 801bafc:	d0a9      	beq.n	801ba52 <__sflush_r+0x1a>
 801bafe:	0793      	lsls	r3, r2, #30
 801bb00:	680e      	ldr	r6, [r1, #0]
 801bb02:	bf08      	it	eq
 801bb04:	694b      	ldreq	r3, [r1, #20]
 801bb06:	600f      	str	r7, [r1, #0]
 801bb08:	bf18      	it	ne
 801bb0a:	2300      	movne	r3, #0
 801bb0c:	eba6 0807 	sub.w	r8, r6, r7
 801bb10:	608b      	str	r3, [r1, #8]
 801bb12:	f1b8 0f00 	cmp.w	r8, #0
 801bb16:	dd9c      	ble.n	801ba52 <__sflush_r+0x1a>
 801bb18:	6a21      	ldr	r1, [r4, #32]
 801bb1a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801bb1c:	4643      	mov	r3, r8
 801bb1e:	463a      	mov	r2, r7
 801bb20:	4628      	mov	r0, r5
 801bb22:	47b0      	blx	r6
 801bb24:	2800      	cmp	r0, #0
 801bb26:	dc06      	bgt.n	801bb36 <__sflush_r+0xfe>
 801bb28:	89a3      	ldrh	r3, [r4, #12]
 801bb2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bb2e:	81a3      	strh	r3, [r4, #12]
 801bb30:	f04f 30ff 	mov.w	r0, #4294967295
 801bb34:	e78e      	b.n	801ba54 <__sflush_r+0x1c>
 801bb36:	4407      	add	r7, r0
 801bb38:	eba8 0800 	sub.w	r8, r8, r0
 801bb3c:	e7e9      	b.n	801bb12 <__sflush_r+0xda>
 801bb3e:	bf00      	nop
 801bb40:	dfbffffe 	.word	0xdfbffffe

0801bb44 <_fflush_r>:
 801bb44:	b538      	push	{r3, r4, r5, lr}
 801bb46:	690b      	ldr	r3, [r1, #16]
 801bb48:	4605      	mov	r5, r0
 801bb4a:	460c      	mov	r4, r1
 801bb4c:	b913      	cbnz	r3, 801bb54 <_fflush_r+0x10>
 801bb4e:	2500      	movs	r5, #0
 801bb50:	4628      	mov	r0, r5
 801bb52:	bd38      	pop	{r3, r4, r5, pc}
 801bb54:	b118      	cbz	r0, 801bb5e <_fflush_r+0x1a>
 801bb56:	6a03      	ldr	r3, [r0, #32]
 801bb58:	b90b      	cbnz	r3, 801bb5e <_fflush_r+0x1a>
 801bb5a:	f7fe f987 	bl	8019e6c <__sinit>
 801bb5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bb62:	2b00      	cmp	r3, #0
 801bb64:	d0f3      	beq.n	801bb4e <_fflush_r+0xa>
 801bb66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801bb68:	07d0      	lsls	r0, r2, #31
 801bb6a:	d404      	bmi.n	801bb76 <_fflush_r+0x32>
 801bb6c:	0599      	lsls	r1, r3, #22
 801bb6e:	d402      	bmi.n	801bb76 <_fflush_r+0x32>
 801bb70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bb72:	f7fe fb7e 	bl	801a272 <__retarget_lock_acquire_recursive>
 801bb76:	4628      	mov	r0, r5
 801bb78:	4621      	mov	r1, r4
 801bb7a:	f7ff ff5d 	bl	801ba38 <__sflush_r>
 801bb7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801bb80:	07da      	lsls	r2, r3, #31
 801bb82:	4605      	mov	r5, r0
 801bb84:	d4e4      	bmi.n	801bb50 <_fflush_r+0xc>
 801bb86:	89a3      	ldrh	r3, [r4, #12]
 801bb88:	059b      	lsls	r3, r3, #22
 801bb8a:	d4e1      	bmi.n	801bb50 <_fflush_r+0xc>
 801bb8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bb8e:	f7fe fb71 	bl	801a274 <__retarget_lock_release_recursive>
 801bb92:	e7dd      	b.n	801bb50 <_fflush_r+0xc>

0801bb94 <fiprintf>:
 801bb94:	b40e      	push	{r1, r2, r3}
 801bb96:	b503      	push	{r0, r1, lr}
 801bb98:	4601      	mov	r1, r0
 801bb9a:	ab03      	add	r3, sp, #12
 801bb9c:	4805      	ldr	r0, [pc, #20]	; (801bbb4 <fiprintf+0x20>)
 801bb9e:	f853 2b04 	ldr.w	r2, [r3], #4
 801bba2:	6800      	ldr	r0, [r0, #0]
 801bba4:	9301      	str	r3, [sp, #4]
 801bba6:	f7ff fe2d 	bl	801b804 <_vfiprintf_r>
 801bbaa:	b002      	add	sp, #8
 801bbac:	f85d eb04 	ldr.w	lr, [sp], #4
 801bbb0:	b003      	add	sp, #12
 801bbb2:	4770      	bx	lr
 801bbb4:	200000bc 	.word	0x200000bc

0801bbb8 <__swhatbuf_r>:
 801bbb8:	b570      	push	{r4, r5, r6, lr}
 801bbba:	460c      	mov	r4, r1
 801bbbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bbc0:	2900      	cmp	r1, #0
 801bbc2:	b096      	sub	sp, #88	; 0x58
 801bbc4:	4615      	mov	r5, r2
 801bbc6:	461e      	mov	r6, r3
 801bbc8:	da0d      	bge.n	801bbe6 <__swhatbuf_r+0x2e>
 801bbca:	89a3      	ldrh	r3, [r4, #12]
 801bbcc:	f013 0f80 	tst.w	r3, #128	; 0x80
 801bbd0:	f04f 0100 	mov.w	r1, #0
 801bbd4:	bf0c      	ite	eq
 801bbd6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801bbda:	2340      	movne	r3, #64	; 0x40
 801bbdc:	2000      	movs	r0, #0
 801bbde:	6031      	str	r1, [r6, #0]
 801bbe0:	602b      	str	r3, [r5, #0]
 801bbe2:	b016      	add	sp, #88	; 0x58
 801bbe4:	bd70      	pop	{r4, r5, r6, pc}
 801bbe6:	466a      	mov	r2, sp
 801bbe8:	f000 f848 	bl	801bc7c <_fstat_r>
 801bbec:	2800      	cmp	r0, #0
 801bbee:	dbec      	blt.n	801bbca <__swhatbuf_r+0x12>
 801bbf0:	9901      	ldr	r1, [sp, #4]
 801bbf2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801bbf6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801bbfa:	4259      	negs	r1, r3
 801bbfc:	4159      	adcs	r1, r3
 801bbfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bc02:	e7eb      	b.n	801bbdc <__swhatbuf_r+0x24>

0801bc04 <__smakebuf_r>:
 801bc04:	898b      	ldrh	r3, [r1, #12]
 801bc06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801bc08:	079d      	lsls	r5, r3, #30
 801bc0a:	4606      	mov	r6, r0
 801bc0c:	460c      	mov	r4, r1
 801bc0e:	d507      	bpl.n	801bc20 <__smakebuf_r+0x1c>
 801bc10:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801bc14:	6023      	str	r3, [r4, #0]
 801bc16:	6123      	str	r3, [r4, #16]
 801bc18:	2301      	movs	r3, #1
 801bc1a:	6163      	str	r3, [r4, #20]
 801bc1c:	b002      	add	sp, #8
 801bc1e:	bd70      	pop	{r4, r5, r6, pc}
 801bc20:	ab01      	add	r3, sp, #4
 801bc22:	466a      	mov	r2, sp
 801bc24:	f7ff ffc8 	bl	801bbb8 <__swhatbuf_r>
 801bc28:	9900      	ldr	r1, [sp, #0]
 801bc2a:	4605      	mov	r5, r0
 801bc2c:	4630      	mov	r0, r6
 801bc2e:	f7ff f9b7 	bl	801afa0 <_malloc_r>
 801bc32:	b948      	cbnz	r0, 801bc48 <__smakebuf_r+0x44>
 801bc34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bc38:	059a      	lsls	r2, r3, #22
 801bc3a:	d4ef      	bmi.n	801bc1c <__smakebuf_r+0x18>
 801bc3c:	f023 0303 	bic.w	r3, r3, #3
 801bc40:	f043 0302 	orr.w	r3, r3, #2
 801bc44:	81a3      	strh	r3, [r4, #12]
 801bc46:	e7e3      	b.n	801bc10 <__smakebuf_r+0xc>
 801bc48:	89a3      	ldrh	r3, [r4, #12]
 801bc4a:	6020      	str	r0, [r4, #0]
 801bc4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bc50:	81a3      	strh	r3, [r4, #12]
 801bc52:	9b00      	ldr	r3, [sp, #0]
 801bc54:	6163      	str	r3, [r4, #20]
 801bc56:	9b01      	ldr	r3, [sp, #4]
 801bc58:	6120      	str	r0, [r4, #16]
 801bc5a:	b15b      	cbz	r3, 801bc74 <__smakebuf_r+0x70>
 801bc5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bc60:	4630      	mov	r0, r6
 801bc62:	f000 f81d 	bl	801bca0 <_isatty_r>
 801bc66:	b128      	cbz	r0, 801bc74 <__smakebuf_r+0x70>
 801bc68:	89a3      	ldrh	r3, [r4, #12]
 801bc6a:	f023 0303 	bic.w	r3, r3, #3
 801bc6e:	f043 0301 	orr.w	r3, r3, #1
 801bc72:	81a3      	strh	r3, [r4, #12]
 801bc74:	89a3      	ldrh	r3, [r4, #12]
 801bc76:	431d      	orrs	r5, r3
 801bc78:	81a5      	strh	r5, [r4, #12]
 801bc7a:	e7cf      	b.n	801bc1c <__smakebuf_r+0x18>

0801bc7c <_fstat_r>:
 801bc7c:	b538      	push	{r3, r4, r5, lr}
 801bc7e:	4d07      	ldr	r5, [pc, #28]	; (801bc9c <_fstat_r+0x20>)
 801bc80:	2300      	movs	r3, #0
 801bc82:	4604      	mov	r4, r0
 801bc84:	4608      	mov	r0, r1
 801bc86:	4611      	mov	r1, r2
 801bc88:	602b      	str	r3, [r5, #0]
 801bc8a:	f7e7 fedc 	bl	8003a46 <_fstat>
 801bc8e:	1c43      	adds	r3, r0, #1
 801bc90:	d102      	bne.n	801bc98 <_fstat_r+0x1c>
 801bc92:	682b      	ldr	r3, [r5, #0]
 801bc94:	b103      	cbz	r3, 801bc98 <_fstat_r+0x1c>
 801bc96:	6023      	str	r3, [r4, #0]
 801bc98:	bd38      	pop	{r3, r4, r5, pc}
 801bc9a:	bf00      	nop
 801bc9c:	20007354 	.word	0x20007354

0801bca0 <_isatty_r>:
 801bca0:	b538      	push	{r3, r4, r5, lr}
 801bca2:	4d06      	ldr	r5, [pc, #24]	; (801bcbc <_isatty_r+0x1c>)
 801bca4:	2300      	movs	r3, #0
 801bca6:	4604      	mov	r4, r0
 801bca8:	4608      	mov	r0, r1
 801bcaa:	602b      	str	r3, [r5, #0]
 801bcac:	f7e7 fedb 	bl	8003a66 <_isatty>
 801bcb0:	1c43      	adds	r3, r0, #1
 801bcb2:	d102      	bne.n	801bcba <_isatty_r+0x1a>
 801bcb4:	682b      	ldr	r3, [r5, #0]
 801bcb6:	b103      	cbz	r3, 801bcba <_isatty_r+0x1a>
 801bcb8:	6023      	str	r3, [r4, #0]
 801bcba:	bd38      	pop	{r3, r4, r5, pc}
 801bcbc:	20007354 	.word	0x20007354

0801bcc0 <_sbrk_r>:
 801bcc0:	b538      	push	{r3, r4, r5, lr}
 801bcc2:	4d06      	ldr	r5, [pc, #24]	; (801bcdc <_sbrk_r+0x1c>)
 801bcc4:	2300      	movs	r3, #0
 801bcc6:	4604      	mov	r4, r0
 801bcc8:	4608      	mov	r0, r1
 801bcca:	602b      	str	r3, [r5, #0]
 801bccc:	f7e7 fee4 	bl	8003a98 <_sbrk>
 801bcd0:	1c43      	adds	r3, r0, #1
 801bcd2:	d102      	bne.n	801bcda <_sbrk_r+0x1a>
 801bcd4:	682b      	ldr	r3, [r5, #0]
 801bcd6:	b103      	cbz	r3, 801bcda <_sbrk_r+0x1a>
 801bcd8:	6023      	str	r3, [r4, #0]
 801bcda:	bd38      	pop	{r3, r4, r5, pc}
 801bcdc:	20007354 	.word	0x20007354

0801bce0 <abort>:
 801bce0:	b508      	push	{r3, lr}
 801bce2:	2006      	movs	r0, #6
 801bce4:	f000 f860 	bl	801bda8 <raise>
 801bce8:	2001      	movs	r0, #1
 801bcea:	f7e7 fe5d 	bl	80039a8 <_exit>

0801bcee <_calloc_r>:
 801bcee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801bcf0:	fba1 2402 	umull	r2, r4, r1, r2
 801bcf4:	b94c      	cbnz	r4, 801bd0a <_calloc_r+0x1c>
 801bcf6:	4611      	mov	r1, r2
 801bcf8:	9201      	str	r2, [sp, #4]
 801bcfa:	f7ff f951 	bl	801afa0 <_malloc_r>
 801bcfe:	9a01      	ldr	r2, [sp, #4]
 801bd00:	4605      	mov	r5, r0
 801bd02:	b930      	cbnz	r0, 801bd12 <_calloc_r+0x24>
 801bd04:	4628      	mov	r0, r5
 801bd06:	b003      	add	sp, #12
 801bd08:	bd30      	pop	{r4, r5, pc}
 801bd0a:	220c      	movs	r2, #12
 801bd0c:	6002      	str	r2, [r0, #0]
 801bd0e:	2500      	movs	r5, #0
 801bd10:	e7f8      	b.n	801bd04 <_calloc_r+0x16>
 801bd12:	4621      	mov	r1, r4
 801bd14:	f7fe fa36 	bl	801a184 <memset>
 801bd18:	e7f4      	b.n	801bd04 <_calloc_r+0x16>

0801bd1a <__ascii_mbtowc>:
 801bd1a:	b082      	sub	sp, #8
 801bd1c:	b901      	cbnz	r1, 801bd20 <__ascii_mbtowc+0x6>
 801bd1e:	a901      	add	r1, sp, #4
 801bd20:	b142      	cbz	r2, 801bd34 <__ascii_mbtowc+0x1a>
 801bd22:	b14b      	cbz	r3, 801bd38 <__ascii_mbtowc+0x1e>
 801bd24:	7813      	ldrb	r3, [r2, #0]
 801bd26:	600b      	str	r3, [r1, #0]
 801bd28:	7812      	ldrb	r2, [r2, #0]
 801bd2a:	1e10      	subs	r0, r2, #0
 801bd2c:	bf18      	it	ne
 801bd2e:	2001      	movne	r0, #1
 801bd30:	b002      	add	sp, #8
 801bd32:	4770      	bx	lr
 801bd34:	4610      	mov	r0, r2
 801bd36:	e7fb      	b.n	801bd30 <__ascii_mbtowc+0x16>
 801bd38:	f06f 0001 	mvn.w	r0, #1
 801bd3c:	e7f8      	b.n	801bd30 <__ascii_mbtowc+0x16>

0801bd3e <__ascii_wctomb>:
 801bd3e:	b149      	cbz	r1, 801bd54 <__ascii_wctomb+0x16>
 801bd40:	2aff      	cmp	r2, #255	; 0xff
 801bd42:	bf85      	ittet	hi
 801bd44:	238a      	movhi	r3, #138	; 0x8a
 801bd46:	6003      	strhi	r3, [r0, #0]
 801bd48:	700a      	strbls	r2, [r1, #0]
 801bd4a:	f04f 30ff 	movhi.w	r0, #4294967295
 801bd4e:	bf98      	it	ls
 801bd50:	2001      	movls	r0, #1
 801bd52:	4770      	bx	lr
 801bd54:	4608      	mov	r0, r1
 801bd56:	4770      	bx	lr

0801bd58 <_raise_r>:
 801bd58:	291f      	cmp	r1, #31
 801bd5a:	b538      	push	{r3, r4, r5, lr}
 801bd5c:	4604      	mov	r4, r0
 801bd5e:	460d      	mov	r5, r1
 801bd60:	d904      	bls.n	801bd6c <_raise_r+0x14>
 801bd62:	2316      	movs	r3, #22
 801bd64:	6003      	str	r3, [r0, #0]
 801bd66:	f04f 30ff 	mov.w	r0, #4294967295
 801bd6a:	bd38      	pop	{r3, r4, r5, pc}
 801bd6c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801bd6e:	b112      	cbz	r2, 801bd76 <_raise_r+0x1e>
 801bd70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bd74:	b94b      	cbnz	r3, 801bd8a <_raise_r+0x32>
 801bd76:	4620      	mov	r0, r4
 801bd78:	f000 f830 	bl	801bddc <_getpid_r>
 801bd7c:	462a      	mov	r2, r5
 801bd7e:	4601      	mov	r1, r0
 801bd80:	4620      	mov	r0, r4
 801bd82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bd86:	f000 b817 	b.w	801bdb8 <_kill_r>
 801bd8a:	2b01      	cmp	r3, #1
 801bd8c:	d00a      	beq.n	801bda4 <_raise_r+0x4c>
 801bd8e:	1c59      	adds	r1, r3, #1
 801bd90:	d103      	bne.n	801bd9a <_raise_r+0x42>
 801bd92:	2316      	movs	r3, #22
 801bd94:	6003      	str	r3, [r0, #0]
 801bd96:	2001      	movs	r0, #1
 801bd98:	e7e7      	b.n	801bd6a <_raise_r+0x12>
 801bd9a:	2400      	movs	r4, #0
 801bd9c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801bda0:	4628      	mov	r0, r5
 801bda2:	4798      	blx	r3
 801bda4:	2000      	movs	r0, #0
 801bda6:	e7e0      	b.n	801bd6a <_raise_r+0x12>

0801bda8 <raise>:
 801bda8:	4b02      	ldr	r3, [pc, #8]	; (801bdb4 <raise+0xc>)
 801bdaa:	4601      	mov	r1, r0
 801bdac:	6818      	ldr	r0, [r3, #0]
 801bdae:	f7ff bfd3 	b.w	801bd58 <_raise_r>
 801bdb2:	bf00      	nop
 801bdb4:	200000bc 	.word	0x200000bc

0801bdb8 <_kill_r>:
 801bdb8:	b538      	push	{r3, r4, r5, lr}
 801bdba:	4d07      	ldr	r5, [pc, #28]	; (801bdd8 <_kill_r+0x20>)
 801bdbc:	2300      	movs	r3, #0
 801bdbe:	4604      	mov	r4, r0
 801bdc0:	4608      	mov	r0, r1
 801bdc2:	4611      	mov	r1, r2
 801bdc4:	602b      	str	r3, [r5, #0]
 801bdc6:	f7e7 fddd 	bl	8003984 <_kill>
 801bdca:	1c43      	adds	r3, r0, #1
 801bdcc:	d102      	bne.n	801bdd4 <_kill_r+0x1c>
 801bdce:	682b      	ldr	r3, [r5, #0]
 801bdd0:	b103      	cbz	r3, 801bdd4 <_kill_r+0x1c>
 801bdd2:	6023      	str	r3, [r4, #0]
 801bdd4:	bd38      	pop	{r3, r4, r5, pc}
 801bdd6:	bf00      	nop
 801bdd8:	20007354 	.word	0x20007354

0801bddc <_getpid_r>:
 801bddc:	f7e7 bdca 	b.w	8003974 <_getpid>

0801bde0 <_init>:
 801bde0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bde2:	bf00      	nop
 801bde4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bde6:	bc08      	pop	{r3}
 801bde8:	469e      	mov	lr, r3
 801bdea:	4770      	bx	lr

0801bdec <_fini>:
 801bdec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bdee:	bf00      	nop
 801bdf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bdf2:	bc08      	pop	{r3}
 801bdf4:	469e      	mov	lr, r3
 801bdf6:	4770      	bx	lr

0801bdf8 <__start_laser_ramp_veneer>:
 801bdf8:	f85f f000 	ldr.w	pc, [pc]	; 801bdfc <__start_laser_ramp_veneer+0x4>
 801bdfc:	00000081 	.word	0x00000081

0801be00 <__calc_fixed_time_MW_sweep_veneer>:
 801be00:	f85f f000 	ldr.w	pc, [pc]	; 801be04 <__calc_fixed_time_MW_sweep_veneer+0x4>
 801be04:	00000de9 	.word	0x00000de9

0801be08 <__MW_update_veneer>:
 801be08:	f85f f000 	ldr.w	pc, [pc]	; 801be0c <__MW_update_veneer+0x4>
 801be0c:	000013ad 	.word	0x000013ad

0801be10 <__stop_pop_veneer>:
 801be10:	f85f f000 	ldr.w	pc, [pc]	; 801be14 <__stop_pop_veneer+0x4>
 801be14:	00001a15 	.word	0x00001a15

0801be18 <__stop_MW_operation_veneer>:
 801be18:	f85f f000 	ldr.w	pc, [pc]	; 801be1c <__stop_MW_operation_veneer+0x4>
 801be1c:	0000137d 	.word	0x0000137d

0801be20 <__laser_update_veneer>:
 801be20:	f85f f000 	ldr.w	pc, [pc]	; 801be24 <__laser_update_veneer+0x4>
 801be24:	00000125 	.word	0x00000125

0801be28 <__init_synthesiser_veneer>:
 801be28:	f85f f000 	ldr.w	pc, [pc]	; 801be2c <__init_synthesiser_veneer+0x4>
 801be2c:	000006d9 	.word	0x000006d9

0801be30 <__start_pop_veneer>:
 801be30:	f85f f000 	ldr.w	pc, [pc]	; 801be34 <__start_pop_veneer+0x4>
 801be34:	000019b9 	.word	0x000019b9

0801be38 <__stop_laser_tuning_veneer>:
 801be38:	f85f f000 	ldr.w	pc, [pc]	; 801be3c <__stop_laser_tuning_veneer+0x4>
 801be3c:	000000f1 	.word	0x000000f1

0801be40 <__timer_delay_veneer>:
 801be40:	f85f f000 	ldr.w	pc, [pc]	; 801be44 <__timer_delay_veneer+0x4>
 801be44:	000018d5 	.word	0x000018d5

0801be48 <__start_POP_calibration_veneer>:
 801be48:	f85f f000 	ldr.w	pc, [pc]	; 801be4c <__start_POP_calibration_veneer+0x4>
 801be4c:	00001261 	.word	0x00001261

0801be50 <__check_timer_veneer>:
 801be50:	f85f f000 	ldr.w	pc, [pc]	; 801be54 <__check_timer_veneer+0x4>
 801be54:	000018bd 	.word	0x000018bd

0801be58 <__start_timer_veneer>:
 801be58:	f85f f000 	ldr.w	pc, [pc]	; 801be5c <__start_timer_veneer+0x4>
 801be5c:	0000185d 	.word	0x0000185d

0801be60 <__stop_timer_veneer>:
 801be60:	f85f f000 	ldr.w	pc, [pc]	; 801be64 <__stop_timer_veneer+0x4>
 801be64:	00001899 	.word	0x00001899
