/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [13:0] _02_;
  reg [3:0] _03_;
  reg [2:0] _04_;
  reg [6:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [42:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [10:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [14:0] celloutsig_0_56z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [4:0] celloutsig_0_65z;
  wire [5:0] celloutsig_0_66z;
  wire [9:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~((celloutsig_0_11z | celloutsig_0_18z) & (celloutsig_0_17z | celloutsig_0_10z));
  assign celloutsig_0_45z = ~((celloutsig_0_22z | celloutsig_0_18z) & (celloutsig_0_35z[4] | celloutsig_0_17z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z[0] | celloutsig_1_0z) & (in_data[141] | celloutsig_1_2z[2]));
  assign celloutsig_1_18z = celloutsig_1_1z[7] | celloutsig_1_4z;
  assign celloutsig_0_18z = celloutsig_0_3z | celloutsig_0_9z;
  assign celloutsig_0_0z = in_data[31] ^ in_data[3];
  assign celloutsig_0_39z = celloutsig_0_36z ^ celloutsig_0_30z[1];
  assign celloutsig_0_42z = celloutsig_0_19z ^ celloutsig_0_15z;
  assign celloutsig_0_60z = _00_ ^ celloutsig_0_50z[9];
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_2z[0];
  assign celloutsig_1_12z = celloutsig_1_4z ^ celloutsig_1_2z[0];
  assign celloutsig_0_15z = celloutsig_0_11z ^ in_data[57];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 14'h0000;
    else _02_ <= { celloutsig_0_6z[8:5], celloutsig_0_25z, celloutsig_0_31z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 4'h0;
    else _03_ <= { _01_[2], _00_, celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 3'h0;
    else _04_ <= in_data[8:6];
  reg [3:0] _21_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _21_ <= 4'h0;
    else _21_ <= in_data[63:60];
  assign { _01_[3:2], _00_, _01_[0] } = _21_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 7'h00;
    else _05_ <= { celloutsig_0_4z, celloutsig_0_15z, _03_, celloutsig_0_15z };
  assign celloutsig_0_50z = { celloutsig_0_6z[8:4], celloutsig_0_42z, celloutsig_0_18z, _05_, celloutsig_0_28z } & { celloutsig_0_48z[9:5], celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_44z, celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_39z };
  assign celloutsig_0_56z = { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_55z, celloutsig_0_37z, celloutsig_0_15z } & { celloutsig_0_53z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_17z } & { celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_31z = { _05_[3], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_16z } / { 1'h1, celloutsig_0_6z[5:0], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_16z, celloutsig_0_19z, _01_[3:2], _00_, _01_[0], celloutsig_0_24z, _04_ } / { 1'h1, celloutsig_0_21z[13:6], celloutsig_0_17z };
  assign celloutsig_0_65z = celloutsig_0_34z[4:0] / { 1'h1, celloutsig_0_35z[2:0], celloutsig_0_51z };
  assign celloutsig_0_6z = { celloutsig_0_5z[5:2], celloutsig_0_5z } / { 1'h1, celloutsig_0_5z[3], celloutsig_0_0z, celloutsig_0_0z, _01_[3:2], _00_, _01_[0], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_66z = celloutsig_0_31z[7:2] / { 1'h1, celloutsig_0_15z, celloutsig_0_25z, _04_ };
  assign celloutsig_1_15z = { celloutsig_1_1z[6:4], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_11z[6:5], celloutsig_1_11z[5], celloutsig_1_11z[3:0] } / { 1'h1, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_11z[6:5], celloutsig_1_11z[5], celloutsig_1_11z[3:1], in_data[96] };
  assign celloutsig_0_33z = { celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_20z } === celloutsig_0_21z[7:0];
  assign celloutsig_0_44z = { celloutsig_0_35z[5:0], celloutsig_0_41z, celloutsig_0_31z, celloutsig_0_37z, celloutsig_0_34z } === { celloutsig_0_37z, _03_, celloutsig_0_37z, _03_, _04_, _01_[3:2], _00_, _01_[0], celloutsig_0_35z, _04_ };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } === { celloutsig_1_1z[9:1], celloutsig_1_1z[1] };
  assign celloutsig_1_10z = in_data[122:113] === { celloutsig_1_1z[8:6], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_24z = { celloutsig_0_21z[33:31], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_10z } === { _05_, celloutsig_0_15z };
  assign celloutsig_0_25z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z } === { celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_73z = { celloutsig_0_30z[0], celloutsig_0_65z } > { celloutsig_0_66z[4:0], celloutsig_0_10z };
  assign celloutsig_1_3z = celloutsig_1_1z[7:3] > celloutsig_1_1z[6:2];
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_3z, _03_, celloutsig_0_8z } > { in_data[77:76], _03_, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_6z[5:1], celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_18z } > { celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[148:139] <= in_data[130:121];
  assign celloutsig_0_8z = celloutsig_0_6z <= { in_data[54:52], celloutsig_0_0z, _03_, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[72:63] <= in_data[34:25];
  assign celloutsig_0_16z = in_data[76:71] <= celloutsig_0_5z;
  assign celloutsig_0_40z = { celloutsig_0_6z[9:5], celloutsig_0_33z, celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_33z } || { celloutsig_0_26z, _02_ };
  assign celloutsig_0_43z = { in_data[23:17], celloutsig_0_12z } || { celloutsig_0_31z[6:2], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_41z = { celloutsig_0_6z[7:4], celloutsig_0_30z, celloutsig_0_25z, _03_, celloutsig_0_27z, celloutsig_0_12z, _04_ } < { celloutsig_0_34z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_28z };
  assign celloutsig_0_37z = { celloutsig_0_28z[2:1], celloutsig_0_4z, celloutsig_0_27z } != celloutsig_0_21z[7:4];
  assign celloutsig_0_5z = ~ { in_data[67:65], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_3z = | { _00_, _01_[3:2], _01_[0], celloutsig_0_1z };
  assign celloutsig_0_36z = | { celloutsig_0_29z, celloutsig_0_6z[5:0] };
  assign celloutsig_0_51z = | { celloutsig_0_43z, celloutsig_0_41z, celloutsig_0_40z, celloutsig_0_32z, celloutsig_0_14z, _04_, celloutsig_0_6z[2:0] };
  assign celloutsig_0_55z = | in_data[44:33];
  assign celloutsig_0_10z = | { _00_, celloutsig_0_8z, celloutsig_0_5z[3], _01_[3:2], _01_[0] };
  assign celloutsig_0_11z = | { _00_, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, _01_[3:2], _01_[0] };
  assign celloutsig_0_12z = | { _00_, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, _01_[3:2], _01_[0], in_data[66], celloutsig_0_0z };
  assign celloutsig_1_17z = ~^ celloutsig_1_15z[10:8];
  assign celloutsig_0_17z = ~^ { _01_[2], _00_, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_10z, celloutsig_0_12z, _01_[3:2], _00_, _01_[0] };
  assign celloutsig_0_30z = { celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_15z } >> { celloutsig_0_28z[4:3], _03_ };
  assign celloutsig_1_2z = { celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[142:140], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_11z[5], celloutsig_1_11z[5], celloutsig_1_11z[3] } >> { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_20z = { celloutsig_0_8z, _04_ } >> { _04_, celloutsig_0_18z };
  assign celloutsig_0_21z = { in_data[77:42], _03_, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_16z } >> { celloutsig_0_5z[3:0], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_20z, _03_, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_20z[3:1], celloutsig_0_18z, celloutsig_0_1z } >> { celloutsig_0_6z[6:3], celloutsig_0_8z };
  assign celloutsig_0_35z = { celloutsig_0_6z[9:7], celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_11z } >> { celloutsig_0_3z, celloutsig_0_8z, _01_[3:2], _00_, _01_[0], celloutsig_0_9z };
  assign celloutsig_0_53z = { celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_32z } >> { _01_[3:2], _00_, _01_[0] };
  assign celloutsig_0_72z = { celloutsig_0_56z[4:0], celloutsig_0_48z } >> { _02_[2:1], celloutsig_0_44z, _05_, celloutsig_0_45z, celloutsig_0_0z, celloutsig_0_60z, celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_45z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z } >> celloutsig_0_6z[5:2];
  assign celloutsig_0_48z = { celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_35z } - { celloutsig_0_34z[5:2], celloutsig_0_9z, celloutsig_0_44z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_32z };
  assign celloutsig_0_4z = ~((in_data[3] & in_data[83]) | (in_data[85] & _01_[3]));
  assign celloutsig_1_7z = ~((celloutsig_1_4z & celloutsig_1_0z) | (celloutsig_1_1z[4] & celloutsig_1_5z));
  assign celloutsig_1_8z = ~((celloutsig_1_6z & celloutsig_1_7z) | (celloutsig_1_0z & in_data[179]));
  assign celloutsig_0_19z = ~((celloutsig_0_18z & _01_[0]) | (celloutsig_0_1z & celloutsig_0_15z));
  assign celloutsig_0_26z = ~((celloutsig_0_6z[6] & celloutsig_0_20z[0]) | (celloutsig_0_17z & celloutsig_0_25z));
  assign celloutsig_0_29z = ~((celloutsig_0_8z & celloutsig_0_28z[0]) | (celloutsig_0_26z & celloutsig_0_0z));
  assign { celloutsig_1_1z[1], celloutsig_1_1z[9:2] } = { celloutsig_1_0z, in_data[187:180] } & { celloutsig_1_0z, in_data[137:130] };
  assign { celloutsig_1_11z[6:5], celloutsig_1_11z[3:0] } = ~ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z };
  assign _01_[1] = _00_;
  assign celloutsig_1_11z[4] = celloutsig_1_11z[5];
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign { out_data[128], out_data[99:96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
