Analysis & Synthesis report for fyp_max10_tse_top
Sat Feb 16 15:41:07 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|state_reg
 11. State Machine - |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|state_reg
 12. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 13. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 14. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 15. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state
 16. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state
 17. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state
 18. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state
 19. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state
 20. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state
 21. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state
 22. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state
 23. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|state
 24. State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state
 25. Registers Protected by Synthesis
 26. Logic Cells Representing Combinational Loops
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Registers Added for RAM Pass-Through Logic
 32. Registers Packed Into Inferred Megafunctions
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 35. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 36. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 37. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 38. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 39. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 40. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 41. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 42. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 43. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 44. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 45. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 46. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 47. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 48. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 49. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 50. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 51. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 52. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 55. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 56. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 59. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 60. Source assignments for fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_cdg1:auto_generated
 61. Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated
 62. Parameter Settings for User Entity Instance: fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component
 63. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0
 64. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 65. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 66. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 67. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 68. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0
 69. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 70. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0
 71. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 72. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 73. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 74. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 75. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0
 76. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 77. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo
 78. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo
 79. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0
 80. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 81. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 82. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 83. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 84. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 85. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 86. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 87. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 88. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 89. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 90. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 91. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 92. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 93. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 94. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 95. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 96. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 97. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo
 98. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 99. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
100. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto
101. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
102. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller
103. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
104. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
105. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
106. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator
107. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller
108. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
109. Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
110. Parameter Settings for User Entity Instance: fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1
111. Parameter Settings for User Entity Instance: fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1
112. Parameter Settings for User Entity Instance: fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo
113. Parameter Settings for Inferred Entity Instance: fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|altsyncram:mem_rtl_0
114. Parameter Settings for Inferred Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
115. altpll Parameter Settings by Entity Instance
116. scfifo Parameter Settings by Entity Instance
117. altsyncram Parameter Settings by Entity Instance
118. Port Connectivity Checks: "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo"
119. Port Connectivity Checks: "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1"
120. Port Connectivity Checks: "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1"
121. Port Connectivity Checks: "fyp_generator:fyp_generator1"
122. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller"
123. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator"
124. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
125. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
126. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller"
127. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo"
128. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
129. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
130. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
131. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
132. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
133. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
134. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
135. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
136. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
137. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
138. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
139. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0"
140. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic"
141. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0"
142. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"
143. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0"
144. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i"
145. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i"
146. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i"
147. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"
148. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0"
149. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"
150. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0"
151. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i"
152. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i"
153. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i"
154. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"
155. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0"
156. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac"
157. Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1"
158. Port Connectivity Checks: "fyp_eth_pll:fyp_eth_pll1"
159. Post-Synthesis Netlist Statistics for Top Partition
160. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
161. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
162. Elapsed Time Per Partition
163. Analysis & Synthesis Messages
164. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 16 15:41:07 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fyp_max10_tse_top                           ;
; Top-level Entity Name              ; fyp_max10_tse_top                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 9,041                                       ;
;     Total combinational functions  ; 5,641                                       ;
;     Dedicated logic registers      ; 5,875                                       ;
; Total registers                    ; 5885                                        ;
; Total pins                         ; 26                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 29,760                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; fyp_max10_tse_top  ; fyp_max10_tse_top  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                 ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library           ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------+
; fyp_checksums/submodules/axis_adapter.v                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v                                          ;                   ;
; fyp_checksums/submodules/udp_checksum_gen.v                                      ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v                                      ;                   ;
; fyp_checksums/submodules/axis_fifo.v                                             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_fifo.v                                             ;                   ;
; fyp_checksums/fyp_udp.v                                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v                                                          ;                   ;
; fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v                                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v                                  ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v                 ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v                 ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v               ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v               ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v     ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv         ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv        ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v         ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v       ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v       ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v                   ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v                   ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv  ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv  ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v         ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v                ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v                   ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v                   ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v          ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v           ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v           ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v          ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v           ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v           ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v          ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v           ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v           ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v             ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv                       ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v                      ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v                      ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v                     ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v                     ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v                ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v                ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v              ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v                 ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v                 ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v                      ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v                      ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v                 ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v                 ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v                  ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v                  ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v                 ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v                 ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v                  ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v                  ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v                 ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v                 ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v              ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v              ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v                      ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v                      ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v                  ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v                  ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v                 ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v                 ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v                       ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v                       ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v                       ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v                       ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v              ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v                         ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v                         ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v                 ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v                 ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v                     ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v                     ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v                  ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v                  ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v                   ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v                   ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v              ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v              ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v              ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v                   ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v                   ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v       ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v       ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v              ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v         ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v  ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v           ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v           ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v                ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v                ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v                    ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v              ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v                     ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v                     ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v              ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v              ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v          ; fyp_max10_tse_sys ;
; fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v                      ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v                      ; fyp_max10_tse_sys ;
; fyp_max10_tse_top.v                                                              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v                                                              ;                   ;
; fyp_generator/fyp_generator.v                                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator.v                                                    ;                   ;
; fyp_eth_pll/fyp_eth_pll.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_eth_pll/fyp_eth_pll.v                                                        ;                   ;
; altpll.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                     ;                   ;
; aglobal181.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                 ;                   ;
; stratix_pll.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                ;                   ;
; stratixii_pll.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                              ;                   ;
; cycloneii_pll.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                              ;                   ;
; db/fyp_eth_pll_altpll.v                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/fyp_eth_pll_altpll.v                                                          ;                   ;
; altsyncram.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;                   ;
; stratix_ram_block.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;                   ;
; lpm_mux.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;                   ;
; lpm_decode.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;                   ;
; a_rdenreg.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;                   ;
; altrom.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                     ;                   ;
; altram.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                     ;                   ;
; altdpram.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;                   ;
; db/altsyncram_a5l1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_a5l1.tdf                                                           ;                   ;
; db/altsyncram_a2l1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_a2l1.tdf                                                           ;                   ;
; db/altsyncram_83f1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_83f1.tdf                                                           ;                   ;
; db/altsyncram_18h1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf                                                           ;                   ;
; db/altsyncram_58h1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf                                                           ;                   ;
; db/altsyncram_t7h1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_t7h1.tdf                                                           ;                   ;
; db/altsyncram_b8h1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_b8h1.tdf                                                           ;                   ;
; db/altsyncram_v4h1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_v4h1.tdf                                                           ;                   ;
; scfifo.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                     ;                   ;
; a_regfifo.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                  ;                   ;
; a_dpfifo.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                   ;                   ;
; a_i2fifo.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                   ;                   ;
; a_fffifo.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                   ;                   ;
; a_f2fifo.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                   ;                   ;
; db/scfifo_9621.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/scfifo_9621.tdf                                                               ;                   ;
; db/a_dpfifo_bb01.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_dpfifo_bb01.tdf                                                             ;                   ;
; db/a_fefifo_7cf.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_fefifo_7cf.tdf                                                              ;                   ;
; db/cntr_337.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/cntr_337.tdf                                                                  ;                   ;
; db/altsyncram_dtn1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf                                                           ;                   ;
; db/cntr_n2b.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/cntr_n2b.tdf                                                                  ;                   ;
; alt_jtag_atlantic.v                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                            ;                   ;
; sld_jtag_endpoint_adapter.vhd                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                  ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                              ;                   ;
; sld_virtual_jtag_basic.v                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                       ;                   ;
; altera_std_synchronizer.v                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                      ;                   ;
; pzdyqx.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                     ;                   ;
; sld_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                    ; altera_sld        ;
; db/ip/slddfb2f916/alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/alt_sld_fab.v                                                  ; alt_sld_fab       ;
; db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab.v                           ; alt_sld_fab       ;
; db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_ident.sv                    ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_ident.sv                    ; alt_sld_fab       ;
; db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                 ; alt_sld_fab       ;
; db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd               ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd               ; alt_sld_fab       ;
; db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                 ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                               ;                   ;
; sld_rom_sr.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;                   ;
; db/altsyncram_cdg1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_cdg1.tdf                                                           ;                   ;
; db/altsyncram_m4g1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_m4g1.tdf                                                           ;                   ;
; altshift_taps.tdf                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                              ;                   ;
; lpm_counter.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                ;                   ;
; lpm_compare.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                ;                   ;
; lpm_constant.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                               ;                   ;
; db/shift_taps_k1m.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/shift_taps_k1m.tdf                                                            ;                   ;
; db/altsyncram_2o71.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_2o71.tdf                                                           ;                   ;
; db/cntr_g4f.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/cntr_g4f.tdf                                                                  ;                   ;
; db/cmpr_gqb.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/fyp_max10_tse/db/cmpr_gqb.tdf                                                                  ;                   ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 9,041                                                                                               ;
;                                             ;                                                                                                     ;
; Total combinational functions               ; 5641                                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                                     ;
;     -- 4 input functions                    ; 2742                                                                                                ;
;     -- 3 input functions                    ; 1128                                                                                                ;
;     -- <=2 input functions                  ; 1771                                                                                                ;
;                                             ;                                                                                                     ;
; Logic elements by mode                      ;                                                                                                     ;
;     -- normal mode                          ; 4497                                                                                                ;
;     -- arithmetic mode                      ; 1144                                                                                                ;
;                                             ;                                                                                                     ;
; Total registers                             ; 5885                                                                                                ;
;     -- Dedicated logic registers            ; 5875                                                                                                ;
;     -- I/O registers                        ; 20                                                                                                  ;
;                                             ;                                                                                                     ;
; I/O pins                                    ; 26                                                                                                  ;
; Total memory bits                           ; 29760                                                                                               ;
;                                             ;                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                   ;
;                                             ;                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                   ;
;     -- PLLs                                 ; 1                                                                                                   ;
;                                             ;                                                                                                     ;
; Maximum fan-out node                        ; fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component|fyp_eth_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4115                                                                                                ;
; Total fan-out                               ; 41864                                                                                               ;
; Average fan-out                             ; 3.55                                                                                                ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                            ; Library Name      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------------+
; |fyp_max10_tse_top                                                                                                                      ; 5641 (1)            ; 5875 (2)                  ; 29760       ; 0          ; 0            ; 0       ; 0         ; 26   ; 0            ; 0          ; |fyp_max10_tse_top                                                                                                                                                                                                                                                                                                                                                                                           ; fyp_max10_tse_top                      ; work              ;
;    |fyp_eth_pll:fyp_eth_pll1|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_eth_pll:fyp_eth_pll1                                                                                                                                                                                                                                                                                                                                                                  ; fyp_eth_pll                            ; work              ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                          ; altpll                                 ; work              ;
;          |fyp_eth_pll_altpll:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component|fyp_eth_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                        ; fyp_eth_pll_altpll                     ; work              ;
;    |fyp_generator:fyp_generator1|                                                                                                       ; 1378 (319)          ; 1262 (196)                ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_generator:fyp_generator1                                                                                                                                                                                                                                                                                                                                                              ; fyp_generator                          ; work              ;
;       |fyp_udp:fyp_udp1|                                                                                                                ; 1059 (15)           ; 1066 (8)                  ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1                                                                                                                                                                                                                                                                                                                                             ; fyp_udp                                ; work              ;
;          |axis_adapter:axis_adapter1|                                                                                                   ; 39 (39)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1                                                                                                                                                                                                                                                                                                                  ; axis_adapter                           ; work              ;
;          |udp_checksum_gen:fyp_upd_checksum1|                                                                                           ; 1005 (930)          ; 1026 (957)                ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1                                                                                                                                                                                                                                                                                                          ; udp_checksum_gen                       ; work              ;
;             |axis_fifo:payload_fifo|                                                                                                    ; 75 (75)             ; 69 (69)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo                                                                                                                                                                                                                                                                                   ; axis_fifo                              ; work              ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                             ; work              ;
;                   |altsyncram_cdg1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_cdg1:auto_generated                                                                                                                                                                                                                               ; altsyncram_cdg1                        ; work              ;
;    |fyp_max10_tse_sys:fyp_max10_tse_sys1|                                                                                               ; 3974 (0)            ; 4446 (0)                  ; 23616       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1                                                                                                                                                                                                                                                                                                                                                      ; fyp_max10_tse_sys                      ; fyp_max10_tse_sys ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                ; fyp_max10_tse_sys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer              ; fyp_max10_tse_sys ;
;       |fyp_max10_tse_sys_eth_tse_0:eth_tse_0|                                                                                           ; 3273 (0)            ; 3920 (0)                  ; 23088       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0                                                                                                                                                                                                                                                                                                                ; fyp_max10_tse_sys_eth_tse_0            ; fyp_max10_tse_sys ;
;          |altera_eth_tse_mac:i_tse_mac|                                                                                                 ; 3273 (3)            ; 3905 (1)                  ; 23088       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                                                                                                                   ; altera_eth_tse_mac                     ; fyp_max10_tse_sys ;
;             |altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC|                                                                             ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC                                                                                                                                                                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;             |altera_eth_tse_std_synchronizer:XOFF_REG_SYNC|                                                                             ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC                                                                                                                                                                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;             |altera_eth_tse_std_synchronizer:XON_GEN_SYNC|                                                                              ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC                                                                                                                                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;             |altera_eth_tse_std_synchronizer:XON_REG_SYNC|                                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC                                                                                                                                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;             |altera_tse_mac_control:U_MAC_CONTROL|                                                                                      ; 1135 (0)            ; 1491 (0)                  ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                                              ; altera_tse_mac_control                 ; fyp_max10_tse_sys ;
;                |altera_tse_host_control:U_CTRL|                                                                                         ; 36 (36)             ; 27 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                                                                                               ; altera_tse_host_control                ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                |altera_tse_register_map:U_REG|                                                                                          ; 1099 (803)          ; 1464 (733)                ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                                                                                                ; altera_tse_register_map                ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT                                                                                                                                                                 ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                   ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_13|                                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13                                                                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_14|                                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14                                                                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_3|                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3                                                                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE                                                                                                                                                             ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                               ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE                                                                                                                                                             ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                               ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_clock_crosser:U_EXCESS_COL|                                                                               ; 1 (1)               ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL                                                                                                                                                                          ; altera_tse_clock_crosser               ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_clock_crosser:U_LATE_COL|                                                                                 ; 1 (1)               ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL                                                                                                                                                                            ; altera_tse_clock_crosser               ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_clock_crosser:U_SYNC_10|                                                                                  ; 3 (3)               ; 72 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10                                                                                                                                                                             ; altera_tse_clock_crosser               ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_clock_crosser:U_SYNC_11|                                                                                  ; 3 (3)               ; 72 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11                                                                                                                                                                             ; altera_tse_clock_crosser               ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_clock_crosser:U_SYNC_12|                                                                                  ; 3 (3)               ; 72 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12                                                                                                                                                                             ; altera_tse_clock_crosser               ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_clock_crosser:U_SYNC_6|                                                                                   ; 3 (3)               ; 72 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6                                                                                                                                                                              ; altera_tse_clock_crosser               ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_clock_crosser:U_SYNC_7|                                                                                   ; 3 (3)               ; 72 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7                                                                                                                                                                              ; altera_tse_clock_crosser               ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_clock_crosser:U_SYNC_8|                                                                                   ; 2 (2)               ; 40 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8                                                                                                                                                                              ; altera_tse_clock_crosser               ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_clock_crosser:U_SYNC_9|                                                                                   ; 3 (3)               ; 72 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9                                                                                                                                                                              ; altera_tse_clock_crosser               ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_rx_counter_cntl:U_RXCNT|                                                                                  ; 177 (169)           ; 142 (94)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                                                                                                             ; altera_tse_rx_counter_cntl             ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                  ; 8 (0)               ; 48 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                             ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[11].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u                                                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[12].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u                                                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[13].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u                                                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[14].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u                                                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[15].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u                                                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_tse_dpram_16x32:CNT_ARRAY_1|                                                                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                                                                                                          ; altera_tse_dpram_16x32                 ; fyp_max10_tse_sys ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component                                                                                                          ; altsyncram                             ; work              ;
;                            |altsyncram_a5l1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated                                                                           ; altsyncram_a5l1                        ; work              ;
;                      |altera_tse_dpram_16x32:CNT_ARRAY_2|                                                                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                                                                                                          ; altera_tse_dpram_16x32                 ; fyp_max10_tse_sys ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component                                                                                                          ; altsyncram                             ; work              ;
;                            |altsyncram_a5l1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated                                                                           ; altsyncram_a5l1                        ; work              ;
;                   |altera_tse_tx_counter_cntl:U_TXCNT|                                                                                  ; 96 (96)             ; 71 (71)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                                                                                                             ; altera_tse_tx_counter_cntl             ; fyp_max10_tse_sys ;
;                      |altera_tse_dpram_8x32:U_ARRAY_1|                                                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                                                                                                             ; altera_tse_dpram_8x32                  ; fyp_max10_tse_sys ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                             ; work              ;
;                            |altsyncram_a2l1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated                                                                              ; altsyncram_a2l1                        ; work              ;
;                      |altera_tse_dpram_8x32:U_ARRAY_2|                                                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                                                                                                             ; altera_tse_dpram_8x32                  ; fyp_max10_tse_sys ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component                                                                                                             ; altsyncram                             ; work              ;
;                            |altsyncram_a2l1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated                                                                              ; altsyncram_a2l1                        ; work              ;
;             |altera_tse_nf_rgmii_module:U_RGMII|                                                                                        ; 17 (17)             ; 20 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII                                                                                                                                                                                                                                                ; altera_tse_nf_rgmii_module             ; fyp_max10_tse_sys ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;             |altera_tse_reset_synchronizer:reset_sync_0|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                                        ; altera_tse_reset_synchronizer          ; fyp_max10_tse_sys ;
;             |altera_tse_reset_synchronizer:reset_sync_1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                                        ; altera_tse_reset_synchronizer          ; fyp_max10_tse_sys ;
;             |altera_tse_reset_synchronizer:reset_sync_2|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                                                        ; altera_tse_reset_synchronizer          ; fyp_max10_tse_sys ;
;             |altera_tse_reset_synchronizer:reset_sync_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                                                        ; altera_tse_reset_synchronizer          ; fyp_max10_tse_sys ;
;             |altera_tse_reset_synchronizer:reset_sync_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                                                        ; altera_tse_reset_synchronizer          ; fyp_max10_tse_sys ;
;             |altera_tse_top_mdio:U_MDIO|                                                                                                ; 131 (1)             ; 152 (36)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO                                                                                                                                                                                                                                                        ; altera_tse_top_mdio                    ; fyp_max10_tse_sys ;
;                |altera_tse_mdio:U_MDIO|                                                                                                 ; 81 (81)             ; 71 (71)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                                                                                                                 ; altera_tse_mdio                        ; fyp_max10_tse_sys ;
;                |altera_tse_mdio_clk_gen:U_CLKGEN|                                                                                       ; 15 (15)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                                                                                                       ; altera_tse_mdio_clk_gen                ; fyp_max10_tse_sys ;
;                |altera_tse_mdio_cntl:U_CNTL|                                                                                            ; 34 (34)             ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                                                                                                            ; altera_tse_mdio_cntl                   ; fyp_max10_tse_sys ;
;             |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                                                               ; 1985 (3)            ; 2214 (0)                  ; 21552       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                                                       ; altera_tse_top_w_fifo_10_100_1000      ; fyp_max10_tse_sys ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                |altera_tse_clk_cntl:U_CLKCT|                                                                                            ; 3 (3)               ; 9 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                                           ; altera_tse_clk_cntl                    ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE                                                                                                                                                        ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                          ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE                                                                                                                                                        ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                          ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                |altera_tse_gmii_io:U_GMIF|                                                                                              ; 10 (10)             ; 23 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                                                                                             ; altera_tse_gmii_io                     ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                    ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                      ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                |altera_tse_loopback_ff:U_LBFF|                                                                                          ; 75 (12)             ; 101 (19)                  ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF                                                                                                                                                                                                         ; altera_tse_loopback_ff                 ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                  ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_a_fifo_24:U_LBFF|                                                                                         ; 53 (33)             ; 68 (18)                   ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF                                                                                                                                                                             ; altera_tse_a_fifo_24                   ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|                                                           ; 0 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR                                                                                                                      ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u                                                                            ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u                                                                            ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u                                                                            ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u                                                                            ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u                                                                            ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|                                                           ; 0 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR                                                                                                                      ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u                                                                            ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u                                                                            ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u                                                                            ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u                                                                            ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u                                                                            ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_tse_gray_cnt:U_RD|                                                                                         ; 10 (10)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD                                                                                                                                                    ; altera_tse_gray_cnt                    ; fyp_max10_tse_sys ;
;                      |altera_tse_gray_cnt:U_WRT|                                                                                        ; 10 (10)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT                                                                                                                                                   ; altera_tse_gray_cnt                    ; fyp_max10_tse_sys ;
;                      |altera_tse_sdpm_altsyncram:U_RAM|                                                                                 ; 0 (0)               ; 0 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM                                                                                                                                            ; altera_tse_sdpm_altsyncram             ; fyp_max10_tse_sys ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component                                                                                                            ; altsyncram                             ; work              ;
;                            |altsyncram_83f1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_83f1:auto_generated                                                                             ; altsyncram_83f1                        ; work              ;
;                   |altera_tse_lb_read_cntl:U_LBR|                                                                                       ; 3 (3)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR                                                                                                                                                                           ; altera_tse_lb_read_cntl                ; fyp_max10_tse_sys ;
;                   |altera_tse_lb_wrt_cntl:U_LBW|                                                                                        ; 7 (7)               ; 7 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW                                                                                                                                                                            ; altera_tse_lb_wrt_cntl                 ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA|                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA                                                                                                                        ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                |altera_tse_mii_rx_if:U_MRX|                                                                                             ; 23 (23)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                                                                                            ; altera_tse_mii_rx_if                   ; fyp_max10_tse_sys ;
;                |altera_tse_mii_tx_if:U_MTX|                                                                                             ; 7 (7)               ; 10 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                                            ; altera_tse_mii_tx_if                   ; fyp_max10_tse_sys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                   ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                     ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                |altera_tse_top_w_fifo:U_MAC|                                                                                            ; 1864 (0)            ; 2040 (0)                  ; 21232       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                                           ; altera_tse_top_w_fifo                  ; fyp_max10_tse_sys ;
;                   |altera_tse_magic_detection:U_MAGIC|                                                                                  ; 79 (79)             ; 39 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC                                                                                                                                                                        ; altera_tse_magic_detection             ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_tse_rx_min_ff:U_RXFF|                                                                                         ; 183 (26)            ; 318 (17)                  ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                                               ; altera_tse_rx_min_ff                   ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                         ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                  ; 0 (0)               ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                               ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                  ; 0 (0)               ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                               ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_tse_a_fifo_34:RX_STATUS|                                                                                   ; 42 (16)             ; 64 (15)                   ; 640         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                                                ; altera_tse_a_fifo_34                   ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|                                                        ; 0 (0)               ; 14 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR                                                                                         ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)               ; 0 (0)                     ; 640         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                           ; altera_tse_altsyncram_dpm_fifo         ; fyp_max10_tse_sys ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)               ; 0 (0)                     ; 640         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                           ; altsyncram                             ; work              ;
;                               |altsyncram_58h1:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 640         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated                                            ; altsyncram_58h1                        ; work              ;
;                         |altera_tse_bin_cnt:U_RD|                                                                                       ; 10 (10)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                                                        ; altera_tse_bin_cnt                     ; fyp_max10_tse_sys ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 16 (16)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                      ; altera_tse_gray_cnt                    ; fyp_max10_tse_sys ;
;                      |altera_tse_a_fifo_opt_1246:RX_DATA|                                                                               ; 114 (72)            ; 174 (39)                  ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                                            ; altera_tse_a_fifo_opt_1246             ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                               ; 0 (0)               ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                            ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                               ; 0 (0)               ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                            ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                               ; 0 (0)               ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                            ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                       ; altera_tse_altsyncram_dpm_fifo         ; fyp_max10_tse_sys ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                       ; altsyncram                             ; work              ;
;                               |altsyncram_18h1:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated                                        ; altsyncram_18h1                        ; work              ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                      ; 21 (21)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                   ; altera_tse_gray_cnt                    ; fyp_max10_tse_sys ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 21 (21)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                  ; altera_tse_gray_cnt                    ; fyp_max10_tse_sys ;
;                   |altera_tse_top_1geth:U_GETH|                                                                                         ; 1163 (0)            ; 1191 (0)                  ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                                               ; altera_tse_top_1geth                   ; fyp_max10_tse_sys ;
;                      |altera_tse_mac_rx:U_RX|                                                                                           ; 325 (261)           ; 501 (419)                 ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                                                                                                        ; altera_tse_mac_rx                      ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_10|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10                                                                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut                                                                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_11|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11                                                                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut                                                                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_12|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12                                                                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut                                                                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_13|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13                                                                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut                                                                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_3|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_7|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_8|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_9|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|                                                                ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA                                                                                                         ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                           ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|                                                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB                                                                                                 ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|altera_std_synchronizer_nocut:std_sync_no_cut                                                   ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_tse_altshifttaps:U_SHIFTTAPS|                                                                           ; 10 (0)              ; 4 (0)                     ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                                                                                                    ; altera_tse_altshifttaps                ; fyp_max10_tse_sys ;
;                            |altshift_taps:shift_reg_rtl_0|                                                                              ; 10 (0)              ; 4 (0)                     ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0                                                                                      ; altshift_taps                          ; work              ;
;                               |shift_taps_k1m:auto_generated|                                                                           ; 10 (0)              ; 4 (0)                     ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated                                                        ; shift_taps_k1m                         ; work              ;
;                                  |altsyncram_2o71:altsyncram2|                                                                          ; 0 (0)               ; 0 (0)                     ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|altsyncram_2o71:altsyncram2                            ; altsyncram_2o71                        ; work              ;
;                                  |cntr_g4f:cntr1|                                                                                       ; 10 (9)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|cntr_g4f:cntr1                                         ; cntr_g4f                               ; work              ;
;                                     |cmpr_gqb:cmpr4|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|cntr_g4f:cntr1|cmpr_gqb:cmpr4                          ; cmpr_gqb                               ; work              ;
;                         |altera_tse_crc328checker:U_CRC|                                                                                ; 54 (11)             ; 36 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                                                                                         ; altera_tse_crc328checker               ; fyp_max10_tse_sys ;
;                            |altera_tse_crc32galois8:U_GALS|                                                                             ; 43 (43)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                          ; altera_tse_crc32galois8                ; fyp_max10_tse_sys ;
;                      |altera_tse_mac_tx:U_TX|                                                                                           ; 576 (534)           ; 454 (371)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                                                        ; altera_tse_mac_tx                      ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_7|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7                                                                                                               ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA                                                                                                       ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                         ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|                                                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN                                                                                                        ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|altera_std_synchronizer_nocut:std_sync_no_cut                                                          ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|                                                                ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN                                                                                                         ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|altera_std_synchronizer_nocut:std_sync_no_cut                                                           ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                               ; 0 (0)               ; 15 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                        ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                              ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_tse_crc328generator:U_CRC|                                                                              ; 42 (0)              ; 38 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                                                       ; altera_tse_crc328generator             ; fyp_max10_tse_sys ;
;                            |altera_tse_crc32ctl8:U_CTL|                                                                                 ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                                            ; altera_tse_crc32ctl8                   ; fyp_max10_tse_sys ;
;                            |altera_tse_crc32galois8:U_GALS|                                                                             ; 42 (42)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                        ; altera_tse_crc32galois8                ; fyp_max10_tse_sys ;
;                      |altera_tse_rx_stat_extract:U_RXSTAT|                                                                              ; 112 (112)           ; 122 (119)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                                                                                                           ; altera_tse_rx_stat_extract             ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_tse_tx_stat_extract:U_TXSTAT|                                                                              ; 150 (150)           ; 114 (114)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                                                                                                           ; altera_tse_tx_stat_extract             ; fyp_max10_tse_sys ;
;                   |altera_tse_tx_min_ff:U_TXFF|                                                                                         ; 439 (89)            ; 492 (79)                  ; 19968       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                                               ; altera_tse_tx_min_ff                   ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA                                                                                                                        ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|                                                                ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16                                                                                                                             ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                  ; 0 (0)               ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                               ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                     ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                      |altera_tse_a_fifo_13:TX_STATUS|                                                                                   ; 42 (16)             ; 65 (9)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                                                ; altera_tse_a_fifo_13                   ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                               ; 0 (0)               ; 21 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                      ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                           ; altera_tse_altsyncram_dpm_fifo         ; fyp_max10_tse_sys ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                           ; altsyncram                             ; work              ;
;                               |altsyncram_v4h1:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated                                            ; altsyncram_v4h1                        ; work              ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                      ; 10 (10)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                                                       ; altera_tse_gray_cnt                    ; fyp_max10_tse_sys ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 16 (16)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                      ; altera_tse_gray_cnt                    ; fyp_max10_tse_sys ;
;                      |altera_tse_a_fifo_opt_1246:TX_DATA|                                                                               ; 117 (75)            ; 204 (42)                  ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                                            ; altera_tse_a_fifo_opt_1246             ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                               ; 0 (0)               ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                            ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                               ; 0 (0)               ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                            ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                               ; 0 (0)               ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                            ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                               ; 0 (0)               ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                                            ; altera_eth_tse_std_synchronizer_bundle ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u                                                  ; altera_eth_tse_std_synchronizer        ; fyp_max10_tse_sys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)               ; 0 (0)                     ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                       ; altera_tse_altsyncram_dpm_fifo         ; fyp_max10_tse_sys ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)               ; 0 (0)                     ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                       ; altsyncram                             ; work              ;
;                               |altsyncram_b8h1:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated                                        ; altsyncram_b8h1                        ; work              ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                      ; 21 (21)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                   ; altera_tse_gray_cnt                    ; fyp_max10_tse_sys ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 21 (21)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                  ; altera_tse_gray_cnt                    ; fyp_max10_tse_sys ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RTSM|                                                                            ; 0 (0)               ; 0 (0)                     ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                                                                                                         ; altera_tse_altsyncram_dpm_fifo         ; fyp_max10_tse_sys ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)                     ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component                                                                                                         ; altsyncram                             ; work              ;
;                            |altsyncram_t7h1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated                                                                          ; altsyncram_t7h1                        ; work              ;
;                      |altera_tse_retransmit_cntl:U_RETR|                                                                                ; 190 (153)           ; 111 (79)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                                                                                                             ; altera_tse_retransmit_cntl             ; fyp_max10_tse_sys ;
;                         |altera_tse_lfsr_10:U_LFSR|                                                                                     ; 37 (37)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                                                                                                                   ; altera_tse_lfsr_10                     ; fyp_max10_tse_sys ;
;          |altera_gpio_lite:rgmii_in1_0|                                                                                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0                                                                                                                                                                                                                                                                                   ; altera_gpio_lite                       ; fyp_max10_tse_sys ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                              ; altgpio_one_bit                        ; fyp_max10_tse_sys ;
;          |altera_gpio_lite:rgmii_in4_0|                                                                                                 ; 0 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0                                                                                                                                                                                                                                                                                   ; altera_gpio_lite                       ; fyp_max10_tse_sys ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                              ; altgpio_one_bit                        ; fyp_max10_tse_sys ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i                                                                                                                                                                                                                              ; altgpio_one_bit                        ; fyp_max10_tse_sys ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i                                                                                                                                                                                                                              ; altgpio_one_bit                        ; fyp_max10_tse_sys ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i                                                                                                                                                                                                                              ; altgpio_one_bit                        ; fyp_max10_tse_sys ;
;          |altera_gpio_lite:rgmii_out1_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0                                                                                                                                                                                                                                                                                  ; altera_gpio_lite                       ; fyp_max10_tse_sys ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                             ; altgpio_one_bit                        ; fyp_max10_tse_sys ;
;          |altera_gpio_lite:rgmii_out4_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0                                                                                                                                                                                                                                                                                  ; altera_gpio_lite                       ; fyp_max10_tse_sys ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                             ; altgpio_one_bit                        ; fyp_max10_tse_sys ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i                                                                                                                                                                                                                             ; altgpio_one_bit                        ; fyp_max10_tse_sys ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i                                                                                                                                                                                                                             ; altgpio_one_bit                        ; fyp_max10_tse_sys ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i                                                                                                                                                                                                                             ; altgpio_one_bit                        ; fyp_max10_tse_sys ;
;       |fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|                                                                                       ; 54 (0)              ; 51 (1)                    ; 16          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                            ; fyp_max10_tse_sys_jtag_uart_0          ; fyp_max10_tse_sys ;
;          |alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|                                                            ; 43 (43)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                          ; alt_jtag_atlantic                      ; work              ;
;          |fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|                                            ; 11 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r                                                                                                                                                                                                                          ; fyp_max10_tse_sys_jtag_uart_0_scfifo_r ; fyp_max10_tse_sys ;
;             |scfifo:rfifo|                                                                                                              ; 11 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                             ; scfifo                                 ; work              ;
;                |scfifo_9621:auto_generated|                                                                                             ; 11 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                  ; scfifo_9621                            ; work              ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 11 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                             ; a_dpfifo_bb01                          ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 11 (5)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                     ; a_fefifo_7cf                           ; work              ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                ; cntr_337                               ; work              ;
;          |fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|                                            ; 0 (0)               ; 0 (0)                     ; 16          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w                                                                                                                                                                                                                          ; fyp_max10_tse_sys_jtag_uart_0_scfifo_w ; fyp_max10_tse_sys ;
;             |scfifo:wfifo|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 16          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                             ; scfifo                                 ; work              ;
;                |scfifo_9621:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 16          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                  ; scfifo_9621                            ; work              ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 0 (0)               ; 0 (0)                     ; 16          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                             ; a_dpfifo_bb01                          ; work              ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 16          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                     ; altsyncram_dtn1                        ; work              ;
;       |fyp_max10_tse_sys_master_0:master_0|                                                                                             ; 646 (0)             ; 439 (0)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0                                                                                                                                                                                                                                                                                                                  ; fyp_max10_tse_sys_master_0             ; fyp_max10_tse_sys ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 217 (0)             ; 122 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                        ; altera_avalon_packets_to_master        ; fyp_max10_tse_sys ;
;             |packets_to_master:p2m|                                                                                                     ; 217 (217)           ; 122 (122)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                  ; packets_to_master                      ; fyp_max10_tse_sys ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)             ; 24 (24)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                  ; fyp_max10_tse_sys ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                  ; altsyncram                             ; work              ;
;                |altsyncram_m4g1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_m4g1                        ; work              ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 14 (14)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                            ; altera_avalon_st_bytes_to_packets      ; fyp_max10_tse_sys ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 354 (0)             ; 263 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                 ; altera_avalon_st_jtag_interface        ; fyp_max10_tse_sys ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 351 (0)             ; 263 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                               ; altera_jtag_dc_streaming               ; fyp_max10_tse_sys ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 16 (4)              ; 47 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                   ; altera_avalon_st_clock_crosser         ; fyp_max10_tse_sys ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 12 (12)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                       ; altera_avalon_st_pipeline_base         ; fyp_max10_tse_sys ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                              ; altera_std_synchronizer_nocut          ; fyp_max10_tse_sys ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                        ; altera_jtag_src_crosser                ; fyp_max10_tse_sys ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                             ; altera_jtag_control_signal_crosser     ; fyp_max10_tse_sys ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                        ; altera_std_synchronizer                ; work              ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 334 (320)           ; 186 (167)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                          ; altera_jtag_streaming                  ; fyp_max10_tse_sys ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 6 (6)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                             ; altera_avalon_st_idle_inserter         ; fyp_max10_tse_sys ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                               ; altera_avalon_st_idle_remover          ; fyp_max10_tse_sys ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                 ; altera_std_synchronizer                ; work              ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                        ; altera_std_synchronizer                ; work              ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                ; altera_std_synchronizer                ; work              ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                     ; altera_std_synchronizer                ; work              ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                          ; altera_std_synchronizer                ; work              ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                       ; altera_jtag_sld_node                   ; fyp_max10_tse_sys ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                     ; sld_virtual_jtag_basic                 ; work              ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 30 (30)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                            ; altera_avalon_st_packets_to_bytes      ; fyp_max10_tse_sys ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                           ; altera_reset_controller                ; fyp_max10_tse_sys ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                ; altera_reset_synchronizer              ; fyp_max10_tse_sys ;
;       |fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|                                                                           ; 1 (0)               ; 33 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                ; fyp_max10_tse_sys_mm_interconnect_0    ; fyp_max10_tse_sys ;
;          |altera_merlin_slave_translator:eth_tse_0_control_port_translator|                                                             ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator         ; fyp_max10_tse_sys ;
;    |pzdyqx:nabboc|                                                                                                                      ; 121 (0)             ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx                                 ; work              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 121 (12)            ; 72 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                ; pzdyqx_impl                            ; work              ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                  ; GHVD5181                               ; work              ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                ; LQYT7093                               ; work              ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                              ; KIFI3548                               ; work              ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                              ; LQYT7093                               ; work              ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                              ; PUDL0439                               ; work              ;
;    |sld_hub:auto_hub|                                                                                                                   ; 167 (1)             ; 93 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                ; altera_sld        ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 166 (0)             ; 93 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input            ; altera_sld        ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 166 (0)             ; 93 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                       ; alt_sld_fab                            ; alt_sld_fab       ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 166 (1)             ; 93 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab       ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 165 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab       ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 165 (120)           ; 86 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                          ; sld_jtag_hub                           ; work              ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 27 (27)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                  ; sld_rom_sr                             ; work              ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                ; sld_shadow_jsm                         ; altera_sld        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_cdg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 2048         ; 3            ; 2048         ; 3            ; 6144  ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_83f1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 32           ; 10           ; 32           ; 10           ; 320   ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944  ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 512          ; 40           ; 512          ; 40           ; 20480 ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|altsyncram_2o71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 14           ; 8            ; 14           ; 8            ; 112   ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256   ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 512          ; 36           ; 512          ; 36           ; 18432 ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280  ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                       ; IP Include File           ;
+--------+-----------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                ;                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                            ;                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                  ;                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                ;                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                  ;                           ;
; Altera ; ALTPLL                            ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_eth_pll:fyp_eth_pll1                                                                                                                                                                                                                                                                           ; fyp_eth_pll/fyp_eth_pll.v ;
; N/A    ; Qsys                              ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1                                                                                                                                                                                                                                                               ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_eth_tse                    ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0                                                                                                                                                                                                                         ; fyp_max10_tse_sys.qsys    ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                            ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                       ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                        ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                         ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL                                                                                   ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL                                                                                     ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                      ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                   ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                   ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6                                                                                       ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7                                                                                       ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8                                                                                       ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9                                                                                       ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10                                                                                      ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11                                                                                      ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12                                                                                      ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                      ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                      ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                      ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                    ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                      ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF                                                                                                                  ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF                                                                                      ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM                                                     ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD                                                             ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT                                                            ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR                                                                                    ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW                                                                                     ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                    ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                        ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                 ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                  ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS   ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                             ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                    ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                 ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL     ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                    ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC                                                                                 ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                        ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                     ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                            ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                           ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                         ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                    ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                 ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                               ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                        ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                     ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                            ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                           ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                         ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                    ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                               ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                      ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                            ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                  ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                     ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                     ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO                                                                                                                                                                 ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                     ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                          ;                           ;
; Altera ; Triple-Speed Ethernet             ; N/A     ; N/A          ; OpenCore Plus ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII                                                                                                                                                         ;                           ;
; Altera ; altera_gpio_lite                  ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0                                                                                                                                                                                            ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_gpio_lite                  ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0                                                                                                                                                                                            ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_gpio_lite                  ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0                                                                                                                                                                                           ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_gpio_lite                  ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0                                                                                                                                                                                           ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_avalon_jtag_uart           ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                     ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_jtag_avalon_master         ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0                                                                                                                                                                                                                           ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_avalon_st_bytes_to_packets ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                     ; fyp_max10_tse_sys.qsys    ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                        ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_jtag_dc_streaming          ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                          ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_avalon_st_packets_to_bytes ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                     ; fyp_max10_tse_sys.qsys    ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                        ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                    ; fyp_max10_tse_sys.qsys    ;
; Altera ; timing_adapter                    ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_timing_adt:timing_adt                                                                                                                                                                          ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_avalon_packets_to_master   ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                 ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                         ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator                                                                                                                                        ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                              ; fyp_max10_tse_sys.qsys    ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A           ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller                                                                                                                                                                                                                        ; fyp_max10_tse_sys.qsys    ;
+--------+-----------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|state_reg                                                                               ;
+------------------------------+----------------------------+-----------------------------+------------------------------+------------------------------+------------------------------+----------------------+
; Name                         ; state_reg.STATE_FINISH_SUM ; state_reg.STATE_SUM_PAYLOAD ; state_reg.STATE_SUM_HEADER_3 ; state_reg.STATE_SUM_HEADER_2 ; state_reg.STATE_SUM_HEADER_1 ; state_reg.STATE_IDLE ;
+------------------------------+----------------------------+-----------------------------+------------------------------+------------------------------+------------------------------+----------------------+
; state_reg.STATE_IDLE         ; 0                          ; 0                           ; 0                            ; 0                            ; 0                            ; 0                    ;
; state_reg.STATE_SUM_HEADER_1 ; 0                          ; 0                           ; 0                            ; 0                            ; 1                            ; 1                    ;
; state_reg.STATE_SUM_HEADER_2 ; 0                          ; 0                           ; 0                            ; 1                            ; 0                            ; 1                    ;
; state_reg.STATE_SUM_HEADER_3 ; 0                          ; 0                           ; 1                            ; 0                            ; 0                            ; 1                    ;
; state_reg.STATE_SUM_PAYLOAD  ; 0                          ; 1                           ; 0                            ; 0                            ; 0                            ; 1                    ;
; state_reg.STATE_FINISH_SUM   ; 1                          ; 0                           ; 0                            ; 0                            ; 0                            ; 1                    ;
+------------------------------+----------------------------+-----------------------------+------------------------------+------------------------------+------------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|state_reg ;
+------------------------------+----------------------+------------------------------+----------------------------------+
; Name                         ; state_reg.STATE_IDLE ; state_reg.STATE_TRANSFER_OUT ; state_reg.STATE_TRANSFER_IN      ;
+------------------------------+----------------------+------------------------------+----------------------------------+
; state_reg.STATE_IDLE         ; 0                    ; 0                            ; 0                                ;
; state_reg.STATE_TRANSFER_IN  ; 1                    ; 0                            ; 1                                ;
; state_reg.STATE_TRANSFER_OUT ; 1                    ; 1                            ; 0                                ;
+------------------------------+----------------------+------------------------------+----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                                ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                   ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                   ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                   ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                               ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                   ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                   ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                   ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                   ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state                                                                                                                                                                                                                                                    ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+
; Name                           ; state.STM_TYP_HOST_RD_END ; state.STM_TYP_HOST_RD_REG_WAIT ; state.STM_TYP_HOST_RD_REG ; state.STM_TYP_HOST_RD_WAIT2 ; state.STM_TYP_HOST_RD_WAIT1 ; state.STM_TYP_HOST_RD_WAIT ; state.STM_TYP_HOST_RD_WR_ADDR ; state.STM_TYP_HOST_WR_END ; state.STM_TYP_HOST_WR_WAIT ; state.STM_TYP_HOST_WR_WAIT2 ; state.STM_TYP_HOST_WR_WAIT1 ; state.STM_TYP_HOST_WR_WR_DATA ; state.STM_TYP_HOST_WR_WR_ADDR ; state.STM_TYP_IDLE ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+
; state.STM_TYP_IDLE             ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 0                  ;
; state.STM_TYP_HOST_WR_WR_ADDR  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 1                             ; 1                  ;
; state.STM_TYP_HOST_WR_WR_DATA  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 1                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT1    ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 1                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT2    ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 1                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT     ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 1                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_END      ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 1                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WR_ADDR  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 1                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT     ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 1                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT1    ; 0                         ; 0                              ; 0                         ; 0                           ; 1                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT2    ; 0                         ; 0                              ; 0                         ; 1                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_REG      ; 0                         ; 0                              ; 1                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_REG_WAIT ; 0                         ; 1                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_END      ; 1                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state                           ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; Name                      ; state.STM_TYPE_STAT_READ ; state.STM_TYPE_WAIT_BUSY ; state.STM_TYPE_WAIT_CYCLE ; state.STM_TYPE_END_READ ; state.STM_TYPE_NEXT_CYCLE ; state.STM_TYPE_MDIO_WRITE ; state.STM_TYPE_MDIO_READ ; state.STM_TYPE_IDLE ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; state.STM_TYPE_IDLE       ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 0                   ;
; state.STM_TYPE_MDIO_READ  ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 1                        ; 1                   ;
; state.STM_TYPE_MDIO_WRITE ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 1                         ; 0                        ; 1                   ;
; state.STM_TYPE_NEXT_CYCLE ; 0                        ; 0                        ; 0                         ; 0                       ; 1                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_END_READ   ; 0                        ; 0                        ; 0                         ; 1                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_CYCLE ; 0                        ; 0                        ; 1                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_BUSY  ; 0                        ; 1                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_STAT_READ  ; 1                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+---------------------------------------------------------------------+
; Name                       ; state.STM_TYPE_WR_CNT_DONE ; state.STM_TYPE_RST_DONE ; state.STM_TYPE_IDLE ; state.STM_TYPE_WR_CNT ; state.STM_TYPE_INC_CNT ; state.STM_TYPE_RD_CNT ; state.STM_TYPE_RST_CNT                                              ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+---------------------------------------------------------------------+
; state.STM_TYPE_RST_CNT     ; 0                          ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 0                                                                   ;
; state.STM_TYPE_RD_CNT      ; 0                          ; 0                       ; 0                   ; 0                     ; 0                      ; 1                     ; 1                                                                   ;
; state.STM_TYPE_INC_CNT     ; 0                          ; 0                       ; 0                   ; 0                     ; 1                      ; 0                     ; 1                                                                   ;
; state.STM_TYPE_WR_CNT      ; 0                          ; 0                       ; 0                   ; 1                     ; 0                      ; 0                     ; 1                                                                   ;
; state.STM_TYPE_IDLE        ; 0                          ; 0                       ; 1                   ; 0                     ; 0                      ; 0                     ; 1                                                                   ;
; state.STM_TYPE_RST_DONE    ; 0                          ; 1                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                                   ;
; state.STM_TYPE_WR_CNT_DONE ; 1                          ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                                   ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------------------------------------------------------------+
; Name                    ; state.STM_TYPE_DELAY ; state.STM_TYPE_RST_DONE ; state.STM_TYPE_IDLE ; state.STM_TYPE_WR_CNT ; state.STM_TYPE_INC_CNT ; state.STM_TYPE_RD_CNT ; state.STM_TYPE_RST_CNT                                                       ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------------------------------------------------------------+
; state.STM_TYPE_RST_CNT  ; 0                    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 0                                                                            ;
; state.STM_TYPE_RD_CNT   ; 0                    ; 0                       ; 0                   ; 0                     ; 0                      ; 1                     ; 1                                                                            ;
; state.STM_TYPE_INC_CNT  ; 0                    ; 0                       ; 0                   ; 0                     ; 1                      ; 0                     ; 1                                                                            ;
; state.STM_TYPE_WR_CNT   ; 0                    ; 0                       ; 0                   ; 1                     ; 0                      ; 0                     ; 1                                                                            ;
; state.STM_TYPE_IDLE     ; 0                    ; 0                       ; 1                   ; 0                     ; 0                      ; 0                     ; 1                                                                            ;
; state.STM_TYPE_RST_DONE ; 0                    ; 1                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                                            ;
; state.STM_TYPE_DELAY    ; 1                    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                                            ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+------------------------------------------------+
; Name                           ; state.STM_TYP_WAIT_COL ; state.STM_TYP_BACK_OFF ; state.STM_TYP_RETRANSMIT_SHORT ; state.STM_TYP_RETRANSMIT ; state.STM_TYP_FLUSH ; state.STM_TYP_WAIT_END ; state.STM_TYP_COPY ; state.STM_TYP_IDLE ; state.STM_TYP_WAIT_COL_1                       ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+------------------------------------------------+
; state.STM_TYP_IDLE             ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 0                  ; 0                                              ;
; state.STM_TYP_COPY             ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 1                  ; 1                  ; 0                                              ;
; state.STM_TYP_WAIT_END         ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 1                      ; 0                  ; 1                  ; 0                                              ;
; state.STM_TYP_FLUSH            ; 0                      ; 0                      ; 0                              ; 0                        ; 1                   ; 0                      ; 0                  ; 1                  ; 0                                              ;
; state.STM_TYP_RETRANSMIT       ; 0                      ; 0                      ; 0                              ; 1                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                              ;
; state.STM_TYP_RETRANSMIT_SHORT ; 0                      ; 0                      ; 1                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                              ;
; state.STM_TYP_BACK_OFF         ; 0                      ; 1                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                              ;
; state.STM_TYP_WAIT_COL         ; 1                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                              ;
; state.STM_TYP_WAIT_COL_1       ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 1                                              ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state                                                                   ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; Name                               ; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; state.LOC_STATE_RST_DONE ; state.LOC_STATE_SHIFT_WAIT ; state.LOC_STATE_FF_FLUSH_WAIT ; state.LOC_STATE_FF_DATA_FLUSH ; state.LOC_STATE_END_FRM ; state.LOC_STATE_SHIFT ; state.LOC_STATE_WAIT ; state.LOC_STATE_DATA ; state.LOC_STATE_IDLE ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; state.LOC_STATE_IDLE               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 0                    ;
; state.LOC_STATE_DATA               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 1                    ; 1                    ;
; state.LOC_STATE_WAIT               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 1                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT              ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 1                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_END_FRM            ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 1                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH      ; 0                                  ; 0                        ; 0                          ; 0                             ; 1                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_FLUSH_WAIT      ; 0                                  ; 0                        ; 0                          ; 1                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT_WAIT         ; 0                                  ; 0                        ; 1                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_RST_DONE           ; 0                                  ; 1                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; 1                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state            ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------+
; Name                    ; state.STM_TYP_WAKE_DONE ; state.STM_TYP_WAKE ; state.STM_TYP_PAT5 ; state.STM_TYP_PAT4 ; state.STM_TYP_PAT3 ; state.STM_TYP_PAT2 ; state.STM_TYP_PAT1 ; state.STM_TYP_PAT0 ; state.STM_TYP_PBL ; state.STM_TYP_WAIT_PBL ; state.STM_TYP_IDLE ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------+
; state.STM_TYP_IDLE      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 0                  ;
; state.STM_TYP_WAIT_PBL  ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                      ; 1                  ;
; state.STM_TYP_PBL       ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT0      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT1      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT2      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT3      ; 0                       ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT4      ; 0                       ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT5      ; 0                       ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_WAKE      ; 0                       ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_WAKE_DONE ; 1                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state ;
+-----------------------+-----------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; state.stm_typ_end_frm ; state.stm_typ_frm ; state.stm_typ_sfd ; state.stm_typ_idle                                                                                                                                                                               ;
+-----------------------+-----------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.stm_typ_idle    ; 0                     ; 0                 ; 0                 ; 0                                                                                                                                                                                                ;
; state.stm_typ_sfd     ; 0                     ; 0                 ; 1                 ; 1                                                                                                                                                                                                ;
; state.stm_typ_frm     ; 0                     ; 1                 ; 0                 ; 1                                                                                                                                                                                                ;
; state.stm_typ_end_frm ; 1                     ; 0                 ; 0                 ; 1                                                                                                                                                                                                ;
+-----------------------+-----------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|state ;
+-------------------------+---------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; state.STM_TYPE_IDLE ; state.STM_TYPE_NEXT_FRM ; state.STM_TYPE_FRM_READ                                                                                                                                                        ;
+-------------------------+---------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.STM_TYPE_IDLE     ; 0                   ; 0                       ; 0                                                                                                                                                                              ;
; state.STM_TYPE_FRM_READ ; 1                   ; 0                       ; 1                                                                                                                                                                              ;
; state.STM_TYPE_NEXT_FRM ; 1                   ; 1                       ; 0                                                                                                                                                                              ;
+-------------------------+---------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state ;
+-------------------------+-------------------------+------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; state.STM_TYPE_NEXT_FRM ; state.STM_TYPE_FRM_WRT ; state.STM_TYPE_LOOP_ENA ; state.STM_TYPE_IDLE                                                                                                                              ;
+-------------------------+-------------------------+------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; state.STM_TYPE_IDLE     ; 0                       ; 0                      ; 0                       ; 0                                                                                                                                                ;
; state.STM_TYPE_LOOP_ENA ; 0                       ; 0                      ; 1                       ; 1                                                                                                                                                ;
; state.STM_TYPE_FRM_WRT  ; 0                       ; 1                      ; 0                       ; 1                                                                                                                                                ;
; state.STM_TYPE_NEXT_FRM ; 1                       ; 0                      ; 0                       ; 1                                                                                                                                                ;
+-------------------------+-------------------------+------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                                                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                                                                                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                                                                                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                                                                                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                                                                                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                                                                                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                                                                                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[2]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[3]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[4]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                            ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                      ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[2]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[3]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[4]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                       ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                              ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                        ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                               ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]    ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                     ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                           ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                            ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 832                                                                                                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; rtl~0                                                  ;    ;
; rtl~1                                                  ;    ;
; rtl~2                                                  ;    ;
; rtl~3                                                  ;    ;
; rtl~4                                                  ;    ;
; rtl~5                                                  ;    ;
; rtl~6                                                  ;    ;
; rtl~7                                                  ;    ;
; rtl~8                                                  ;    ;
; rtl~9                                                  ;    ;
; rtl~10                                                 ;    ;
; rtl~11                                                 ;    ;
; rtl~12                                                 ;    ;
; rtl~13                                                 ;    ;
; rtl~14                                                 ;    ;
; rtl~15                                                 ;    ;
; Number of logic cells representing combinational loops ; 16 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fyp_generator:fyp_generator1|tx_error                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[19]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsTransmittedOK[0..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsReceivedOK[0..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_etherstatsoctets[0..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_rdy_reg                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|aempty_flag                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxa[2..5]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_vlan                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stack_vlan                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan_int                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan_int                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_data_tuser_in                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_sop32                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[0..3]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[0..31]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add_reg                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_bcast                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0..16]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_ucast                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0..14]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_mcast                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[4,6]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[0..15]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|wdata[0..7]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[0..10]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[11]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[12..15]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[0]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[1,2]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[3,4]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[5,6]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[7,8]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[9,10]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[11,12]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[13,14]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[15,16]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[17,18]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[19,20]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[21,22]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[23,24]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[25,26]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[27,28]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[29,30]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[31,32]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[33,34]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[35,36]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[37,38]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[39,40]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[41,42]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[43,44]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[45,46]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[47]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[0..3]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[4..6]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[7]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[8..10]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[11]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[12..18]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[19]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[20]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[21,22]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[23..25]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[26,27]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[28,29]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[30]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[31..36]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[37..39]                                                                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[40..47]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[0]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[1]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[2]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[3..7]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[8]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[9..18]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[19]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[20]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[21]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[22]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[23]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[24..29]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[30,31]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[0..31]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[0]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[1]                                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[2,3]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[4]                                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[5..7]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[8]                                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[9,10]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[11..13]                                                                                                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[14]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[15]                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ttl_in[0..7]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[0..12]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_flags_in[0]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_flags_in[1]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_flags_in[2]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[0..15]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ecn_in[0,1]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dscp_in[0..5]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ihl_in[0]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ihl_in[1]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ihl_in[2]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ihl_in[3]                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_version_in[0,1]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_version_in[2]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_version_in[3]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_tdata_in[0]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_tdata_in[1..3]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_tdata_in[4]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_tdata_in[5..7]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[0]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[1]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[2..4]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[5]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[6..8]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[9]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[10..12]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[13]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[14,15]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[0]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[1..3]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[4]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[5..7]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[8]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[9..11]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[12]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[13..15]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[1..3,5..7,9..11]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[0,2..4,6..8,10..12,14,15]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[13..15]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[1,3..7,9..18,20,22,24..29]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[0..31]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[0,2,3,5..7,9,10,14]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ttl_reg[0..7]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[0..12]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_flags_reg[0,2]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[0..15]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ecn_reg[0,1]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dscp_reg[0..5]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ihl_reg[1,3]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_version_reg[0,1,3]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[0..10,12..15]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[1,2,5,6,9,10,13,14,17,18,21,22,25,26,29,30,33,34,37,38,41,42,45,46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[4..6,8..10,12..18,20,23..25,28,29,31..36,40..47]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|read_error                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0..15]                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_dest_port_reg[0,2..4,6..8,10..12,14,15]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_source_port_reg[1..3,5..7,9..11,13..15]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dest_ip_reg[1,3..7,9..18,20,22,24..29]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_source_ip_reg[0..31]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_header_checksum_reg[0,2,3,5..7,9,10,14]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ttl_reg[0..7]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_fragment_offset_reg[0..12]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_flags_reg[0,2]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_identification_reg[0..15]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ecn_reg[0,1]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dscp_reg[0..5]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ihl_reg[1,3]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_version_reg[0,1,3]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_type_reg[0..10,12..15]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_src_mac_reg[1,2,5,6,9,10,13,14,17,18,21,22,25,26,29,30,33,34,37,38,41,42,45,46]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_dest_mac_reg[4..6,8..10,12..18,20,23..25,28,29,31..36,40..47]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_read_data_reg[1..3,5..7]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|m_axis_reg[1..3,5..7]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_max_svlan_frm[0..15]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_max_vlan_frm[0..15]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                     ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                     ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                     ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                     ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                     ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                     ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                     ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[8]                                                                                                                                                                                                                                                                                                        ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[19]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[19]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[39]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[39]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[38]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[38]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[37]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[37]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[30]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[30]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[27]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[27]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[26]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[26]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[22]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[22]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[21]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[21]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[12]                                                                                                                                             ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[12]                                                                                                                                                                                                                                                                                                       ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[11]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[11]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[7]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[7]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[3]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[3]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[2]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[2]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[1]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[1]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[0]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[0]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[47]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[47]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[44]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[44]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[43]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[43]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[40]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[40]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[39]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[39]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[36]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[36]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[35]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[35]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[32]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[32]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[31]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[31]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[28]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[28]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[27]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[27]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[24]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[24]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[23]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[23]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[20]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[20]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[19]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[19]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[16]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[16]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[15]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[15]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[12]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[12]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[11]                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[11]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[8]                                                                                                                                                  ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[8]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[7]                                                                                                                                                  ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[7]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[4]                                                                                                                                                  ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[4]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[3]                                                                                                                                                  ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[3]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[0]                                                                                                                                                  ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[0]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[11]                                                                                                                                                    ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[11]                                                                                                                                                                                                                                                                                                              ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_version_reg[2]                                                                                                                                                   ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_version_reg[2]                                                                                                                                                                                                                                                                                                             ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ihl_reg[2]                                                                                                                                                       ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ihl_reg[2]                                                                                                                                                                                                                                                                                                                 ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ihl_reg[0]                                                                                                                                                       ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ihl_reg[0]                                                                                                                                                                                                                                                                                                                 ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_flags_reg[1]                                                                                                                                                     ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_flags_reg[1]                                                                                                                                                                                                                                                                                                               ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[15]                                                                                                                                          ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[15]                                                                                                                                                                                                                                                                                                    ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[13]                                                                                                                                          ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[13]                                                                                                                                                                                                                                                                                                    ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[12]                                                                                                                                          ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[12]                                                                                                                                                                                                                                                                                                    ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[11]                                                                                                                                          ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[11]                                                                                                                                                                                                                                                                                                    ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[8]                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[8]                                                                                                                                                                                                                                                                                                     ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[4]                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[4]                                                                                                                                                                                                                                                                                                     ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[1]                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[1]                                                                                                                                                                                                                                                                                                     ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[31]                                                                                                                                                  ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[31]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[30]                                                                                                                                                  ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[30]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[23]                                                                                                                                                  ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[23]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[21]                                                                                                                                                  ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[21]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[19]                                                                                                                                                  ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[19]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[8]                                                                                                                                                   ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[8]                                                                                                                                                                                                                                                                                                             ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[2]                                                                                                                                                   ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[2]                                                                                                                                                                                                                                                                                                             ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[0]                                                                                                                                                   ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[0]                                                                                                                                                                                                                                                                                                             ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[1]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[1]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[5]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[5]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[9]                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[9]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[13]                                                                                                                                               ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[13]                                                                                                                                                                                                                                                                                                         ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[0]                                                                                                                                              ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[0]                                                                                                                                                                                                                                                                                                        ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[4]                                                                                                                                              ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxa[1]                                                                                                                                                           ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxa[6] ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[7]                                                                                                                                  ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[7]           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[6]                                                                                                                                  ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[6]           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[5]                                                                                                                                  ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[5]           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[4]                                                                                                                                  ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[4]           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[3]                                                                                                                                  ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[3]           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[2]                                                                                                                                  ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[2]           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[1]                                                                                                                                  ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[1]           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[0]                                                                                                                                  ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[0]           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[7]                                                                                                                                    ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[7]         ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[6]                                                                                                                                    ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[6]         ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[5]                                                                                                                                    ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[5]         ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[4]                                                                                                                                    ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[4]         ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[3]                                                                                                                                    ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[3]         ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[2]                                                                                                                                    ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[2]         ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[1]                                                                                                                                    ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[1]         ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[0]                                                                                                                                    ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[0]         ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_0                                                                                                                                                                                                                  ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_en_i_reg                                                         ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[3]                                                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[3]                                                       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[2]                                                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[2]                                                       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[1]                                                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[1]                                                       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[0]                                                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[0]                                                       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                                                                                                                                                    ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_clk_ena                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_o                                                                                                                                                                                                                      ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|data_counter[5..9,11..31]                                                                                                                                                                                                                                                                                                                                        ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|data_counter[10]                                                                                                                                                                                       ;
; fyp_generator:fyp_generator1|udp_head_ready                                                                                                                                                                                                                                                                                                                                                                    ; Merged with fyp_generator:fyp_generator1|udp_data_tready                                                                                                                                                                                                         ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                ;
; fyp_generator:fyp_generator1|tx_empty[1]                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fyp_generator:fyp_generator1|tx_empty[0]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|tx_count[4..9,11..15]                                                                                                                                                                                                                                                                                                                                                             ; Merged with fyp_generator:fyp_generator1|tx_count[10]                                                                                                                                                                                                            ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[15]                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[15]                   ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[14]                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[14]                   ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[13]                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[13]                   ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[12]                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[12]                   ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[11]                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[11]                   ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[10]                                                                                                                                                                               ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[10]                   ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[9]                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[9]                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[8]                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[8]                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[7]                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[7]                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[6]                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[6]                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[5]                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[5]                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[4]                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[4]                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[3]                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[3]                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[2]                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[2]                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[1]                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[1]                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[0]                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[0]                    ;
; fyp_generator:fyp_generator1|header[32,34..36,38..40,42..44,46,47,49..51,53..55,57..59,61..63,65,67..71,73..82,84,86,88..93,96..99,101..128,130,131,133..135,137,138,142,145..147,149..173,175..191,208..215,217,219..221,223..234,236..239,241,242,245,246,249,250,253,254,257,258,261,262,265,266,269,270,273,274,277,278,281,282,285,286,292..294,296..298,300..306,308,311..313,316,317,319..324,328..335] ; Merged with fyp_generator:fyp_generator1|header[100]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[122,123,125,126]                                                                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|payload[121]                                                                                                                                                                                                            ;
; fyp_generator:fyp_generator1|payload[90,91,93,94]                                                                                                                                                                                                                                                                                                                                                              ; Merged with fyp_generator:fyp_generator1|payload[89]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[58,59,61,62]                                                                                                                                                                                                                                                                                                                                                              ; Merged with fyp_generator:fyp_generator1|payload[57]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[26,27,29,30]                                                                                                                                                                                                                                                                                                                                                              ; Merged with fyp_generator:fyp_generator1|payload[25]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[138,139,141,142]                                                                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|payload[137]                                                                                                                                                                                                            ;
; fyp_generator:fyp_generator1|payload[106,107,109,110]                                                                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|payload[105]                                                                                                                                                                                                            ;
; fyp_generator:fyp_generator1|payload[74,75,77,78]                                                                                                                                                                                                                                                                                                                                                              ; Merged with fyp_generator:fyp_generator1|payload[73]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[42,43,45,46]                                                                                                                                                                                                                                                                                                                                                              ; Merged with fyp_generator:fyp_generator1|payload[41]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[9,11,13,14]                                                                                                                                                                                                                                                                                                                                                               ; Merged with fyp_generator:fyp_generator1|payload[10]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|header[192]                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fyp_generator:fyp_generator1|header[16]                                                                                                                                                                                                              ;
; fyp_generator:fyp_generator1|header[148]                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fyp_generator:fyp_generator1|header[144]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[114,115,117..119]                                                                                                                                                                                                                                                                                                                                                         ; Merged with fyp_generator:fyp_generator1|payload[113]                                                                                                                                                                                                            ;
; fyp_generator:fyp_generator1|payload[82,83,85..87]                                                                                                                                                                                                                                                                                                                                                             ; Merged with fyp_generator:fyp_generator1|payload[81]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[50,51,53..55]                                                                                                                                                                                                                                                                                                                                                             ; Merged with fyp_generator:fyp_generator1|payload[49]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[18,19,21..23]                                                                                                                                                                                                                                                                                                                                                             ; Merged with fyp_generator:fyp_generator1|payload[17]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[2,3,5..7]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with fyp_generator:fyp_generator1|payload[1]                                                                                                                                                                                                              ;
; fyp_generator:fyp_generator1|payload[130,131,133,134]                                                                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|payload[129]                                                                                                                                                                                                            ;
; fyp_generator:fyp_generator1|payload[97..99,102]                                                                                                                                                                                                                                                                                                                                                               ; Merged with fyp_generator:fyp_generator1|payload[101]                                                                                                                                                                                                            ;
; fyp_generator:fyp_generator1|payload[66,67,69,70]                                                                                                                                                                                                                                                                                                                                                              ; Merged with fyp_generator:fyp_generator1|payload[65]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|payload[34,35,37,38]                                                                                                                                                                                                                                                                                                                                                              ; Merged with fyp_generator:fyp_generator1|payload[33]                                                                                                                                                                                                             ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[9,11,13,14]                                                                                                                                                                                                                                                                                                          ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[10]                                                                                                                                                        ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[26,27,29,30]                                                                                                                                                                                                                                                                                                         ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[25]                                                                                                                                                        ;
; fyp_generator:fyp_generator1|header[193]                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fyp_generator:fyp_generator1|header[17]                                                                                                                                                                                                              ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[2,3,5..7]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[1]                                                                                                                                                         ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[18,19,21,22]                                                                                                                                                                                                                                                                                                         ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[17]                                                                                                                                                        ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[9,11,13,14]                                                                                                                                                                                                                                                                                                     ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[10]                                                                                                                                                   ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[9,11,13,14]                                                                                                                                                                                                                                                                                                            ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[10]                                                                                                                                                          ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[26,27,29,30]                                                                                                                                                                                                                                                                                                    ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[25]                                                                                                                                                   ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[26,27,29,30]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[25]                                                                                                                                                          ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[2,3,5..7]                                                                                                                                                                                                                                                                                                       ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[1]                                                                                                                                                    ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[2,3,5..7]                                                                                                                                                                                                                                                                                                              ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[1]                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[18,19,21,22]                                                                                                                                                                                                                                                                                                    ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[17]                                                                                                                                                   ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[18,19,21,22]                                                                                                                                                                                                                                                                                                           ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[17]                                                                                                                                                          ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_reg_0                                                                                                                                                                                                                 ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_err_i_reg                                                        ;
; fyp_generator:fyp_generator1|header[100]                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|tx_empty[0]                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|tx_count[10]                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|data_counter[10]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|err_tmp                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|mod_tmp[0]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0..17]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[15]                                                                                                                                                                                                                                                                                                                    ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[10]                                                                                                                                                          ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[23]                                                                                                                                                                                                                                                                                                                    ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[17]                                                                                                                                                          ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[17]                                                                                                                                                                                                                                                                                                             ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[23]                                                                                                                                                   ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[10]                                                                                                                                                                                                                                                                                                             ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[15]                                                                                                                                                   ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[15]                                                                                                                                                                                                                                                                                                                  ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[10]                                                                                                                                                        ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[23]                                                                                                                                                                                                                                                                                                                  ; Merged with fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[17]                                                                                                                                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[1,10,17,25,31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_m_axis_tdata_reg[1,15,23,25,31]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[1,10,17,25,31]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|payload[1,10,15,17,25,31,33,39,41,47,49,57,63,65,71,73,79,81,89,95,101,103,105,111,113,121,127,129,135,137,143]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_DATA                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_SHIFT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|state_reg~2                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|state_reg~3                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|state_reg~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|state_reg~4                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~18                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~19                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~20                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~21                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~4                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~6                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~4                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~5                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~6                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~4                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~5                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~6                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~4                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~5                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~6                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~4                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~5                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~6                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~7                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~15                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~16                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~17                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~18                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~9                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state~8                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state~9                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_SHIFT_WAIT                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|sw_reset_done_reg                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_DONE                ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|sw_reset_done_reg                                                                                                                                                                                ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_DONE                ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|lb_en_int_d1                                                                                                                                                                                                                 ; Merged with fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|state.STM_TYPE_FRM_READ              ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_WAKE_DONE                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_WAIT                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|state_reg.STATE_IDLE                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10..31]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 1721                                                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_tdata_in[0]                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_read_data_reg[7],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_read_data_reg[6],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_read_data_reg[5],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_read_data_reg[3],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_read_data_reg[2],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_read_data_reg[1],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|m_axis_reg[7],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|m_axis_reg[6],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|m_axis_reg[5],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|m_axis_reg[3],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|m_axis_reg[2],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|m_axis_reg[1],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[10],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[31],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[25],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[1],                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[17],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[10],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[31],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[25],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[1],                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[17],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[127],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[95], fyp_generator:fyp_generator1|payload[31],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[63],                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[143],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[111],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[79], fyp_generator:fyp_generator1|payload[47],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[15],                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[121],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[89], fyp_generator:fyp_generator1|payload[25],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[57], fyp_generator:fyp_generator1|payload[73],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[137],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[10], fyp_generator:fyp_generator1|payload[41],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[105],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[81], fyp_generator:fyp_generator1|payload[17],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[113],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[49],                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[135],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[103],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[71], fyp_generator:fyp_generator1|payload[1],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[39],                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[129],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[65],                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[101],                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|payload[33]                                                                                                                                                                                                                                                                                                                                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                                                                                                                                ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm,                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[15],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[14],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[13],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[12],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[11],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[10],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[9],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[8],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[7],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[6],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[6],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[7],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[8],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[9],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[10],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[11],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[12],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[13],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[14],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[15],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[16],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[17],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                                                                                                                                    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_rdy_reg                                                                                                                                                                         ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|aempty_flag,                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1,  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1,  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1,  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1,  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1,  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1,  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1],                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0],                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                                                                           ; Lost Fanouts                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                                                                            ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|b_full,                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[5],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[4],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[0]                                                                                                   ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[16]                                                                                                                                         ; Lost Fanouts                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[15],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[14],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[13],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[12],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[11],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[10],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[9],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[8],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[7],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[6],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[5],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[4],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0]                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[14]                                                                                                                                       ; Lost Fanouts                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[13],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[12],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[11],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[10],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[9],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[8],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[7],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[6],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0]                                                                                                                                         ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[0]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[0],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_source_ip_reg[0],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_source_ip_reg[1],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_source_ip_reg[2],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_source_ip_reg[3],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_source_ip_reg[4],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_source_ip_reg[5],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_source_ip_reg[6],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_source_ip_reg[7],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_source_ip_reg[8],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|header[100]                                                                                                                                                                                                                                                                                                                                                        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5]                                                                                                                         ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port clock_enable ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                       ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[0]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[0],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_type_reg[0],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_type_reg[1],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_type_reg[2],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_type_reg[3],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_type_reg[4],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_type_reg[5],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_type_reg[6],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_type_reg[7],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_type_reg[8]                                                                                                                                                                                                                                                                                              ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[0]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[0],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_fragment_offset_reg[0],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_fragment_offset_reg[1],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_fragment_offset_reg[2],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_fragment_offset_reg[3],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_fragment_offset_reg[4],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_fragment_offset_reg[5],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_fragment_offset_reg[6],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_fragment_offset_reg[7],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_fragment_offset_reg[8]                                                                                                                                                                                                                                                                                    ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[0]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[0],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_identification_reg[0],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_identification_reg[1],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_identification_reg[2],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_identification_reg[3],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_identification_reg[4],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_identification_reg[5],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_identification_reg[6],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_identification_reg[7],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_identification_reg[8]                                                                                                                                                                                                                                                                                     ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ttl_in[0]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ttl_reg[0],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ttl_reg[0],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ttl_reg[1],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ttl_reg[2],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ttl_reg[3],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ttl_reg[4],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ttl_reg[5],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ttl_reg[6],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ttl_reg[7]                                                                                                                                                                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[15]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[15],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_dest_port_reg[0],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_dest_port_reg[2],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_dest_port_reg[3],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_dest_port_reg[4],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_dest_port_reg[6],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_dest_port_reg[7],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_dest_port_reg[8]                                                                                                                                                                                                                                                                                         ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[1]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[1],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dest_ip_reg[1],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dest_ip_reg[3],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dest_ip_reg[4],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dest_ip_reg[5],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dest_ip_reg[6],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dest_ip_reg[7]                                                                                                                                                                                                                                                                                            ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[0]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[0],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_header_checksum_reg[0],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_header_checksum_reg[2],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_header_checksum_reg[3],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_header_checksum_reg[5],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_header_checksum_reg[6],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_header_checksum_reg[7]                                                                                                                                                                                                                                                                                    ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dscp_in[0]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dscp_reg[0],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dscp_reg[0],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dscp_reg[1],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dscp_reg[2],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dscp_reg[3],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dscp_reg[4],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_dscp_reg[5]                                                                                                                                                                                                                                                                                               ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[11]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[11],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_source_port_reg[1],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_source_port_reg[2],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_source_port_reg[3],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_source_port_reg[5],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_source_port_reg[6],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_udp_source_port_reg[7]                                                                                                                                                                                                                                                                                       ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[4]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[4],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_dest_mac_reg[4],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_dest_mac_reg[5],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_dest_mac_reg[6],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_dest_mac_reg[8]                                                                                                                                                                                                                                                                                          ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[1]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[1],                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_src_mac_reg[1],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_src_mac_reg[2],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_src_mac_reg[5],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_eth_src_mac_reg[6]                                                                                                                                                                                                                                                                                           ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                                                                                                                          ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status,                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan,                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                                                                                                                                            ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_version_in[0]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_version_reg[0],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_version_reg[0],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_version_reg[1],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_version_reg[3]                                                                                                                                                                                                                                                                                            ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_flags_in[0]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_flags_reg[0],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_flags_reg[0],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_flags_reg[2]                                                                                                                                                                                                                                                                                              ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ecn_in[0]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ecn_reg[0],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ecn_reg[0],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ecn_reg[1]                                                                                                                                                                                                                                                                                                ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ihl_in[1]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ihl_reg[1],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ihl_reg[1],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|m_ip_ihl_reg[3]                                                                                                                                                                                                                                                                                                ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; Lost Fanouts                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; Lost Fanouts                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; Lost Fanouts                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                ;                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[8]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[8]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[9]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[9]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[10]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[10]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[12]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[12]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[13]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[13]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[14]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[14]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[2]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[2]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[5]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[5]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[6]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[6]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[9]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[9]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[10]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[10]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[13]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[13]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[14]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[14]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[17]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[17]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[18]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[18]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[21]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[21]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[22]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[22]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[25]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[25]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[26]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[26]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[29]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[29]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[30]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[30]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[33]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[33]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[34]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[34]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[37]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[37]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[38]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[38]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[41]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[41]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[42]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[42]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[45]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[45]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_src_in[46]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_reg[46]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[5]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[5]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[6]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[6]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[8]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[8]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[9]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[9]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[10]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[10]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[12]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[12]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[13]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[13]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[14]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[14]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[15]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[15]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[16]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[16]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[17]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[17]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[18]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[18]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[20]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[20]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[23]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[23]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[24]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[24]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[25]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[25]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[28]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[28]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[29]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[29]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[31]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[31]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[32]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[32]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[33]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[33]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[34]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[34]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[35]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[35]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[36]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[36]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[40]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[40]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[41]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[41]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[42]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[42]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[43]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[43]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[44]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[44]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[45]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[45]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[46]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[46]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_dst_in[47]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_reg[47]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[3]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[3]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[4]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[4]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[5]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[5]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[6]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[6]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[7]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[7]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[9]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[9]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[10]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[10]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[11]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[11]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[12]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[12]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[13]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[13]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[14]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[14]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[15]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[15]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[16]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[16]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[17]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[17]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[18]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[18]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[20]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[20]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[22]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[22]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[24]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[24]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[25]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[25]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[26]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[26]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[27]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[27]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[28]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[28]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dst_in[29]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_reg[29]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[1]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[1]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[2]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[2]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[3]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[3]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[4]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[4]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[5]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[5]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[15]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[15]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[7]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[7]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[8]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[8]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[9]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[9]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[10]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[10]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[11]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[11]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[12]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[12]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[13]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[13]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[14]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[14]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[15]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[15]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[16]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[16]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[17]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[17]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[18]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[18]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[19]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[19]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[20]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[20]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[21]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[21]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[22]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[22]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[23]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[23]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[24]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[24]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[25]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[25]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[26]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[26]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[27]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[27]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[28]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[28]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[29]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[29]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[30]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[30]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[31]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[31]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|tx_error                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|err_tmp                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[2]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[2]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[3]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[3]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[5]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[5]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[6]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[6]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[7]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[7]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[9]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[9]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[10]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[10]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_head_checksum_in[14]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_reg[14]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ttl_in[1]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ttl_reg[1]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ttl_in[2]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ttl_reg[2]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ttl_in[3]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ttl_reg[3]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ttl_in[4]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ttl_reg[4]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ttl_in[5]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ttl_reg[5]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ttl_in[6]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ttl_reg[6]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ttl_in[7]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ttl_reg[7]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[19]                                                                                                                                                                                                                         ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|read_error                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[1]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[1]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[2]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[2]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[3]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[3]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[4]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[4]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[5]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[5]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[6]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[6]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[7]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[7]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[8]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[8]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[9]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[9]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[10]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[10]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[11]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[11]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_frag_offset_in[12]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_fragment_offset_reg[12]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan_int                                                                                                                                   ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_flags_in[2]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_flags_reg[2]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan_int                                                                                                                             ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[1]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[1]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[2]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[2]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[3]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[3]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[4]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[4]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[5]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[5]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[6]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[6]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[7]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[7]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[8]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[8]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[9]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[9]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[10]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[10]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[11]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[11]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[12]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[12]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[13]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[13]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[14]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[14]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_id_in[15]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_identification_reg[15]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[1]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[1]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ecn_in[1]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ecn_reg[1]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[2]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[2]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dscp_in[1]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dscp_reg[1]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dscp_in[2]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dscp_reg[2]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dscp_in[3]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dscp_reg[3]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dscp_in[4]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dscp_reg[4]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_dscp_in[5]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dscp_reg[5]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[3]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[3]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_ihl_in[3]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ihl_reg[3]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[4]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[4]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_version_in[1]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_version_reg[1]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_version_in[3]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_version_reg[3]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|ip_src_in[6]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_source_ip_reg[6]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[0]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[0]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[2]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[2]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[3]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[3]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[4]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[4]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[6]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[6]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[7]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[7]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[8]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[8]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[10]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[10]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[11]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[11]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[12]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[12]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_dst_in[14]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_reg[14]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[5]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[5]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[1]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[1]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[2]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[2]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[3]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[3]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[5]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[5]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[6]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[6]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[7]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[7]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[9]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[9]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[10]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[10]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[6]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[6]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[13]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[13]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[14]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[14]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_src_in[15]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_reg[15]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_generator:fyp_generator1|tx_empty[0]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|mod_tmp[0]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                                                                                                   ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~4                                                                                                                                                                            ; Lost Fanouts                   ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_SHIFT_WAIT                                                                                                                                                          ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|mac_type_in[7]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_reg[7]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5875  ;
; Number of registers using Synchronous Clear  ; 612   ;
; Number of registers using Synchronous Load   ; 252   ;
; Number of registers using Asynchronous Clear ; 4306  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4102  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                  ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[0]       ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]      ; 4       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0]  ; 4       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]   ; 4       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_int[0]                                    ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0]  ; 4       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_int[0]                                   ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_int[0]        ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[0]                                           ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[1]                                           ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[2]                                           ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[3]                                           ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[4]                                           ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]   ; 4       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]      ; 4       ;
; indicator_led[2]                                                                                                                                                                                                                                                                   ; 1       ;
; indicator_led[3]                                                                                                                                                                                                                                                                   ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                         ; 1042    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                         ; 1117    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                          ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                     ; 71      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                          ; 11      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen                                                                                                                                        ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                          ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|host_busy_int                                                                                                       ; 5       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                          ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                      ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                               ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                 ; 212     ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen_int_reg1                                                                                                                               ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                     ; 14      ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                          ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                   ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_wait                                                                                                                ; 9       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                      ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                  ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mux_out                                                                                                                  ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cd_oe                                                                                                                    ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                              ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                  ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_wait                                        ; 7       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag                              ; 5       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                          ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_csn                                                                                                            ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                              ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_wait                                        ; 5       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_wait                                        ; 5       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_wait                                      ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_wait                                  ; 6       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_empty                                                               ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[2]                                                                                        ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[2]                                                                                           ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[1]                                                                                        ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[1]                                                                                           ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[5]                                                                                           ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[5]                                                                                        ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[7]                                                                                           ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[7]                                                                                        ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[6]                                                                                           ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[6]                                                                                        ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[4]                                                                                        ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[3]                                                                                           ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[3]                                                                                        ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                                      ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[4]                                      ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[3]                                      ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[2]                                      ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[1]                                      ; 6       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|aempty_flag                         ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                          ; 4       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[10]                                                                                          ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[10]                                                                                       ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_command_status[18]                                                                                   ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[9]                                                                                        ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                   ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[13]                                                                                       ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[15]                                                                                       ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[14]                                                                                       ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[12]                                                                                       ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[11]                                                                                       ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                               ; 8       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_addr1[0]                                                                                           ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[0]                                                                                        ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                         ; 165     ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                         ; 1537    ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[8]                                                                                           ; 3       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[8]                                                                                        ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[5]                                                                                                       ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|empty_flag                          ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                          ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena                                 ; 7       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                          ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                          ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[1]  ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[4]  ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[5]  ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[9]  ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int                             ; 2       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                          ; 1       ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[12] ; 3       ;
; Total number of inverted registers = 134*                                                                                                                                                                                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                ; RAM Name                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[0]  ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[1]  ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[2]  ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[3]  ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[4]  ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[5]  ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[6]  ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[7]  ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[8]  ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[9]  ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[10] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[11] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[12] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[13] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[14] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[15] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[16] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[17] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[18] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[19] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[20] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[21] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[22] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[23] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[24] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0_bypass[25] ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0 ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                 ; Megafunction                                                                                                                                                                                                                                                                           ; Type       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|rd_addr_reg[0..10]                                                                                                                                                                    ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0                                                                                                                                                                      ; RAM        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                                                                                                                                                                ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0                                                                                                                                                                          ; RAM        ;
; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0..15][0..7] ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[14]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_data_tlast_in                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|reg_cnt[0]                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt[3]                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[7]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stat_val                                                                                             ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[5]                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[11]                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[0]                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|header_fifo_rd_ptr_reg[3]                                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|header_fifo_wr_ptr_reg[1]                                                                                                                                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[11]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[1]                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[2]                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt[0]                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|tx_count[0]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txd_int[0]                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg_clk[16]                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|holdoff_quant_cnt[3]                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[2]                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[24]                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[26]                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[12]                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[0]                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[8]                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[31]                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[16]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[7]                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[10]                                                                                          ;
; 3:1                ; 113 bits  ; 226 LEs       ; 113 LEs              ; 113 LEs                ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|header[267]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|payload[132]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|payload[89]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|payload[65]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|payload[33]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|payload[15]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|m_axis_tdata_reg[20]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_sel[1]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|data[0]                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[2]                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[4]                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[1]                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[5]                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[6]                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[7]                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt[3]                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt[9]                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[1]                                                                                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[12]                                                                                                                                                                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[6]                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pat_cnt[2]                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[3]                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_cnt[2]                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_cnt[9]                                                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[6]                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt[1]                                                                                                                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxb[2]                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[2]                                                                                                              ;
; 32:1               ; 8 bits    ; 168 LEs       ; 72 LEs               ; 96 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxc[7]                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|data_index[1]                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|frame_ptr_reg[8]                                                                                                                                                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[1]                                                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                      ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_o                                                                                                                                                               ;
; 18:1               ; 3 bits    ; 36 LEs        ; 21 LEs               ; 15 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|tx_d[28]                                                                                                                                                                                                                                                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|cnt_rdaddr[0]                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[7]                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[12]                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[16]                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|temp_tdata_reg[24]                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|tx_d[1]                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|tx_d[9]                                                                                                                                                                                                                                                                                                                     ;
; 257:1              ; 3 bits    ; 513 LEs       ; 30 LEs               ; 483 LEs                ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[29]                                                                                                                                                              ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 80 LEs               ; 1630 LEs               ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[21]                                                                                                                                                              ;
; 257:1              ; 2 bits    ; 342 LEs       ; 24 LEs               ; 318 LEs                ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[17]                                                                                                                                                              ;
; 257:1              ; 7 bits    ; 1197 LEs      ; 84 LEs               ; 1113 LEs               ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[15]                                                                                                                                                              ;
; 257:1              ; 4 bits    ; 684 LEs       ; 68 LEs               ; 616 LEs                ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[8]                                                                                                                                                               ;
; 257:1              ; 4 bits    ; 684 LEs       ; 76 LEs               ; 608 LEs                ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[4]                                                                                                                                                               ;
; 9:1                ; 15 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|checksum_reg[31]                                                                                                                                                                                                                                                        ;
; 9:1                ; 16 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|checksum_reg[13]                                                                                                                                                                                                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|tx_d[0]                                                                                                                                                                                                                                                                                                                     ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                                                     ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[3]                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[3]                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[13]                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|nextstate                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|host_convert_addr[1]                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1|state_reg                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                           ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |fyp_max10_tse_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 52 LEs               ; 44 LEs                 ; Yes        ; |fyp_max10_tse_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                             ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                             ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                             ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                             ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                             ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                    ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                              ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                    ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                              ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                    ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                              ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                    ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                              ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                    ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                              ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                       ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                      ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_cdg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------------+
; Parameter Name                ; Value                         ; Type                          ;
+-------------------------------+-------------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                       ;
; PLL_TYPE                      ; AUTO                          ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=fyp_eth_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                       ;
; LOCK_HIGH                     ; 1                             ; Untyped                       ;
; LOCK_LOW                      ; 1                             ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                       ;
; SKIP_VCO                      ; OFF                           ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                       ;
; BANDWIDTH                     ; 0                             ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                       ;
; DOWN_SPREAD                   ; 0                             ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 5                             ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 5                             ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 2                             ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 2                             ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 250                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                       ;
; DPA_DIVIDER                   ; 0                             ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                       ;
; VCO_MIN                       ; 0                             ; Untyped                       ;
; VCO_MAX                       ; 0                             ; Untyped                       ;
; VCO_CENTER                    ; 0                             ; Untyped                       ;
; PFD_MIN                       ; 0                             ; Untyped                       ;
; PFD_MAX                       ; 0                             ; Untyped                       ;
; M_INITIAL                     ; 0                             ; Untyped                       ;
; M                             ; 0                             ; Untyped                       ;
; N                             ; 1                             ; Untyped                       ;
; M2                            ; 1                             ; Untyped                       ;
; N2                            ; 1                             ; Untyped                       ;
; SS                            ; 1                             ; Untyped                       ;
; C0_HIGH                       ; 0                             ; Untyped                       ;
; C1_HIGH                       ; 0                             ; Untyped                       ;
; C2_HIGH                       ; 0                             ; Untyped                       ;
; C3_HIGH                       ; 0                             ; Untyped                       ;
; C4_HIGH                       ; 0                             ; Untyped                       ;
; C5_HIGH                       ; 0                             ; Untyped                       ;
; C6_HIGH                       ; 0                             ; Untyped                       ;
; C7_HIGH                       ; 0                             ; Untyped                       ;
; C8_HIGH                       ; 0                             ; Untyped                       ;
; C9_HIGH                       ; 0                             ; Untyped                       ;
; C0_LOW                        ; 0                             ; Untyped                       ;
; C1_LOW                        ; 0                             ; Untyped                       ;
; C2_LOW                        ; 0                             ; Untyped                       ;
; C3_LOW                        ; 0                             ; Untyped                       ;
; C4_LOW                        ; 0                             ; Untyped                       ;
; C5_LOW                        ; 0                             ; Untyped                       ;
; C6_LOW                        ; 0                             ; Untyped                       ;
; C7_LOW                        ; 0                             ; Untyped                       ;
; C8_LOW                        ; 0                             ; Untyped                       ;
; C9_LOW                        ; 0                             ; Untyped                       ;
; C0_INITIAL                    ; 0                             ; Untyped                       ;
; C1_INITIAL                    ; 0                             ; Untyped                       ;
; C2_INITIAL                    ; 0                             ; Untyped                       ;
; C3_INITIAL                    ; 0                             ; Untyped                       ;
; C4_INITIAL                    ; 0                             ; Untyped                       ;
; C5_INITIAL                    ; 0                             ; Untyped                       ;
; C6_INITIAL                    ; 0                             ; Untyped                       ;
; C7_INITIAL                    ; 0                             ; Untyped                       ;
; C8_INITIAL                    ; 0                             ; Untyped                       ;
; C9_INITIAL                    ; 0                             ; Untyped                       ;
; C0_MODE                       ; BYPASS                        ; Untyped                       ;
; C1_MODE                       ; BYPASS                        ; Untyped                       ;
; C2_MODE                       ; BYPASS                        ; Untyped                       ;
; C3_MODE                       ; BYPASS                        ; Untyped                       ;
; C4_MODE                       ; BYPASS                        ; Untyped                       ;
; C5_MODE                       ; BYPASS                        ; Untyped                       ;
; C6_MODE                       ; BYPASS                        ; Untyped                       ;
; C7_MODE                       ; BYPASS                        ; Untyped                       ;
; C8_MODE                       ; BYPASS                        ; Untyped                       ;
; C9_MODE                       ; BYPASS                        ; Untyped                       ;
; C0_PH                         ; 0                             ; Untyped                       ;
; C1_PH                         ; 0                             ; Untyped                       ;
; C2_PH                         ; 0                             ; Untyped                       ;
; C3_PH                         ; 0                             ; Untyped                       ;
; C4_PH                         ; 0                             ; Untyped                       ;
; C5_PH                         ; 0                             ; Untyped                       ;
; C6_PH                         ; 0                             ; Untyped                       ;
; C7_PH                         ; 0                             ; Untyped                       ;
; C8_PH                         ; 0                             ; Untyped                       ;
; C9_PH                         ; 0                             ; Untyped                       ;
; L0_HIGH                       ; 1                             ; Untyped                       ;
; L1_HIGH                       ; 1                             ; Untyped                       ;
; G0_HIGH                       ; 1                             ; Untyped                       ;
; G1_HIGH                       ; 1                             ; Untyped                       ;
; G2_HIGH                       ; 1                             ; Untyped                       ;
; G3_HIGH                       ; 1                             ; Untyped                       ;
; E0_HIGH                       ; 1                             ; Untyped                       ;
; E1_HIGH                       ; 1                             ; Untyped                       ;
; E2_HIGH                       ; 1                             ; Untyped                       ;
; E3_HIGH                       ; 1                             ; Untyped                       ;
; L0_LOW                        ; 1                             ; Untyped                       ;
; L1_LOW                        ; 1                             ; Untyped                       ;
; G0_LOW                        ; 1                             ; Untyped                       ;
; G1_LOW                        ; 1                             ; Untyped                       ;
; G2_LOW                        ; 1                             ; Untyped                       ;
; G3_LOW                        ; 1                             ; Untyped                       ;
; E0_LOW                        ; 1                             ; Untyped                       ;
; E1_LOW                        ; 1                             ; Untyped                       ;
; E2_LOW                        ; 1                             ; Untyped                       ;
; E3_LOW                        ; 1                             ; Untyped                       ;
; L0_INITIAL                    ; 1                             ; Untyped                       ;
; L1_INITIAL                    ; 1                             ; Untyped                       ;
; G0_INITIAL                    ; 1                             ; Untyped                       ;
; G1_INITIAL                    ; 1                             ; Untyped                       ;
; G2_INITIAL                    ; 1                             ; Untyped                       ;
; G3_INITIAL                    ; 1                             ; Untyped                       ;
; E0_INITIAL                    ; 1                             ; Untyped                       ;
; E1_INITIAL                    ; 1                             ; Untyped                       ;
; E2_INITIAL                    ; 1                             ; Untyped                       ;
; E3_INITIAL                    ; 1                             ; Untyped                       ;
; L0_MODE                       ; BYPASS                        ; Untyped                       ;
; L1_MODE                       ; BYPASS                        ; Untyped                       ;
; G0_MODE                       ; BYPASS                        ; Untyped                       ;
; G1_MODE                       ; BYPASS                        ; Untyped                       ;
; G2_MODE                       ; BYPASS                        ; Untyped                       ;
; G3_MODE                       ; BYPASS                        ; Untyped                       ;
; E0_MODE                       ; BYPASS                        ; Untyped                       ;
; E1_MODE                       ; BYPASS                        ; Untyped                       ;
; E2_MODE                       ; BYPASS                        ; Untyped                       ;
; E3_MODE                       ; BYPASS                        ; Untyped                       ;
; L0_PH                         ; 0                             ; Untyped                       ;
; L1_PH                         ; 0                             ; Untyped                       ;
; G0_PH                         ; 0                             ; Untyped                       ;
; G1_PH                         ; 0                             ; Untyped                       ;
; G2_PH                         ; 0                             ; Untyped                       ;
; G3_PH                         ; 0                             ; Untyped                       ;
; E0_PH                         ; 0                             ; Untyped                       ;
; E1_PH                         ; 0                             ; Untyped                       ;
; E2_PH                         ; 0                             ; Untyped                       ;
; E3_PH                         ; 0                             ; Untyped                       ;
; M_PH                          ; 0                             ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; CLK0_COUNTER                  ; G0                            ; Untyped                       ;
; CLK1_COUNTER                  ; G0                            ; Untyped                       ;
; CLK2_COUNTER                  ; G0                            ; Untyped                       ;
; CLK3_COUNTER                  ; G0                            ; Untyped                       ;
; CLK4_COUNTER                  ; G0                            ; Untyped                       ;
; CLK5_COUNTER                  ; G0                            ; Untyped                       ;
; CLK6_COUNTER                  ; E0                            ; Untyped                       ;
; CLK7_COUNTER                  ; E1                            ; Untyped                       ;
; CLK8_COUNTER                  ; E2                            ; Untyped                       ;
; CLK9_COUNTER                  ; E3                            ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                       ;
; M_TIME_DELAY                  ; 0                             ; Untyped                       ;
; N_TIME_DELAY                  ; 0                             ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                       ;
; VCO_POST_SCALE                ; 0                             ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                        ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                       ;
; CBXI_PARAMETER                ; fyp_eth_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                       ;
; DEVICE_FAMILY                 ; MAX 10                        ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                ;
+-------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0 ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                     ;
; SIZE                                     ; 4            ; Signed Integer                                                                             ;
; ASYNC_MODE                               ; none         ; String                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                     ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                     ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                     ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                     ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                     ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                     ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                                                                          ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                          ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                          ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                          ;
; SYNC_MODE                                ; none         ; String                                                                                                                                          ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                          ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                          ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                          ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                          ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                          ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                          ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                          ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                          ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                          ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                          ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                          ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                          ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                          ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                          ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                          ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                          ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                          ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                                                                          ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                          ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                          ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                          ;
; SYNC_MODE                                ; none         ; String                                                                                                                                          ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                          ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                          ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                          ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                          ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                          ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                          ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                          ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                          ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                          ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                          ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                          ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                          ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                          ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                          ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                          ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                          ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                          ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                                                                          ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                          ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                          ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                          ;
; SYNC_MODE                                ; none         ; String                                                                                                                                          ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                          ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                          ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                          ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                          ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                          ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                          ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                          ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                          ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                          ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                          ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                          ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                          ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                          ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                          ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                          ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                          ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                          ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                                                                          ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                          ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                          ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                          ;
; SYNC_MODE                                ; none         ; String                                                                                                                                          ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                          ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                          ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                          ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                          ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                          ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                          ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                          ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                          ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                          ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                          ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                          ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                          ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                          ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                          ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                          ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                          ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                          ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0 ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                     ;
; SIZE                                     ; 1            ; Signed Integer                                                                             ;
; ASYNC_MODE                               ; none         ; String                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                     ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                     ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                     ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                     ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                     ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                     ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                                                                          ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                          ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                          ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                          ;
; SYNC_MODE                                ; none         ; String                                                                                                                                          ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                          ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                          ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                          ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                          ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                          ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                          ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                          ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                          ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                          ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                          ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                          ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                          ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                          ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                          ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                          ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                          ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                          ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0 ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                        ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                      ;
; REGISTER_MODE                            ; ddr          ; String                                                                                      ;
; SIZE                                     ; 4            ; Signed Integer                                                                              ;
; ASYNC_MODE                               ; clear        ; String                                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                      ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                      ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                             ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                           ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                           ;
; ASYNC_MODE                               ; clear        ; String                                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                           ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                             ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                           ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                           ;
; ASYNC_MODE                               ; clear        ; String                                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                           ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                             ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                           ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                           ;
; ASYNC_MODE                               ; clear        ; String                                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                           ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                             ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                           ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                           ;
; ASYNC_MODE                               ; clear        ; String                                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                           ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0 ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                        ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                      ;
; REGISTER_MODE                            ; ddr          ; String                                                                                      ;
; SIZE                                     ; 1            ; Signed Integer                                                                              ;
; ASYNC_MODE                               ; clear        ; String                                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                      ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                      ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                             ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                           ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                           ;
; ASYNC_MODE                               ; clear        ; String                                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                           ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                               ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                               ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                          ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                          ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                            ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                  ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                  ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                  ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                  ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                          ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                  ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                  ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                          ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                  ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                          ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                          ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                 ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                  ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                  ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                  ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; S_DATA_WIDTH   ; 8     ; Signed Integer                                                                               ;
; S_KEEP_ENABLE  ; 0     ; Unsigned Binary                                                                              ;
; S_KEEP_WIDTH   ; 1     ; Signed Integer                                                                               ;
; M_DATA_WIDTH   ; 32    ; Signed Integer                                                                               ;
; M_KEEP_ENABLE  ; 1     ; Unsigned Binary                                                                              ;
; M_KEEP_WIDTH   ; 4     ; Signed Integer                                                                               ;
; ID_ENABLE      ; 0     ; Signed Integer                                                                               ;
; ID_WIDTH       ; 8     ; Signed Integer                                                                               ;
; DEST_ENABLE    ; 0     ; Signed Integer                                                                               ;
; DEST_WIDTH     ; 8     ; Signed Integer                                                                               ;
; USER_ENABLE    ; 1     ; Signed Integer                                                                               ;
; USER_WIDTH     ; 1     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1 ;
+-------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                        ;
+-------------------------+-------+---------------------------------------------------------------------------------------------+
; PAYLOAD_FIFO_ADDR_WIDTH ; 11    ; Signed Integer                                                                              ;
; HEADER_FIFO_ADDR_WIDTH  ; 3     ; Signed Integer                                                                              ;
+-------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH           ; 11    ; Signed Integer                                                                                                        ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                                                                        ;
; KEEP_ENABLE          ; 0     ; Signed Integer                                                                                                        ;
; KEEP_WIDTH           ; 1     ; Signed Integer                                                                                                        ;
; LAST_ENABLE          ; 1     ; Signed Integer                                                                                                        ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                                        ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                                        ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                                        ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                                        ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                                        ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                                        ;
; FRAME_FIFO           ; 0     ; Signed Integer                                                                                                        ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                                       ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                                       ;
; DROP_BAD_FRAME       ; 0     ; Signed Integer                                                                                                        ;
; DROP_WHEN_FULL       ; 0     ; Signed Integer                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                           ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                           ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                           ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_B                            ; 3                    ; Untyped                                                                                                           ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                           ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_cdg1      ; Untyped                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_m4g1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                             ;
; Entity Instance            ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                            ;
; Entity Instance            ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                            ;
; Entity Instance                           ; fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 3                                                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 3                                                                                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                     ;
; Entity Instance                           ; fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                            ;
;     -- NUMWORDS_A                         ; 64                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                            ;
;     -- NUMWORDS_B                         ; 64                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo"                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tkeep       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tkeep[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tid         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tid[7..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tdest       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tdest[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_axis_tkeep       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tdest       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; status_overflow    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; status_bad_frame   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; status_good_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1"                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tkeep ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_axis_tid   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_axis_tdest ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_axis_tkeep ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_axis_tid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_axis_tdest ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1"                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; mac_crc_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; udp_data_tuser_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; udp_data_tlast_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "fyp_generator:fyp_generator1"      ;
+------------------+--------+----------+------------------------+
; Port             ; Type   ; Severity ; Details                ;
+------------------+--------+----------+------------------------+
; eth_ast_rx_data  ; Input  ; Info     ; Explicitly unconnected ;
; eth_ast_rx_eop   ; Input  ; Info     ; Explicitly unconnected ;
; eth_ast_rx_err   ; Input  ; Info     ; Explicitly unconnected ;
; eth_ast_rx_empty ; Input  ; Info     ; Explicitly unconnected ;
; eth_ast_rx_rdy   ; Output ; Info     ; Explicitly unconnected ;
; eth_ast_rx_sop   ; Input  ; Info     ; Explicitly unconnected ;
; eth_ast_rx_valid ; Input  ; Info     ; Explicitly unconnected ;
+------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                            ;
+----------------+--------+----------+--------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                       ;
+----------------+--------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                           ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                    ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                  ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND.         ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                        ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0" ;
+--------------------+--------+----------+-------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                                      ;
+--------------------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic"      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0"                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_chipselect  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; av_address     ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; av_read_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdata    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_write_n     ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata   ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; av_waitrequest ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_irq         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                     ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe       ; Input ; Info     ; Stuck at VCC                                                                                                                                                ;
; sclr     ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
; hr_clock ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
; nsleep   ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; outclocken      ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; inclock         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; inclocken       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; fr_clock        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; hr_clock        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; invert_hr_clock ; Input  ; Info     ; Stuck at GND                                                                                   ;
; phy_mem_clock   ; Input  ; Info     ; Stuck at GND                                                                                   ;
; mimic_clock     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; dout            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; pad_io          ; Bidir  ; Info     ; Explicitly unconnected                                                                         ;
; pad_io_b        ; Bidir  ; Info     ; Explicitly unconnected                                                                         ;
; pad_in          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; pad_in_b        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; pad_out_b       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; aset            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; sclr            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; nsleep          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; oe              ; Input  ; Info     ; Stuck at GND                                                                                   ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                       ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at VCC                                                                                                                                                  ;
; nsleep ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                       ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at VCC                                                                                                                                                  ;
; nsleep ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                       ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at VCC                                                                                                                                                  ;
; nsleep ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                       ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at VCC                                                                                                                                                  ;
; nsleep ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; outclocken      ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; inclock         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; inclocken       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; fr_clock        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; hr_clock        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; invert_hr_clock ; Input  ; Info     ; Stuck at GND                                                                                   ;
; phy_mem_clock   ; Input  ; Info     ; Stuck at GND                                                                                   ;
; mimic_clock     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; dout            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; pad_io          ; Bidir  ; Info     ; Explicitly unconnected                                                                         ;
; pad_io_b        ; Bidir  ; Info     ; Explicitly unconnected                                                                         ;
; pad_in          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; pad_in_b        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; pad_out_b       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; aset            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; sclr            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; nsleep          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; oe              ; Input  ; Info     ; Stuck at GND                                                                                   ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe       ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
; aset     ; Input ; Info     ; Stuck at VCC                                                                                                                                               ;
; sclr     ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
; hr_clock ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
; nsleep   ; Input ; Info     ; Stuck at VCC                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; inclocken       ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; fr_clock        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; hr_clock        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; invert_hr_clock ; Input  ; Info     ; Stuck at GND                                                                                  ;
; outclock        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; outclocken      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; phy_mem_clock   ; Input  ; Info     ; Stuck at GND                                                                                  ;
; mimic_clock     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; din             ; Input  ; Info     ; Stuck at GND                                                                                  ;
; pad_io          ; Bidir  ; Info     ; Explicitly unconnected                                                                        ;
; pad_io_b        ; Bidir  ; Info     ; Explicitly unconnected                                                                        ;
; pad_in_b        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; pad_out         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; pad_out_b       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; aset            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; aclr            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; sclr            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; nsleep          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; oe              ; Input  ; Info     ; Stuck at GND                                                                                  ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                      ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; nsleep ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                      ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; nsleep ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                      ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; nsleep ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                      ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; nsleep ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; inclocken       ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; fr_clock        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; hr_clock        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; invert_hr_clock ; Input  ; Info     ; Stuck at GND                                                                                  ;
; outclock        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; outclocken      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; phy_mem_clock   ; Input  ; Info     ; Stuck at GND                                                                                  ;
; mimic_clock     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; din             ; Input  ; Info     ; Stuck at GND                                                                                  ;
; pad_io          ; Bidir  ; Info     ; Explicitly unconnected                                                                        ;
; pad_io_b        ; Bidir  ; Info     ; Explicitly unconnected                                                                        ;
; pad_in_b        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; pad_out         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; pad_out_b       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; aset            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; aclr            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; sclr            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; nsleep          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; oe              ; Input  ; Info     ; Stuck at GND                                                                                  ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------+
; rx_clkena     ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; tx_clkena     ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; mac_eccstatus ; Output ; Info     ; Explicitly unconnected                                                                          ;
; gm_rx_d       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; gm_rx_dv      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; gm_rx_err     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; gm_tx_d       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; gm_tx_en      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; gm_tx_err     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; m_rx_d        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; m_rx_en       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; m_rx_err      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; m_tx_d        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; m_tx_en       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; m_tx_err      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; m_rx_crs      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; m_rx_col      ; Input  ; Info     ; Stuck at GND                                                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_max10_tse_sys:fyp_max10_tse_sys1"                                                                                      ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; eth_tse_0_receive_data                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_tse_0_receive_endofpacket               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_tse_0_receive_error                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_tse_0_receive_empty                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_tse_0_receive_startofpacket             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_tse_0_receive_valid                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_tse_0_mac_status_connection_set_10      ; Input  ; Info     ; Stuck at GND                                                                        ;
; eth_tse_0_mac_status_connection_set_1000    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; eth_tse_0_mac_misc_connection_xon_gen       ; Input  ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_xoff_gen      ; Input  ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_magic_wakeup  ; Output ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_magic_sleep_n ; Input  ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_ff_tx_crc_fwd ; Input  ; Info     ; Stuck at GND                                                                        ;
; eth_tse_0_mac_misc_connection_ff_tx_septy   ; Output ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_tx_ff_uflow   ; Output ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_ff_tx_a_full  ; Output ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_ff_tx_a_empty ; Output ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_rx_err_stat   ; Output ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_rx_frm_type   ; Output ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_ff_rx_dsav    ; Output ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_ff_rx_a_full  ; Output ; Info     ; Explicitly unconnected                                                              ;
; eth_tse_0_mac_misc_connection_ff_rx_a_empty ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fyp_eth_pll:fyp_eth_pll1"                                         ;
+--------+---------+------------------+--------------------------------------------------------+
; Port   ; Type    ; Severity         ; Details                                                ;
+--------+---------+------------------+--------------------------------------------------------+
; locked ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+--------+---------+------------------+--------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 5710                        ;
;     CLR               ; 1468                        ;
;     CLR SCLR          ; 56                          ;
;     CLR SCLR SLD      ; 19                          ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 1212                        ;
;     ENA CLR           ; 2133                        ;
;     ENA CLR SCLR      ; 410                         ;
;     ENA CLR SCLR SLD  ; 19                          ;
;     ENA CLR SLD       ; 142                         ;
;     ENA SCLR          ; 55                          ;
;     ENA SLD           ; 41                          ;
;     SCLR              ; 22                          ;
;     SLD               ; 10                          ;
;     plain             ; 118                         ;
; cycloneiii_io_obuf    ; 6                           ;
; cycloneiii_lcell_comb ; 5356                        ;
;     arith             ; 1131                        ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 905                         ;
;         3 data inputs ; 215                         ;
;     normal            ; 4225                        ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 155                         ;
;         2 data inputs ; 603                         ;
;         3 data inputs ; 846                         ;
;         4 data inputs ; 2611                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 219                         ;
; fiftyfivenm_ddio_out  ; 5                           ;
; fiftyfivenm_io_ibuf   ; 5                           ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 2.95                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 9                                     ;
;     ENA CLR SLD       ; 4                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 121                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 117                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 19                                    ;
;         4 data inputs ; 56                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.98                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 197                                      ;
; cycloneiii_ff         ; 93                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 30                                       ;
;     ENA CLR SLD       ; 3                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 167                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 158                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 28                                       ;
;         3 data inputs ; 48                                       ;
;         4 data inputs ; 75                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.05                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:30     ;
; sld_hub:auto_hub ; 00:00:01     ;
; pzdyqx:nabboc    ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Feb 16 15:38:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fyp_max10_tse -c fyp_max10_tse_top
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "fyp_max10_tse_sys.qsys"
Info (12250): 2019.02.16.15:38:51 Progress: Loading fyp_max10_tse/fyp_max10_tse_sys.qsys
Info (12250): 2019.02.16.15:38:51 Progress: Reading input file
Info (12250): 2019.02.16.15:38:51 Progress: Adding clk_125 [clock_source 18.1]
Info (12250): 2019.02.16.15:38:52 Progress: Parameterizing module clk_125
Info (12250): 2019.02.16.15:38:52 Progress: Adding eth_tse_0 [altera_eth_tse 18.1]
Info (12250): 2019.02.16.15:38:52 Progress: Parameterizing module eth_tse_0
Info (12250): 2019.02.16.15:38:52 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2019.02.16.15:38:53 Progress: Parameterizing module jtag_uart_0
Info (12250): 2019.02.16.15:38:53 Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Info (12250): 2019.02.16.15:38:53 Progress: Parameterizing module master_0
Info (12250): 2019.02.16.15:38:53 Progress: Building connections
Info (12250): 2019.02.16.15:38:53 Progress: Parameterizing connections
Info (12250): 2019.02.16.15:38:53 Progress: Validating
Info (12250): 2019.02.16.15:38:55 Progress: Done reading input file
Info (12250): Fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning (12251): Fyp_max10_tse_sys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning (12251): Fyp_max10_tse_sys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master
Info (12250): Fyp_max10_tse_sys: Generating fyp_max10_tse_sys "fyp_max10_tse_sys" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has address signal 32 bit wide, but the slave is 8 bit wide.
Info (12250): Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info (12250): Eth_tse_0: "fyp_max10_tse_sys" instantiated altera_eth_tse "eth_tse_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7943_3392911575418470632.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7943_3392911575418470632.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'
Info (12250): Jtag_uart_0: "fyp_max10_tse_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Master_0: "fyp_max10_tse_sys" instantiated altera_jtag_avalon_master "master_0"
Info (12250): Mm_interconnect_0: "fyp_max10_tse_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "fyp_max10_tse_sys" instantiated altera_reset_controller "rst_controller"
Info (12250): I_tse_mac: "eth_tse_0" instantiated altera_eth_tse_mac "i_tse_mac"
Info (12250): Rgmii_in4_0: "eth_tse_0" instantiated altera_gpio_lite "rgmii_in4_0"
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info (12250): Eth_tse_0_control_port_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "eth_tse_0_control_port_translator"
Info (12250): Fyp_max10_tse_sys: Done "fyp_max10_tse_sys" with 18 modules, 144 files
Info (12249): Finished elaborating Platform Designer system entity "fyp_max10_tse_sys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file fyp_checksums/submodules/axis_adapter.v
    Info (12023): Found entity 1: axis_adapter File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file fyp_checksums/submodules/udp_checksum_gen.v
    Info (12023): Found entity 1: udp_checksum_gen File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file fyp_checksums/submodules/axis_fifo.v
    Info (12023): Found entity 1: axis_fifo File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_fifo.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file fyp_checksums/fyp_udp.v
    Info (12023): Found entity 1: fyp_udp File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v
    Info (12023): Found entity 1: fyp_max10_tse_sys File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v
    Info (12023): Found entity 1: fyp_max10_tse_sys_mm_interconnect_0 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v
    Info (12023): Found entity 1: fyp_max10_tse_sys_master_0 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: fyp_max10_tse_sys_master_0_p2b_adapter File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: fyp_max10_tse_sys_master_0_b2p_adapter File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv
    Info (12023): Found entity 1: fyp_max10_tse_sys_master_0_timing_adt File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 5 design units, including 5 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v
    Info (12023): Found entity 1: fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_w File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: fyp_max10_tse_sys_jtag_uart_0_scfifo_w File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_r File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: fyp_max10_tse_sys_jtag_uart_0_scfifo_r File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: fyp_max10_tse_sys_jtag_uart_0 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v
    Info (12023): Found entity 1: fyp_max10_tse_sys_eth_tse_0 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv
    Info (12023): Found entity 1: altgpio_one_bit File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv Line: 16
    Info (12023): Found entity 2: altera_gpio_lite File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv Line: 940
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v
    Info (12023): Found entity 1: altera_eth_tse_mac File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_read_cntl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_wrt_cntl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v
    Info (12023): Found entity 1: altera_tse_hashing File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v
    Info (12023): Found entity 1: altera_tse_host_control_small File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v
    Info (12023): Found entity 1: altera_tse_register_map_small File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_rx_counter_cntl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v
    Info (12023): Found entity 1: altera_tse_shared_mac_control File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v
    Info (12023): Found entity 1: altera_tse_shared_register_map File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_counter_cntl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v
    Info (12023): Found entity 1: altera_tse_lfsr_10 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v
    Info (12023): Found entity 1: altera_tse_loopback_ff File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_rx File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_tx File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v
    Info (12023): Found entity 1: altera_tse_magic_detection File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v
    Info (12023): Found entity 1: altera_tse_pipeline_base File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv
    Info (12023): Found entity 1: altera_tse_pipeline_stage File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_16x32 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v
    Info (12023): Found entity 1: altera_tse_dpram_8x32 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_ecc_16x32 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_fifoless_retransmit_cntl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_retransmit_cntl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v
    Info (12023): Found entity 1: altera_tse_rgmii_in1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v
    Info (12023): Found entity 1: altera_tse_rgmii_in4 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_nf_rgmii_module File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_rgmii_module File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v
    Info (12023): Found entity 1: altera_tse_rgmii_out1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v
    Info (12023): Found entity 1: altera_tse_rgmii_out4 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v
    Info (12023): Found entity 1: altera_tse_rx_ff File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32_shift16 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v
    Info (12023): Found entity 1: altera_tse_rx_ff_length File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter32 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter8 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo32 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo8 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v
    Info (12023): Found entity 1: altera_tse_top_fifoless_1geth File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo_10_100_1000 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v
    Info (12023): Found entity 1: altera_tse_tx_ff File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32_shift16 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v
    Info (12023): Found entity 1: altera_tse_tx_ff_length File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_read_cntl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer_bundle File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_ptp_std_synchronizer File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v
    Info (12023): Found entity 1: altera_tse_false_path_marker File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v
    Info (12023): Found entity 1: altera_tse_reset_synchronizer File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v
    Info (12023): Found entity 1: altera_tse_clock_crosser File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_14_44 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_36_10 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv
    Info (12023): Found entity 1: altera_tse_ph_calculator File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v
    Info (12023): Found entity 1: altera_tse_sdpm_gen File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x10 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v Line: 164
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x10 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_wrapper File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x14 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v Line: 174
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x14 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_wrapper File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x2 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v Line: 146
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x2 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_wrapper File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x23 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v Line: 192
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x23 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_wrapper File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x36 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v Line: 220
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x36 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_wrapper File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x40 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v Line: 228
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x40 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_wrapper File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x30 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v Line: 208
Info (12021): Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x30 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_wrapper File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v
    Info (12023): Found entity 1: altera_tse_ecc_status_crosser File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v
    Info (12023): Found entity 1: fyp_clkctrl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v
    Info (12023): Found entity 1: fyp_clkctrl_altclkctrl_0_sub File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v Line: 28
    Info (12023): Found entity 2: fyp_clkctrl_altclkctrl_0 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v Line: 89
Warning (10275): Verilog HDL Module Instantiation warning at fyp_max10_tse_top.v(196): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v Line: 196
Info (12021): Found 1 design units, including 1 entities, in source file fyp_max10_tse_top.v
    Info (12023): Found entity 1: fyp_max10_tse_top File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file fyp_gpio/fyp_gpio.v
    Info (12023): Found entity 1: fyp_gpio File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_gpio/fyp_gpio.v Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file fyp_gpio/fyp_gpio/altera_gpio_lite.sv
    Info (12023): Found entity 1: altgpio_one_bit File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_gpio/fyp_gpio/altera_gpio_lite.sv Line: 16
    Info (12023): Found entity 2: altera_gpio_lite File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_gpio/fyp_gpio/altera_gpio_lite.sv Line: 940
Info (12021): Found 1 design units, including 1 entities, in source file fyp_generator/fyp_generator.v
    Info (12023): Found entity 1: fyp_generator File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file fyp_generator/fyp_generator_testbench.v
    Info (12023): Found entity 1: fyp_generator_testbench File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator_testbench.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file fyp_eth_pll/fyp_eth_pll.v
    Info (12023): Found entity 1: fyp_eth_pll File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_eth_pll/fyp_eth_pll.v Line: 39
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv
Info (15248): File "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(77): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 77
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(78): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 78
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(81): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(82): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 82
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(84): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 84
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(86): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 86
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(87): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 87
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(89): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(90): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(92): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 92
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(93): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 93
Info (12127): Elaborating entity "fyp_max10_tse_top" for the top level hierarchy
Info (12128): Elaborating entity "fyp_eth_pll" for hierarchy "fyp_eth_pll:fyp_eth_pll1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v Line: 126
Info (12128): Elaborating entity "altpll" for hierarchy "fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_eth_pll/fyp_eth_pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_eth_pll/fyp_eth_pll.v Line: 103
Info (12133): Instantiated megafunction "fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_eth_pll/fyp_eth_pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "250"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=fyp_eth_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/fyp_eth_pll_altpll.v
    Info (12023): Found entity 1: fyp_eth_pll_altpll File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/fyp_eth_pll_altpll.v Line: 29
Info (12128): Elaborating entity "fyp_eth_pll_altpll" for hierarchy "fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component|fyp_eth_pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "fyp_max10_tse_sys" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v Line: 196
Info (12128): Elaborating entity "fyp_max10_tse_sys_eth_tse_0" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v Line: 124
Info (12128): Elaborating entity "altera_eth_tse_mac" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v Line: 202
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v Line: 541
Info (12128): Elaborating entity "altera_tse_mac_control" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v Line: 772
Info (12128): Elaborating entity "altera_tse_register_map" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v Line: 630
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v Line: 446
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v Line: 509
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v Line: 1574
Info (12128): Elaborating entity "altera_tse_rx_counter_cntl" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v Line: 1794
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 160
Info (12128): Elaborating entity "altera_tse_dpram_16x32" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 920
Info (12128): Elaborating entity "altsyncram" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v Line: 105
Info (12130): Elaborated megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v Line: 105
Info (12133): Instantiated megafunction "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v Line: 105
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a5l1.tdf
    Info (12023): Found entity 1: altsyncram_a5l1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_a5l1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a5l1" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_tx_counter_cntl" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v Line: 1821
Info (12128): Elaborating entity "altera_tse_dpram_8x32" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v Line: 666
Info (12128): Elaborating entity "altsyncram" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v Line: 105
Info (12130): Elaborated megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v Line: 105
Info (12133): Instantiated megafunction "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v Line: 105
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2l1.tdf
    Info (12023): Found entity 1: altsyncram_a2l1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_a2l1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a2l1" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v Line: 1923
Info (12128): Elaborating entity "altera_tse_host_control" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v Line: 672
Info (12128): Elaborating entity "altera_tse_top_mdio" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v Line: 812
Info (12128): Elaborating entity "altera_tse_mdio_clk_gen" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v Line: 105
Info (12128): Elaborating entity "altera_tse_mdio_cntl" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v Line: 130
Info (12128): Elaborating entity "altera_tse_mdio" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v Line: 147
Info (12128): Elaborating entity "altera_tse_nf_rgmii_module" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v Line: 909
Info (12128): Elaborating entity "altera_tse_top_w_fifo_10_100_1000" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v Line: 1091
Info (12128): Elaborating entity "altera_tse_clk_cntl" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 487
Info (12128): Elaborating entity "altera_tse_mii_rx_if" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 503
Info (12128): Elaborating entity "altera_tse_mii_tx_if" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 516
Info (12128): Elaborating entity "altera_tse_gmii_io" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 560
Info (12128): Elaborating entity "altera_tse_loopback_ff" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 668
Info (12128): Elaborating entity "altera_tse_lb_wrt_cntl" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v Line: 114
Info (12128): Elaborating entity "altera_tse_a_fifo_24" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v Line: 187
Info (12128): Elaborating entity "altera_tse_sdpm_altsyncram" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v Line: 132
Info (12128): Elaborating entity "altsyncram" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83f1.tdf
    Info (12023): Found entity 1: altsyncram_83f1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_83f1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_83f1" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_83f1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v Line: 142
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v Line: 157
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v Line: 55
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_lb_read_cntl" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v Line: 212
Info (12128): Elaborating entity "altera_tse_top_w_fifo" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 820
Info (12128): Elaborating entity "altera_tse_top_1geth" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v Line: 543
Info (12128): Elaborating entity "altera_tse_rx_stat_extract" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v Line: 397
Info (12128): Elaborating entity "altera_tse_mac_rx" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v Line: 468
Info (12128): Elaborating entity "altera_tse_crc328checker" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v Line: 2758
Info (12128): Elaborating entity "altera_tse_crc32galois8" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v Line: 110
Info (12128): Elaborating entity "altera_tse_altshifttaps" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v Line: 3207
Info (12128): Elaborating entity "altera_tse_tx_stat_extract" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v Line: 501
Info (12128): Elaborating entity "altera_tse_mac_tx" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v Line: 550
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v Line: 420
Info (12128): Elaborating entity "altera_tse_crc328generator" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v Line: 2332
Info (12128): Elaborating entity "altera_tse_crc32ctl8" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v Line: 104
Info (12128): Elaborating entity "altera_tse_magic_detection" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v Line: 582
Info (12128): Elaborating entity "altera_tse_rx_min_ff" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v Line: 643
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v Line: 294
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v Line: 556
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_18h1.tdf
    Info (12023): Found entity 1: altsyncram_18h1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_18h1" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 184
Info (12128): Elaborating entity "altera_tse_a_fifo_34" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v Line: 1123
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_58h1.tdf
    Info (12023): Found entity 1: altsyncram_58h1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_58h1" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v Line: 121
Info (12128): Elaborating entity "altera_tse_bin_cnt" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v Line: 129
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v Line: 149
Info (12128): Elaborating entity "altera_tse_tx_min_ff" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v Line: 695
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v Line: 300
Info (12128): Elaborating entity "altsyncram" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t7h1.tdf
    Info (12023): Found entity 1: altsyncram_t7h1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_t7h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t7h1" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_retransmit_cntl" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v Line: 355
Info (12128): Elaborating entity "altera_tse_lfsr_10" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v Line: 158
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v Line: 680
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8h1.tdf
    Info (12023): Found entity 1: altsyncram_b8h1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_b8h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b8h1" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_a_fifo_13" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v Line: 701
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v4h1.tdf
    Info (12023): Found entity 1: altsyncram_v4h1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_v4h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v4h1" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v Line: 146
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v Line: 253
Info (12128): Elaborating entity "altgpio_one_bit" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv Line: 1115
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object "nsleep_in" assigned a value but never read File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv Line: 82
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v Line: 304
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v Line: 355
Info (12128): Elaborating entity "altgpio_one_bit" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv Line: 1115
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object "nsleep_in" assigned a value but never read File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv Line: 82
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object "oe_outclocken_wire" assigned a value but never read File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv Line: 334
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v Line: 406
Info (12128): Elaborating entity "fyp_max10_tse_sys_jtag_uart_0" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v Line: 137
Info (12128): Elaborating entity "fyp_max10_tse_sys_jtag_uart_0_scfifo_w" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "fyp_max10_tse_sys_jtag_uart_0_scfifo_r" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "fyp_max10_tse_sys_master_0" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v Line: 155
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "fyp_max10_tse_sys_master_0_timing_adt" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_timing_adt:timing_adt" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at fyp_max10_tse_sys_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "fyp_max10_tse_sys_master_0_b2p_adapter" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_b2p_adapter:b2p_adapter" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at fyp_max10_tse_sys_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at fyp_max10_tse_sys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "fyp_max10_tse_sys_master_0_p2b_adapter" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_p2b_adapter:p2b_adapter" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "fyp_max10_tse_sys_mm_interconnect_0" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v Line: 175
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v Line: 99
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v Line: 163
Info (12128): Elaborating entity "fyp_generator" for hierarchy "fyp_generator:fyp_generator1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v Line: 225
Warning (10036): Verilog HDL or VHDL warning at fyp_generator.v(97): object "header_sampled" assigned a value but never read File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator.v Line: 97
Warning (10034): Output port "eth_ast_rx_rdy" at fyp_generator.v(30) has no driver File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator.v Line: 30
Info (12128): Elaborating entity "fyp_udp" for hierarchy "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator.v Line: 421
Warning (10036): Verilog HDL or VHDL warning at fyp_udp.v(89): object "ip_length_in" assigned a value but never read File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at fyp_udp.v(94): object "ip_protocol_in" assigned a value but never read File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v Line: 94
Warning (10230): Verilog HDL assignment warning at fyp_udp.v(141): truncated value with size 3 to match size of target (2) File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v Line: 141
Warning (10230): Verilog HDL assignment warning at fyp_udp.v(190): truncated value with size 3 to match size of target (2) File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v Line: 190
Warning (10762): Verilog HDL Case Statement warning at fyp_udp.v(231): can't check case statement for completeness because the case expression has too many possible states File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v Line: 231
Info (12128): Elaborating entity "axis_adapter" for hierarchy "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v Line: 335
Warning (10230): Verilog HDL assignment warning at axis_adapter.v(303): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v Line: 303
Info (12128): Elaborating entity "udp_checksum_gen" for hierarchy "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v Line: 406
Warning (10036): Verilog HDL or VHDL warning at udp_checksum_gen.v(180): object "s_udp_payload_axis_tready_reg" assigned a value but never read File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 180
Warning (10230): Verilog HDL assignment warning at udp_checksum_gen.v(341): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 341
Warning (10230): Verilog HDL assignment warning at udp_checksum_gen.v(389): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 389
Warning (10230): Verilog HDL assignment warning at udp_checksum_gen.v(492): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 492
Warning (10240): Verilog HDL Always Construct warning at udp_checksum_gen.v(433): inferring latch(es) for variable "checksum_part", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 433
Info (12128): Elaborating entity "axis_fifo" for hierarchy "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 235
Warning (10230): Verilog HDL assignment warning at axis_fifo.v(194): truncated value with size 32 to match size of target (12) File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_fifo.v Line: 194
Warning (10230): Verilog HDL assignment warning at axis_fifo.v(268): truncated value with size 32 to match size of target (12) File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_fifo.v Line: 268
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.02.16.15:39:58 Progress: Loading slddfb2f916/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddfb2f916/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/slddfb2f916/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf Line: 39
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf Line: 69
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf Line: 99
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf Line: 129
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf Line: 159
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf Line: 189
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf Line: 219
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf Line: 249
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[4]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 162
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[5]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 193
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[6]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 224
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[7]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 255
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[8]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 286
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[9]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 317
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[10]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 348
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[11]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 379
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[12]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 410
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[13]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 441
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[14]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 472
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[15]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 503
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[16]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 534
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[17]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 565
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[18]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 596
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[19]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 627
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[20]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 658
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated|q_b[22]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf Line: 720
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[0]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 38
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[1]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 69
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[2]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 100
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[3]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 131
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[4]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 162
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[5]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 193
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[6]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 224
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[7]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 255
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[8]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 286
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[9]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 317
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[10]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 348
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[11]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 379
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[12]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 410
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[13]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 441
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[14]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 472
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[15]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 503
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[16]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 534
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[17]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 565
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[18]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 596
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[19]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 627
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[20]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 658
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[21]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 689
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[22]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 720
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[23]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 751
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[24]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 782
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[25]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 813
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[26]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 844
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[27]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 875
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[28]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 906
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[29]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 937
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[30]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 968
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[31]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 999
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[33]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 1061
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[34]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 1092
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[35]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 1123
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[36]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 1154
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[37]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 1185
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[38]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 1216
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated|q_b[39]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf Line: 1247
Warning (276020): Inferred RAM node "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 12 instances of uninferred RAM logic
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_src_mac_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 256
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_length_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 271
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_header_checksum_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 266
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_checksum_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 272
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_dest_ip_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 268
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_flags_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 263
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_dest_mac_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 255
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_version_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 258
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_dest_port_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 270
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|udp_source_port_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 269
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|eth_type_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 257
    Info (276004): RAM logic "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|ip_ihl_mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v Line: 259
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 8
Info (12130): Elaborated megafunction instantiation "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cdg1.tdf
    Info (12023): Found entity 1: altsyncram_cdg1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_cdg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf
    Info (12023): Found entity 1: altsyncram_m4g1 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_m4g1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0"
Info (12133): Instantiated megafunction "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_k1m.tdf
    Info (12023): Found entity 1: shift_taps_k1m File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/shift_taps_k1m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2o71.tdf
    Info (12023): Found entity 1: altsyncram_2o71 File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_2o71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g4f.tdf
    Info (12023): Found entity 1: cntr_g4f File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/cntr_g4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gqb.tdf
    Info (12023): Found entity 1: cmpr_gqb File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/cmpr_gqb.tdf Line: 22
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Triple-Speed Ethernet" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature TSE_MAC
        Warning (265074): The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "user_led[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v Line: 43
    Warning (13410): Pin "user_led[1]" is stuck at VCC File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v Line: 43
    Warning (13410): Pin "user_led[4]" is stuck at VCC File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v Line: 43
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 237 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 5 MSB VCC or GND address nodes from RAM block "fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf Line: 35
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 16 assignments for entity "fyp_clkctrl" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "fyp_clkctrl_altclkctrl_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fyp_gpio" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_gpio_lite -entity fyp_gpio -sip fyp_gpio/fyp_gpio.sip -library lib_fyp_gpio was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fyp_gpio -sip fyp_gpio/fyp_gpio.sip -library lib_fyp_gpio was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fyp_gpio -sip fyp_gpio/fyp_gpio.sip -library lib_fyp_gpio was ignored
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/fyp_max10_tse/output_files/fyp_max10_tse_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "user_pb[0]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v Line: 30
    Warning (15610): No output dependent on input pin "user_pb[1]" File: C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v Line: 30
Info (21057): Implemented 9421 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 14 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 9165 logic cells
    Info (21064): Implemented 219 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 4989 megabytes
    Info: Processing ended: Sat Feb 16 15:41:07 2019
    Info: Elapsed time: 00:02:38
    Info: Total CPU time (on all processors): 00:03:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/fyp_max10_tse/output_files/fyp_max10_tse_top.map.smsg.


