********************************************************************************
Starting Iterative write_rtl for : calypto_insert_obs
********************************************************************************
Generate Complete RTL for verification in directory /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_v/iter_write_rtl/calypto_insert_obs/0
Verify RTL in directory /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_v/iter_write_rtl/calypto_insert_obs/0
Verification on Complete Patched RTL : Passed
********************************************************************************
Ending Iterative write_rtl for : calypto_insert_obs
********************************************************************************
********************************************************************************
Starting Iterative write_rtl for : calypto_insert_stb_c
********************************************************************************
Generate Complete RTL for verification in directory /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_v/iter_write_rtl/calypto_insert_stb_c/0
Verify RTL in directory /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_v/iter_write_rtl/calypto_insert_stb_c/0
Verification on Complete Patched RTL : Passed
********************************************************************************
Ending Iterative write_rtl for : calypto_insert_stb_c
********************************************************************************
