[{"id": "1", "content": "Define the module TopModule with input and output ports as specified. The input port should be named 'in' and the output port should be named 'out'. Both ports should be one bit in size.\n\nRetrieved Related Information:\n- in: 1-bit input signal (Type:Signal)\n- out: 1-bit output signal (Type:Signal)\n- out = ~in (Type:StateTransition)\n\n", "source": "input  in\noutput out", "parent_tasks": []}, {"id": "2", "content": "Implement the NOT gate logic inside the TopModule. This involves assigning the negation of the input 'in' to the output 'out'.\n\nRetrieved Related Information:\n- in: 1-bit input signal (Type:Signal)\n- out: 1-bit output signal (Type:Signal)\n- out = ~in (Type:StateTransition)\n\n", "source": "The module should implement a NOT gate.", "parent_tasks": ["1"]}]