

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:50:45 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_41 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.182 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     318|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|      98|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     109|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     109|     452|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U17  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U18  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mux_2_1_64_1_1_U21        |mux_2_1_64_1_1        |        0|   0|  0|   9|    0|
    |mux_2_1_64_1_1_U22        |mux_2_1_64_1_1        |        0|   0|  0|   9|    0|
    |mux_4_2_32_1_1_U19        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U20        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   8|  0|  98|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_312_p2       |         +|   0|  0|  12|           4|           2|
    |add_ln40_1_fu_291_p2     |         +|   0|  0|  12|           4|           1|
    |arr_1_d0                 |         +|   0|  0|  71|          64|          64|
    |arr_d0                   |         +|   0|  0|  71|          64|          64|
    |empty_fu_213_p2          |         -|   0|  0|  10|           2|           3|
    |icmp_ln34_fu_184_p2      |      icmp|   0|  0|  12|           4|           4|
    |select_ln40_1_fu_239_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_2_fu_247_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_3_fu_255_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_fu_231_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 318|         147|         268|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_1_fu_72                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_1_addr_reg_406       |   2|   0|    3|          1|
    |arr_addr_reg_417         |   3|   0|    3|          0|
    |i_1_fu_72                |   4|   0|    4|          0|
    |tmp_2_reg_412            |  32|   0|   32|          0|
    |tmp_reg_401              |  32|   0|   32|          0|
    |trunc_ln34_1_reg_395     |   1|   0|    1|          0|
    |zext_ln40_cast_reg_386   |  32|   0|   63|         31|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 109|   0|  141|         32|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|arr_1_address0          |  out|    3|   ap_memory|                                             arr_1|         array|
|arr_1_ce0               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0                |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1          |  out|    3|   ap_memory|                                             arr_1|         array|
|arr_1_ce1               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1                |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_address0            |  out|    3|   ap_memory|                                               arr|         array|
|arr_ce0                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0                  |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1            |  out|    3|   ap_memory|                                               arr|         array|
|arr_ce1                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1                  |   in|   64|   ap_memory|                                               arr|         array|
|arg1_r_133_0267_reload  |   in|   32|     ap_none|                            arg1_r_133_0267_reload|        scalar|
|arg1_r_0_0266_reload    |   in|   32|     ap_none|                              arg1_r_0_0266_reload|        scalar|
|arg1_r_1_1_0270_reload  |   in|   32|     ap_none|                            arg1_r_1_1_0270_reload|        scalar|
|arg1_r_1_0_0269_reload  |   in|   32|     ap_none|                            arg1_r_1_0_0269_reload|        scalar|
|arg1_r_2_1_0273_reload  |   in|   32|     ap_none|                            arg1_r_2_1_0273_reload|        scalar|
|arg1_r_2_0_0272_reload  |   in|   32|     ap_none|                            arg1_r_2_0_0272_reload|        scalar|
|arg1_r_3_1_0276_reload  |   in|   32|     ap_none|                            arg1_r_3_1_0276_reload|        scalar|
|arg1_r_3_0_0275_reload  |   in|   32|     ap_none|                            arg1_r_3_0_0275_reload|        scalar|
|zext_ln40               |   in|   32|     ap_none|                                         zext_ln40|        scalar|
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40"   --->   Operation 6 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_3_0_0275_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_0_0275_reload"   --->   Operation 7 'read' 'arg1_r_3_0_0275_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_3_1_0276_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_1_0276_reload"   --->   Operation 8 'read' 'arg1_r_3_1_0276_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0272_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_0_0272_reload"   --->   Operation 9 'read' 'arg1_r_2_0_0272_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0273_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_0273_reload"   --->   Operation 10 'read' 'arg1_r_2_1_0273_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0269_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_0_0269_reload"   --->   Operation 11 'read' 'arg1_r_1_0_0269_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0270_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_0270_reload"   --->   Operation 12 'read' 'arg1_r_1_1_0270_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_0_0266_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_0266_reload"   --->   Operation 13 'read' 'arg1_r_0_0266_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_133_0267_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_133_0267_reload"   --->   Operation 14 'read' 'arg1_r_133_0267_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i32 %zext_ln40_read"   --->   Operation 15 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i_1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d3.cpp:34]   --->   Operation 18 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_ult  i4 %i, i4 9" [d3.cpp:34]   --->   Operation 19 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_44_5.exitStub, void %for.inc53.split" [d3.cpp:34]   --->   Operation 20 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i" [d3.cpp:34]   --->   Operation 21 'trunc' 'trunc_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i4 %i" [d3.cpp:34]   --->   Operation 22 'trunc' 'trunc_ln34_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [d3.cpp:22]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %lshr_ln" [d3.cpp:22]   --->   Operation 24 'zext' 'zext_ln22' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%empty = sub i3 2, i3 %trunc_ln34" [d3.cpp:34]   --->   Operation 25 'sub' 'empty' <Predicate = (icmp_ln34)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i3 %empty" [d3.cpp:37]   --->   Operation 26 'trunc' 'trunc_ln37' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %empty, i32 2" [d3.cpp:40]   --->   Operation 27 'bitselect' 'tmp_4' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.44ns)   --->   "%select_ln40 = select i1 %tmp_4, i32 %arg1_r_133_0267_reload_read, i32 %arg1_r_0_0266_reload_read" [d3.cpp:40]   --->   Operation 28 'select' 'select_ln40' <Predicate = (icmp_ln34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.44ns)   --->   "%select_ln40_1 = select i1 %tmp_4, i32 %arg1_r_1_1_0270_reload_read, i32 %arg1_r_1_0_0269_reload_read" [d3.cpp:40]   --->   Operation 29 'select' 'select_ln40_1' <Predicate = (icmp_ln34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.44ns)   --->   "%select_ln40_2 = select i1 %tmp_4, i32 %arg1_r_2_1_0273_reload_read, i32 %arg1_r_2_0_0272_reload_read" [d3.cpp:40]   --->   Operation 30 'select' 'select_ln40_2' <Predicate = (icmp_ln34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.44ns)   --->   "%select_ln40_3 = select i1 %tmp_4, i32 %arg1_r_3_1_0276_reload_read, i32 %arg1_r_3_0_0275_reload_read" [d3.cpp:40]   --->   Operation 31 'select' 'select_ln40_3' <Predicate = (icmp_ln34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln40, i32 %select_ln40_1, i32 %select_ln40_2, i32 %select_ln40_3, i2 %trunc_ln37" [d3.cpp:40]   --->   Operation 32 'mux' 'tmp' <Predicate = (icmp_ln34)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 33 'getelementptr' 'arr_1_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:40]   --->   Operation 34 'load' 'arr_1_load' <Predicate = (icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 35 [1/1] (0.52ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln40_3, i32 %select_ln40, i32 %select_ln40_1, i32 %select_ln40_2, i2 %trunc_ln37" [d3.cpp:40]   --->   Operation 35 'mux' 'tmp_2' <Predicate = (icmp_ln34)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln40_1 = add i4 %i, i4 1" [d3.cpp:40]   --->   Operation 36 'add' 'add_ln40_1' <Predicate = (icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln40_1, i32 1, i32 3" [d3.cpp:40]   --->   Operation 37 'partselect' 'lshr_ln1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i3 %lshr_ln1" [d3.cpp:40]   --->   Operation 38 'zext' 'zext_ln40_3' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 39 'getelementptr' 'arr_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:40]   --->   Operation 40 'load' 'arr_load' <Predicate = (icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %i, i4 2" [d3.cpp:34]   --->   Operation 41 'add' 'add_ln34' <Predicate = (icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %i_1" [d3.cpp:34]   --->   Operation 42 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.18>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:36]   --->   Operation 43 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d3.cpp:22]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d3.cpp:34]   --->   Operation 45 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %tmp" [d3.cpp:40]   --->   Operation 46 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.75ns)   --->   Input mux for Operation 47 '%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1'
ST_2 : Operation 47 [1/1] (2.66ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1" [d3.cpp:40]   --->   Operation 47 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 48 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:40]   --->   Operation 49 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_1_load, i1 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 50 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln40 = add i64 %tmp_1, i64 %shl_ln1" [d3.cpp:40]   --->   Operation 51 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %tmp_2" [d3.cpp:40]   --->   Operation 52 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.75ns)   --->   Input mux for Operation 53 '%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_2'
ST_2 : Operation 53 [1/1] (2.66ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_2" [d3.cpp:40]   --->   Operation 53 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_2)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 54 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:40]   --->   Operation 55 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_2)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_load, i1 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 56 'mux' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln40_2 = add i64 %tmp_3, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 57 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i3 %arr_1_addr" [d3.cpp:40]   --->   Operation 58 'store' 'store_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i3 %arr_addr" [d3.cpp:40]   --->   Operation 59 'store' 'store_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc53" [d3.cpp:34]   --->   Operation 60 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_133_0267_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_0266_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_0270_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_0_0269_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_0273_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_0_0272_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_1_0276_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_0_0275_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                         (alloca           ) [ 010]
zext_ln40_read              (read             ) [ 000]
arg1_r_3_0_0275_reload_read (read             ) [ 000]
arg1_r_3_1_0276_reload_read (read             ) [ 000]
arg1_r_2_0_0272_reload_read (read             ) [ 000]
arg1_r_2_1_0273_reload_read (read             ) [ 000]
arg1_r_1_0_0269_reload_read (read             ) [ 000]
arg1_r_1_1_0270_reload_read (read             ) [ 000]
arg1_r_0_0266_reload_read   (read             ) [ 000]
arg1_r_133_0267_reload_read (read             ) [ 000]
zext_ln40_cast              (zext             ) [ 011]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
i                           (load             ) [ 000]
icmp_ln34                   (icmp             ) [ 010]
br_ln34                     (br               ) [ 000]
trunc_ln34                  (trunc            ) [ 000]
trunc_ln34_1                (trunc            ) [ 011]
lshr_ln                     (partselect       ) [ 000]
zext_ln22                   (zext             ) [ 000]
empty                       (sub              ) [ 000]
trunc_ln37                  (trunc            ) [ 000]
tmp_4                       (bitselect        ) [ 000]
select_ln40                 (select           ) [ 000]
select_ln40_1               (select           ) [ 000]
select_ln40_2               (select           ) [ 000]
select_ln40_3               (select           ) [ 000]
tmp                         (mux              ) [ 011]
arr_1_addr                  (getelementptr    ) [ 011]
tmp_2                       (mux              ) [ 011]
add_ln40_1                  (add              ) [ 000]
lshr_ln1                    (partselect       ) [ 000]
zext_ln40_3                 (zext             ) [ 000]
arr_addr                    (getelementptr    ) [ 011]
add_ln34                    (add              ) [ 000]
store_ln34                  (store            ) [ 000]
specpipeline_ln36           (specpipeline     ) [ 000]
speclooptripcount_ln22      (speclooptripcount) [ 000]
specloopname_ln34           (specloopname     ) [ 000]
zext_ln40_1                 (zext             ) [ 000]
mul_ln40_1                  (mul              ) [ 000]
shl_ln1                     (bitconcatenate   ) [ 000]
arr_1_load                  (load             ) [ 000]
tmp_1                       (mux              ) [ 000]
add_ln40                    (add              ) [ 000]
zext_ln40_2                 (zext             ) [ 000]
mul_ln40                    (mul              ) [ 000]
shl_ln40_1                  (bitconcatenate   ) [ 000]
arr_load                    (load             ) [ 000]
tmp_3                       (mux              ) [ 000]
add_ln40_2                  (add              ) [ 000]
store_ln40                  (store            ) [ 000]
store_ln40                  (store            ) [ 000]
br_ln34                     (br               ) [ 000]
ret_ln0                     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_133_0267_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_133_0267_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_0_0266_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_0266_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1_1_0270_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_0270_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_1_0_0269_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_0_0269_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_2_1_0273_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_0273_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_2_0_0272_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_0_0272_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_3_1_0276_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_1_0276_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_3_0_0275_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_0_0275_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="zext_ln40">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i64.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln40_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="arg1_r_3_0_0275_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_0_0275_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arg1_r_3_1_0276_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_1_0276_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arg1_r_2_0_0272_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_0_0272_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arg1_r_2_1_0273_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_0273_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arg1_r_1_0_0269_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_0_0269_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arg1_r_1_1_0270_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_0270_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg1_r_0_0266_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_0266_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg1_r_133_0267_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_133_0267_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arr_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="1"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="0"/>
<pin id="142" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="143" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="144" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="145" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/1 store_ln40/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="arr_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="160" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="162" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/1 store_ln40/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mul_ln40_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mul_ln40_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln40_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln34_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln34_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln34_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="lshr_ln_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="3" slack="0"/>
<pin id="203" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln22_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln37_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="select_ln40_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln40_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln40_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln40_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_3/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="0" index="3" bw="32" slack="0"/>
<pin id="268" dir="0" index="4" bw="32" slack="0"/>
<pin id="269" dir="0" index="5" bw="2" slack="0"/>
<pin id="270" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="0" index="3" bw="32" slack="0"/>
<pin id="282" dir="0" index="4" bw="32" slack="0"/>
<pin id="283" dir="0" index="5" bw="2" slack="0"/>
<pin id="284" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln40_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="lshr_ln1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="0" index="3" bw="3" slack="0"/>
<pin id="302" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln40_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln34_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln34_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln40_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="63" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="64" slack="0"/>
<pin id="339" dir="0" index="3" bw="1" slack="1"/>
<pin id="340" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln40_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln40_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln40_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="0" index="1" bw="63" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="64" slack="0"/>
<pin id="367" dir="0" index="3" bw="1" slack="1"/>
<pin id="368" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln40_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="i_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="zext_ln40_cast_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="63" slack="1"/>
<pin id="388" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_cast "/>
</bind>
</comp>

<comp id="395" class="1005" name="trunc_ln34_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="406" class="1005" name="arr_1_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="1"/>
<pin id="408" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="arr_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="1"/>
<pin id="419" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="130" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="175"><net_src comp="76" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="181" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="181" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="181" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="198" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="190" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="213" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="124" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="118" pin="2"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="223" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="112" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="106" pin="2"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="223" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="100" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="94" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="223" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="88" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="82" pin="2"/><net_sink comp="255" pin=2"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="231" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="239" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="247" pin="3"/><net_sink comp="263" pin=3"/></net>

<net id="275"><net_src comp="255" pin="3"/><net_sink comp="263" pin=4"/></net>

<net id="276"><net_src comp="219" pin="1"/><net_sink comp="263" pin=5"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="255" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="231" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="239" pin="3"/><net_sink comp="277" pin=3"/></net>

<net id="289"><net_src comp="247" pin="3"/><net_sink comp="277" pin=4"/></net>

<net id="290"><net_src comp="219" pin="1"/><net_sink comp="277" pin=5"/></net>

<net id="295"><net_src comp="181" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="297" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="316"><net_src comp="181" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="164" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="137" pin="7"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="335" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="327" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="344" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="354"><net_src comp="351" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="168" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="66" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="154" pin="7"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="363" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="355" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="378"><net_src comp="372" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="382"><net_src comp="72" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="389"><net_src comp="172" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="398"><net_src comp="194" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="335" pin=3"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="363" pin=3"/></net>

<net id="404"><net_src comp="263" pin="6"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="409"><net_src comp="130" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="415"><net_src comp="277" pin="6"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="420"><net_src comp="147" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_1 | {2 }
	Port: arr | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_1 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_133_0267_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_0_0266_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_1_0270_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_0_0269_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_1_0273_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_0_0272_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_3_1_0276_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_3_0_0275_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : zext_ln40 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln34 : 2
		br_ln34 : 3
		trunc_ln34 : 2
		trunc_ln34_1 : 2
		lshr_ln : 2
		zext_ln22 : 3
		empty : 3
		trunc_ln37 : 4
		tmp_4 : 4
		select_ln40 : 5
		select_ln40_1 : 5
		select_ln40_2 : 5
		select_ln40_3 : 5
		tmp : 6
		arr_1_addr : 4
		arr_1_load : 5
		tmp_2 : 6
		add_ln40_1 : 2
		lshr_ln1 : 3
		zext_ln40_3 : 4
		arr_addr : 5
		arr_load : 6
		add_ln34 : 2
		store_ln34 : 3
	State 2
		mul_ln40_1 : 1
		shl_ln1 : 2
		tmp_1 : 1
		add_ln40 : 3
		mul_ln40 : 1
		shl_ln40_1 : 2
		tmp_3 : 1
		add_ln40_2 : 3
		store_ln40 : 4
		store_ln40 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            add_ln40_1_fu_291            |    0    |    0    |    12   |
|    add   |             add_ln34_fu_312             |    0    |    0    |    12   |
|          |             add_ln40_fu_344             |    0    |    0    |    71   |
|          |            add_ln40_2_fu_372            |    0    |    0    |    71   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            select_ln40_fu_231           |    0    |    0    |    32   |
|  select  |           select_ln40_1_fu_239          |    0    |    0    |    32   |
|          |           select_ln40_2_fu_247          |    0    |    0    |    32   |
|          |           select_ln40_3_fu_255          |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                tmp_fu_263               |    0    |    0    |    20   |
|    mux   |               tmp_2_fu_277              |    0    |    0    |    20   |
|          |               tmp_1_fu_335              |    0    |    0    |    9    |
|          |               tmp_3_fu_363              |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|
|    mul   |            mul_ln40_1_fu_164            |    4    |    0    |    20   |
|          |             mul_ln40_fu_168             |    4    |    0    |    20   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln34_fu_184            |    0    |    0    |    12   |
|----------|-----------------------------------------|---------|---------|---------|
|    sub   |               empty_fu_213              |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|          |        zext_ln40_read_read_fu_76        |    0    |    0    |    0    |
|          |  arg1_r_3_0_0275_reload_read_read_fu_82 |    0    |    0    |    0    |
|          |  arg1_r_3_1_0276_reload_read_read_fu_88 |    0    |    0    |    0    |
|          |  arg1_r_2_0_0272_reload_read_read_fu_94 |    0    |    0    |    0    |
|   read   | arg1_r_2_1_0273_reload_read_read_fu_100 |    0    |    0    |    0    |
|          | arg1_r_1_0_0269_reload_read_read_fu_106 |    0    |    0    |    0    |
|          | arg1_r_1_1_0270_reload_read_read_fu_112 |    0    |    0    |    0    |
|          |  arg1_r_0_0266_reload_read_read_fu_118  |    0    |    0    |    0    |
|          | arg1_r_133_0267_reload_read_read_fu_124 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |          zext_ln40_cast_fu_172          |    0    |    0    |    0    |
|          |             zext_ln22_fu_208            |    0    |    0    |    0    |
|   zext   |            zext_ln40_3_fu_307           |    0    |    0    |    0    |
|          |            zext_ln40_1_fu_323           |    0    |    0    |    0    |
|          |            zext_ln40_2_fu_351           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            trunc_ln34_fu_190            |    0    |    0    |    0    |
|   trunc  |           trunc_ln34_1_fu_194           |    0    |    0    |    0    |
|          |            trunc_ln37_fu_219            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|partselect|              lshr_ln_fu_198             |    0    |    0    |    0    |
|          |             lshr_ln1_fu_297             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
| bitselect|               tmp_4_fu_223              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|bitconcatenate|              shl_ln1_fu_327             |    0    |    0    |    0    |
|          |            shl_ln40_1_fu_355            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    8    |    0    |   414   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  arr_1_addr_reg_406  |    3   |
|   arr_addr_reg_417   |    3   |
|      i_1_reg_379     |    4   |
|     tmp_2_reg_412    |   32   |
|      tmp_reg_401     |   32   |
| trunc_ln34_1_reg_395 |    1   |
|zext_ln40_cast_reg_386|   63   |
+----------------------+--------+
|         Total        |   138  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_137 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_154 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   414  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   138  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   138  |   432  |
+-----------+--------+--------+--------+--------+
