// Seed: 2854767280
module module_0 (
    input  wand  id_0,
    input  wor   id_1,
    output wire  id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  wand  id_5,
    input  uwire id_6,
    input  wire  id_7,
    output tri   id_8
);
endmodule
module module_1 #(
    parameter id_10 = 32'd68
) (
    output tri0  id_0,
    output tri1  id_1,
    input  tri   id_2,
    output uwire id_3,
    output uwire id_4,
    input  uwire id_5,
    input  tri   id_6,
    input  uwire id_7,
    input  wand  id_8
);
  assign id_1 = -1;
  logic [7:0][-1 'b0 : -1 'h0] _id_10, id_11, id_12, id_13, id_14;
  assign id_3 = id_5;
  assign id_1 = id_14[id_10] ** -1'b0;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_1,
      id_2,
      id_7,
      id_8,
      id_6,
      id_8,
      id_3
  );
endmodule
