module fsm_module (
    input clk,
    input reset,
    input shared_signal,
    output fsm1_out,
    output fsm2_out
);

    parameter [1:0] IDLE = 2'b00;
    parameter [1:0] STATE1 = 2'b01;
    parameter [1:0] STATE2 = 2'b11;
    parameter [1:0] DEADLOCK_STATE = 2'b10; // Step 1: Added deadlock state
    
    reg [1:0] current_state_fsm1 = IDLE;
    reg [1:0] current_state_fsm2 = IDLE;
    
    reg [1:0] next_state_fsm1 = IDLE;
    reg [1:0] next_state_fsm2 = IDLE;
    
    reg fsm1_out_reg = 0;
    reg fsm2_out_reg = 0;
    
    reg shared_signal_reg = 0;
    
    // FSM1 CWE 364
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm1 <= IDLE;
        end else begin
            current_state_fsm1 <= next_state_fsm1;
        end
    end
    
    always begin
        next_state_fsm1 = current_state_fsm1;
        case (current_state_fsm1)
            IDLE: begin
                if (start) // Step 2: Added condition for transition from IDLE to STATE1
                    next_state_fsm1 = STATE1;
                else
                    next_state_fsm1 = DEADLOCK_STATE; // Step 2: Transition to deadlock_state
            end
            STATE1: begin
                fsm1_out_reg = 0;
                next_state_fsm1 = STATE2;
            end
            STATE2: begin
                fsm1_out_reg = 0;
                next_state_fsm1 = IDLE;
            end
            DEADLOCK_STATE: begin // Step 3: Added deadlock_state with self-connecting loop
                next_state_fsm1 = DEADLOCK_STATE;
            end
        endcase
    end
    
    // FSM2 CWE 364
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm2 <= IDLE;
        end else begin
            current_state_fsm2 <= next_state_fsm2;
        end
    end
    
    always begin
        next_state_fsm2 = current_state_fsm2;
        case (current_state_fsm2)
            IDLE: begin
                fsm2_out_reg = 1;
                next_state_fsm2 = STATE2;
            end
            STATE1: begin
                fsm2_out_reg = 0;
                next_state_fsm2 = IDLE;
            end
            STATE2: begin
                fsm2_out_reg = 0;
                next_state_fsm2 = IDLE;
            end
        endcase
    end
    
    always @(posedge clk) begin
        shared_signal_reg <= shared_signal;
    end
    
    always begin
        if (shared_signal_reg) begin
            next_state_fsm1 = STATE1;
            next_state_fsm2 = STATE1;
        end
    end
    
    assign fsm1_out = fsm1_out_reg;
    assign fsm2_out = fsm2_out_reg;
    
endmodule