{
  "processor": "Intel 8035/8039",
  "year": 1976,
  "specifications": {
    "data_width_bits": 8,
    "clock_mhz": 6.0,
    "transistors": 6000,
    "technology": "NMOS",
    "package": "40-pin DIP",
    "internal_ram": "64 bytes (8035) / 128 bytes (8039)",
    "internal_rom": "none (external ROM required)"
  },
  "timing": {
    "cycles_per_instruction_range": [
      1,
      2
    ],
    "typical_cpi": 1.5,
    "notes": "Same instruction timing as Intel 8048; machine cycle = 15 clock periods"
  },
  "validated_performance": {
    "ips_min": 400000,
    "ips_max": 500000,
    "mips_typical": 0.4
  },
  "notes": "MCS-48 ROM-less variants for external ROM systems",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "Intel 8039 Datasheet",
      "url": "http://datasheets.chipdb.org/Intel/MCS-48/datashts/8035_8039.pdf",
      "verified": true
    },
    {
      "type": "reference",
      "name": "Intel 8048 Datasheet (base timing)",
      "url": "http://datasheets.chipdb.org/Intel/MCS-48/datashts/8048.pdf",
      "verified": true
    },
    {
      "type": "wikichip",
      "name": "WikiChip MCS-48",
      "url": "https://en.wikichip.org/wiki/intel/mcs-48",
      "verified": true
    }
  ],
  "validation_date": "2026-01-29",
  "timing_tests": [
    {
      "name": "NOP",
      "opcode": "0x00",
      "category": "control",
      "expected_cycles": 1,
      "source": "8048 compatible"
    },
    {
      "name": "ADD A,Rn",
      "opcode": "0x68-0x6F",
      "category": "alu",
      "expected_cycles": 1,
      "source": "8048 compatible"
    },
    {
      "name": "ADDC A,Rn",
      "opcode": "0x78-0x7F",
      "category": "alu",
      "expected_cycles": 1,
      "source": "8048 compatible"
    },
    {
      "name": "ANL A,Rn",
      "opcode": "0x58-0x5F",
      "category": "alu",
      "expected_cycles": 1,
      "source": "8048 compatible"
    },
    {
      "name": "MOV A,Rn",
      "opcode": "0xF8-0xFF",
      "category": "data_transfer",
      "expected_cycles": 1,
      "source": "8048 compatible"
    },
    {
      "name": "MOV Rn,A",
      "opcode": "0xA8-0xAF",
      "category": "data_transfer",
      "expected_cycles": 1,
      "source": "8048 compatible"
    },
    {
      "name": "MOV A,#data",
      "opcode": "0x23",
      "category": "data_transfer",
      "expected_cycles": 2,
      "source": "8048 compatible"
    },
    {
      "name": "MOVX A,@R0",
      "opcode": "0x80",
      "category": "memory",
      "expected_cycles": 2,
      "source": "8048 compatible"
    },
    {
      "name": "MOVX @R0,A",
      "opcode": "0x90",
      "category": "memory",
      "expected_cycles": 2,
      "source": "8048 compatible"
    },
    {
      "name": "JMP addr",
      "opcode": "0x04/0x24/0x44/0x64/0x84/0xA4/0xC4/0xE4",
      "category": "control",
      "expected_cycles": 2,
      "source": "8048 compatible"
    },
    {
      "name": "CALL addr",
      "opcode": "0x14/0x34/0x54/0x74/0x94/0xB4/0xD4/0xF4",
      "category": "control",
      "expected_cycles": 2,
      "source": "8048 compatible"
    },
    {
      "name": "RET",
      "opcode": "0x83",
      "category": "control",
      "expected_cycles": 2,
      "source": "8048 compatible"
    },
    {
      "name": "INC A",
      "opcode": "0x17",
      "category": "alu",
      "expected_cycles": 1,
      "source": "8048 compatible"
    },
    {
      "name": "DEC A",
      "opcode": "0x07",
      "category": "alu",
      "expected_cycles": 1,
      "source": "8048 compatible"
    }
  ],
  "cross_validation": {
    "related_processors": [
      {
        "name": "Intel 8048",
        "relationship": "base processor",
        "expected_similarity": "identical",
        "notes": "8039 is ROM-less 8048"
      },
      {
        "name": "Intel 8035",
        "relationship": "variant",
        "expected_similarity": "identical",
        "notes": "8035 is ROM-less 8048 with 64 bytes RAM"
      },
      {
        "name": "Intel 8748",
        "relationship": "EPROM variant",
        "expected_similarity": "identical",
        "notes": "EPROM version with same timing"
      },
      {
        "name": "Intel 8049",
        "relationship": "family member",
        "expected_similarity": "high",
        "notes": "Larger memory variant"
      },
      {
        "name": "Intel 8051",
        "relationship": "successor",
        "expected_similarity": "moderate",
        "notes": "Different architecture (MCS-51)"
      }
    ],
    "timing_consistency": {
      "single_cycle_instructions": [
        "NOP",
        "ADD",
        "ADDC",
        "ANL",
        "ORL",
        "XRL",
        "MOV A,Rn",
        "MOV Rn,A",
        "INC",
        "DEC"
      ],
      "two_cycle_instructions": [
        "MOV A,#data",
        "MOVX",
        "JMP",
        "CALL",
        "RET"
      ],
      "validation_rule": "Register operations 1 cycle, memory/control flow 2 cycles"
    }
  },
  "accuracy": {
    "expected_cpi": 1.5,
    "expected_ipc": 0.6667,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 1.45,
    "cpi_error_percent": 3.33,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "ipc_error_percent": 3.33,
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-29"
  },
  "instruction_mix": {
    "alu": 0.3,
    "data_transfer": 0.4,
    "memory": 0.1,
    "control": 0.2
  }
}