Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 17:53:24 2019
| Host         : LAPTOP-9UO525CG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: my_cv/pclk_in_reg/Q (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: vclock_count_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 469 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.058        0.000                      0                36796        0.066        0.000                      0                36796        4.230        0.000                       0                 19807  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.058        0.000                      0                36796        0.066        0.000                      0                36796        4.230        0.000                       0                 19807  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.675ns  (logic 2.503ns (25.870%)  route 7.172ns (74.130%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.298     4.296    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     4.931 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.289     6.220    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_0[5]
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.097     6.317 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.317    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13_n_0
    SLICE_X77Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     6.498 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.773     7.270    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I3_O)        0.227     7.497 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.497    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X75Y126        MUXF7 (Prop_muxf7_I0_O)      0.181     7.678 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.740     8.418    my_graphics/my_manager/data_read[1]_1[5]
    SLICE_X75Y145        LUT3 (Prop_lut3_I1_O)        0.227     8.645 f  my_graphics/my_manager/buffer0_i_110/O
                         net (fo=1, routed)           0.211     8.856    my_graphics/my_manager/z_read_inactive_frame[5]
    SLICE_X77Y145        LUT6 (Prop_lut6_I4_O)        0.097     8.953 r  my_graphics/my_manager/buffer0_i_74/O
                         net (fo=1, routed)           0.427     9.380    my_graphics/my_manager/buffer0_i_74_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.675 r  my_graphics/my_manager/buffer0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.675    my_graphics/my_manager/buffer0_i_64_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.795 r  my_graphics/my_manager/buffer0_i_62/CO[1]
                         net (fo=2, routed)           0.298    10.093    my_graphics/my_rasterize/pipeline_intri/buffer0[0]
    SLICE_X77Y151        LUT5 (Prop_lut5_I0_O)        0.249    10.342 r  my_graphics/my_rasterize/pipeline_intri/buffer0_i_1/O
                         net (fo=18, routed)          0.157    10.499    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/wea[0]
    SLICE_X77Y151        LUT3 (Prop_lut3_I1_O)        0.097    10.596 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=28, routed)          3.038    13.634    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0
    SLICE_X155Y236       LUT4 (Prop_lut4_I3_O)        0.097    13.731 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_697/O
                         net (fo=1, routed)           0.240    13.971    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_462
    RAMB36_X8Y47         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.415    14.257    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/clka
    RAMB36_X8Y47         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.155    14.412    
                         clock uncertainty           -0.035    14.377    
    RAMB36_X8Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    14.029    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 my_game/delta_z1__1_carry__0_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_game/z_model_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 6.376ns (65.415%)  route 3.371ns (34.585%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.600     4.598    my_game/clk_IBUF_BUFG
    SLICE_X152Y49        FDRE                                         r  my_game/delta_z1__1_carry__0_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDRE (Prop_fdre_C_Q)         0.393     4.991 r  my_game/delta_z1__1_carry__0_i_1_psdsp/Q
                         net (fo=40, routed)          0.513     5.504    my_game/cur_time_reg_n_87
    DSP48_X8Y19          DSP48E1 (Prop_dsp48e1_A[18]_P[18])
                                                      2.823     8.327 r  my_game/delta_z1/P[18]
                         net (fo=2, routed)           0.662     8.989    my_game/delta_z1_n_87
    SLICE_X152Y46        LUT2 (Prop_lut2_I0_O)        0.097     9.086 r  my_game/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.086    my_game/i__carry_i_3__7_n_0
    SLICE_X152Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.488 r  my_game/delta_z1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.488    my_game/delta_z1_inferred__0/i__carry_n_0
    SLICE_X152Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.725 r  my_game/delta_z1_inferred__0/i__carry__0/O[3]
                         net (fo=12, routed)          0.943    10.668    my_game/delta_z10_out[7]
    SLICE_X149Y49        LUT4 (Prop_lut4_I3_O)        0.222    10.890 r  my_game/delta_z0__12_carry__4_i_6/O
                         net (fo=1, routed)           0.000    10.890    my_game/delta_z0__12_carry__4_i_6_n_0
    SLICE_X149Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    11.191 r  my_game/delta_z0__12_carry__4/CO[3]
                         net (fo=1, routed)           0.001    11.192    my_game/delta_z0__12_carry__4_n_0
    SLICE_X149Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.426 r  my_game/delta_z0__12_carry__5/O[3]
                         net (fo=3, routed)           0.476    11.903    my_game/delta_z0__12_carry__5_n_4
    SLICE_X149Y54        LUT3 (Prop_lut3_I1_O)        0.234    12.137 r  my_game/delta_z0__127_carry__5_i_4/O
                         net (fo=1, routed)           0.324    12.460    my_game/delta_z0__127_carry__5_i_4_n_0
    SLICE_X148Y51        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    12.871 r  my_game/delta_z0__127_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.871    my_game/delta_z0__127_carry__5_n_0
    SLICE_X148Y52        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    13.051 r  my_game/delta_z0__127_carry__6/O[2]
                         net (fo=1, routed)           0.451    13.503    my_game/delta_z__0[6]
    SLICE_X148Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619    14.122 r  my_game/z_model0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.122    my_game/z_model0_carry__0_n_0
    SLICE_X148Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.345 r  my_game/z_model0_carry__1/O[1]
                         net (fo=1, routed)           0.000    14.345    my_game/z_model0_carry__1_n_6
    SLICE_X148Y56        FDRE                                         r  my_game/z_model_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.361    14.203    my_game/clk_IBUF_BUFG
    SLICE_X148Y56        FDRE                                         r  my_game/z_model_reg[10]/C
                         clock pessimism              0.166    14.369    
                         clock uncertainty           -0.035    14.333    
    SLICE_X148Y56        FDRE (Setup_fdre_C_D)        0.094    14.427    my_game/z_model_reg[10]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -14.345    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 my_game/delta_z1__1_carry__0_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_game/z_model_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 6.333ns (65.262%)  route 3.371ns (34.738%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.600     4.598    my_game/clk_IBUF_BUFG
    SLICE_X152Y49        FDRE                                         r  my_game/delta_z1__1_carry__0_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDRE (Prop_fdre_C_Q)         0.393     4.991 r  my_game/delta_z1__1_carry__0_i_1_psdsp/Q
                         net (fo=40, routed)          0.513     5.504    my_game/cur_time_reg_n_87
    DSP48_X8Y19          DSP48E1 (Prop_dsp48e1_A[18]_P[18])
                                                      2.823     8.327 r  my_game/delta_z1/P[18]
                         net (fo=2, routed)           0.662     8.989    my_game/delta_z1_n_87
    SLICE_X152Y46        LUT2 (Prop_lut2_I0_O)        0.097     9.086 r  my_game/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.086    my_game/i__carry_i_3__7_n_0
    SLICE_X152Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.488 r  my_game/delta_z1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.488    my_game/delta_z1_inferred__0/i__carry_n_0
    SLICE_X152Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.725 r  my_game/delta_z1_inferred__0/i__carry__0/O[3]
                         net (fo=12, routed)          0.943    10.668    my_game/delta_z10_out[7]
    SLICE_X149Y49        LUT4 (Prop_lut4_I3_O)        0.222    10.890 r  my_game/delta_z0__12_carry__4_i_6/O
                         net (fo=1, routed)           0.000    10.890    my_game/delta_z0__12_carry__4_i_6_n_0
    SLICE_X149Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    11.191 r  my_game/delta_z0__12_carry__4/CO[3]
                         net (fo=1, routed)           0.001    11.192    my_game/delta_z0__12_carry__4_n_0
    SLICE_X149Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.426 r  my_game/delta_z0__12_carry__5/O[3]
                         net (fo=3, routed)           0.476    11.903    my_game/delta_z0__12_carry__5_n_4
    SLICE_X149Y54        LUT3 (Prop_lut3_I1_O)        0.234    12.137 r  my_game/delta_z0__127_carry__5_i_4/O
                         net (fo=1, routed)           0.324    12.460    my_game/delta_z0__127_carry__5_i_4_n_0
    SLICE_X148Y51        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    12.871 r  my_game/delta_z0__127_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.871    my_game/delta_z0__127_carry__5_n_0
    SLICE_X148Y52        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    13.051 r  my_game/delta_z0__127_carry__6/O[2]
                         net (fo=1, routed)           0.451    13.503    my_game/delta_z__0[6]
    SLICE_X148Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619    14.122 r  my_game/z_model0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.122    my_game/z_model0_carry__0_n_0
    SLICE_X148Y56        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    14.302 r  my_game/z_model0_carry__1/O[2]
                         net (fo=1, routed)           0.000    14.302    my_game/z_model0_carry__1_n_5
    SLICE_X148Y56        FDRE                                         r  my_game/z_model_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.361    14.203    my_game/clk_IBUF_BUFG
    SLICE_X148Y56        FDRE                                         r  my_game/z_model_reg[11]/C
                         clock pessimism              0.166    14.369    
                         clock uncertainty           -0.035    14.333    
    SLICE_X148Y56        FDRE (Setup_fdre_C_D)        0.094    14.427    my_game/z_model_reg[11]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 2.503ns (26.082%)  route 7.094ns (73.918%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.298     4.296    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     4.931 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.289     6.220    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_0[5]
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.097     6.317 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.317    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13_n_0
    SLICE_X77Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     6.498 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.773     7.270    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I3_O)        0.227     7.497 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.497    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X75Y126        MUXF7 (Prop_muxf7_I0_O)      0.181     7.678 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.740     8.418    my_graphics/my_manager/data_read[1]_1[5]
    SLICE_X75Y145        LUT3 (Prop_lut3_I1_O)        0.227     8.645 f  my_graphics/my_manager/buffer0_i_110/O
                         net (fo=1, routed)           0.211     8.856    my_graphics/my_manager/z_read_inactive_frame[5]
    SLICE_X77Y145        LUT6 (Prop_lut6_I4_O)        0.097     8.953 r  my_graphics/my_manager/buffer0_i_74/O
                         net (fo=1, routed)           0.427     9.380    my_graphics/my_manager/buffer0_i_74_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.675 r  my_graphics/my_manager/buffer0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.675    my_graphics/my_manager/buffer0_i_64_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.795 r  my_graphics/my_manager/buffer0_i_62/CO[1]
                         net (fo=2, routed)           0.298    10.093    my_graphics/my_rasterize/pipeline_intri/buffer0[0]
    SLICE_X77Y151        LUT5 (Prop_lut5_I0_O)        0.249    10.342 r  my_graphics/my_rasterize/pipeline_intri/buffer0_i_1/O
                         net (fo=18, routed)          0.254    10.596    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/wea[0]
    SLICE_X77Y152        LUT3 (Prop_lut3_I1_O)        0.097    10.693 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=20, routed)          2.869    13.563    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0
    SLICE_X140Y232       LUT4 (Prop_lut4_I3_O)        0.097    13.660 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_681/O
                         net (fo=1, routed)           0.232    13.892    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_454
    RAMB36_X7Y46         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.409    14.251    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X7Y46         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.155    14.406    
                         clock uncertainty           -0.035    14.371    
    RAMB36_X7Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    14.023    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 2.503ns (26.108%)  route 7.084ns (73.892%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.298     4.296    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     4.931 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.289     6.220    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_0[5]
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.097     6.317 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.317    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13_n_0
    SLICE_X77Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     6.498 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.773     7.270    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I3_O)        0.227     7.497 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.497    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X75Y126        MUXF7 (Prop_muxf7_I0_O)      0.181     7.678 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.740     8.418    my_graphics/my_manager/data_read[1]_1[5]
    SLICE_X75Y145        LUT3 (Prop_lut3_I1_O)        0.227     8.645 f  my_graphics/my_manager/buffer0_i_110/O
                         net (fo=1, routed)           0.211     8.856    my_graphics/my_manager/z_read_inactive_frame[5]
    SLICE_X77Y145        LUT6 (Prop_lut6_I4_O)        0.097     8.953 r  my_graphics/my_manager/buffer0_i_74/O
                         net (fo=1, routed)           0.427     9.380    my_graphics/my_manager/buffer0_i_74_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.675 r  my_graphics/my_manager/buffer0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.675    my_graphics/my_manager/buffer0_i_64_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.795 r  my_graphics/my_manager/buffer0_i_62/CO[1]
                         net (fo=2, routed)           0.298    10.093    my_graphics/my_rasterize/pipeline_intri/buffer0[0]
    SLICE_X77Y151        LUT5 (Prop_lut5_I0_O)        0.249    10.342 r  my_graphics/my_rasterize/pipeline_intri/buffer0_i_1/O
                         net (fo=18, routed)          0.157    10.499    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/wea[0]
    SLICE_X77Y151        LUT3 (Prop_lut3_I1_O)        0.097    10.596 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=28, routed)          2.956    13.552    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/addra_17_sn_1
    SLICE_X155Y227       LUT4 (Prop_lut4_I3_O)        0.097    13.649 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_695/O
                         net (fo=1, routed)           0.234    13.883    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_461
    RAMB36_X8Y45         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.407    14.249    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/clka
    RAMB36_X8Y45         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.155    14.404    
                         clock uncertainty           -0.035    14.369    
    RAMB36_X8Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    14.021    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 my_game/delta_z1__1_carry__0_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_game/z_model_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 6.310ns (65.179%)  route 3.371ns (34.821%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.600     4.598    my_game/clk_IBUF_BUFG
    SLICE_X152Y49        FDRE                                         r  my_game/delta_z1__1_carry__0_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDRE (Prop_fdre_C_Q)         0.393     4.991 r  my_game/delta_z1__1_carry__0_i_1_psdsp/Q
                         net (fo=40, routed)          0.513     5.504    my_game/cur_time_reg_n_87
    DSP48_X8Y19          DSP48E1 (Prop_dsp48e1_A[18]_P[18])
                                                      2.823     8.327 r  my_game/delta_z1/P[18]
                         net (fo=2, routed)           0.662     8.989    my_game/delta_z1_n_87
    SLICE_X152Y46        LUT2 (Prop_lut2_I0_O)        0.097     9.086 r  my_game/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.086    my_game/i__carry_i_3__7_n_0
    SLICE_X152Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.488 r  my_game/delta_z1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.488    my_game/delta_z1_inferred__0/i__carry_n_0
    SLICE_X152Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.725 r  my_game/delta_z1_inferred__0/i__carry__0/O[3]
                         net (fo=12, routed)          0.943    10.668    my_game/delta_z10_out[7]
    SLICE_X149Y49        LUT4 (Prop_lut4_I3_O)        0.222    10.890 r  my_game/delta_z0__12_carry__4_i_6/O
                         net (fo=1, routed)           0.000    10.890    my_game/delta_z0__12_carry__4_i_6_n_0
    SLICE_X149Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    11.191 r  my_game/delta_z0__12_carry__4/CO[3]
                         net (fo=1, routed)           0.001    11.192    my_game/delta_z0__12_carry__4_n_0
    SLICE_X149Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.426 r  my_game/delta_z0__12_carry__5/O[3]
                         net (fo=3, routed)           0.476    11.903    my_game/delta_z0__12_carry__5_n_4
    SLICE_X149Y54        LUT3 (Prop_lut3_I1_O)        0.234    12.137 r  my_game/delta_z0__127_carry__5_i_4/O
                         net (fo=1, routed)           0.324    12.460    my_game/delta_z0__127_carry__5_i_4_n_0
    SLICE_X148Y51        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    12.871 r  my_game/delta_z0__127_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.871    my_game/delta_z0__127_carry__5_n_0
    SLICE_X148Y52        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    13.051 r  my_game/delta_z0__127_carry__6/O[2]
                         net (fo=1, routed)           0.451    13.503    my_game/delta_z__0[6]
    SLICE_X148Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.619    14.122 r  my_game/z_model0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.122    my_game/z_model0_carry__0_n_0
    SLICE_X148Y56        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.279 r  my_game/z_model0_carry__1/O[0]
                         net (fo=1, routed)           0.000    14.279    my_game/z_model0_carry__1_n_7
    SLICE_X148Y56        FDRE                                         r  my_game/z_model_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.361    14.203    my_game/clk_IBUF_BUFG
    SLICE_X148Y56        FDRE                                         r  my_game/z_model_reg[9]/C
                         clock pessimism              0.166    14.369    
                         clock uncertainty           -0.035    14.333    
    SLICE_X148Y56        FDRE (Setup_fdre_C_D)        0.094    14.427    my_game/z_model_reg[9]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -14.279    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 2.503ns (26.184%)  route 7.056ns (73.816%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.298     4.296    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     4.931 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.289     6.220    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_0[5]
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.097     6.317 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.317    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13_n_0
    SLICE_X77Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     6.498 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.773     7.270    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I3_O)        0.227     7.497 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.497    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X75Y126        MUXF7 (Prop_muxf7_I0_O)      0.181     7.678 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.740     8.418    my_graphics/my_manager/data_read[1]_1[5]
    SLICE_X75Y145        LUT3 (Prop_lut3_I1_O)        0.227     8.645 f  my_graphics/my_manager/buffer0_i_110/O
                         net (fo=1, routed)           0.211     8.856    my_graphics/my_manager/z_read_inactive_frame[5]
    SLICE_X77Y145        LUT6 (Prop_lut6_I4_O)        0.097     8.953 r  my_graphics/my_manager/buffer0_i_74/O
                         net (fo=1, routed)           0.427     9.380    my_graphics/my_manager/buffer0_i_74_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.675 r  my_graphics/my_manager/buffer0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.675    my_graphics/my_manager/buffer0_i_64_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.795 r  my_graphics/my_manager/buffer0_i_62/CO[1]
                         net (fo=2, routed)           0.298    10.093    my_graphics/my_rasterize/pipeline_intri/buffer0[0]
    SLICE_X77Y151        LUT5 (Prop_lut5_I0_O)        0.249    10.342 r  my_graphics/my_rasterize/pipeline_intri/buffer0_i_1/O
                         net (fo=18, routed)          0.157    10.499    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/wea[0]
    SLICE_X77Y151        LUT3 (Prop_lut3_I1_O)        0.097    10.596 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=28, routed)          2.840    13.436    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0
    SLICE_X138Y241       LUT4 (Prop_lut4_I3_O)        0.097    13.533 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_687/O
                         net (fo=1, routed)           0.322    13.855    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_457
    RAMB36_X7Y48         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.415    14.257    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/clka
    RAMB36_X7Y48         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.155    14.412    
                         clock uncertainty           -0.035    14.377    
    RAMB36_X7Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    14.029    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                         -13.855    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 2.503ns (26.178%)  route 7.058ns (73.822%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.298     4.296    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     4.931 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.289     6.220    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_0[5]
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.097     6.317 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.317    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13_n_0
    SLICE_X77Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     6.498 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.773     7.270    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I3_O)        0.227     7.497 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.497    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X75Y126        MUXF7 (Prop_muxf7_I0_O)      0.181     7.678 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.740     8.418    my_graphics/my_manager/data_read[1]_1[5]
    SLICE_X75Y145        LUT3 (Prop_lut3_I1_O)        0.227     8.645 f  my_graphics/my_manager/buffer0_i_110/O
                         net (fo=1, routed)           0.211     8.856    my_graphics/my_manager/z_read_inactive_frame[5]
    SLICE_X77Y145        LUT6 (Prop_lut6_I4_O)        0.097     8.953 r  my_graphics/my_manager/buffer0_i_74/O
                         net (fo=1, routed)           0.427     9.380    my_graphics/my_manager/buffer0_i_74_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.675 r  my_graphics/my_manager/buffer0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.675    my_graphics/my_manager/buffer0_i_64_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.795 r  my_graphics/my_manager/buffer0_i_62/CO[1]
                         net (fo=2, routed)           0.298    10.093    my_graphics/my_rasterize/pipeline_intri/buffer0[0]
    SLICE_X77Y151        LUT5 (Prop_lut5_I0_O)        0.249    10.342 r  my_graphics/my_rasterize/pipeline_intri/buffer0_i_1/O
                         net (fo=18, routed)          0.157    10.499    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/wea[0]
    SLICE_X77Y151        LUT3 (Prop_lut3_I1_O)        0.097    10.596 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=28, routed)          0.159    10.755    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0
    SLICE_X77Y151        LUT4 (Prop_lut4_I3_O)        0.097    10.852 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_649/O
                         net (fo=1, routed)           3.005    13.857    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_438
    RAMB36_X8Y48         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.417    14.259    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/clka
    RAMB36_X8Y48         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.155    14.414    
                         clock uncertainty           -0.035    14.379    
    RAMB36_X8Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    14.031    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 2.503ns (26.193%)  route 7.053ns (73.807%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.298     4.296    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     4.931 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.289     6.220    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_0[5]
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.097     6.317 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.317    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13_n_0
    SLICE_X77Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     6.498 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.773     7.270    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I3_O)        0.227     7.497 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.497    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X75Y126        MUXF7 (Prop_muxf7_I0_O)      0.181     7.678 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.740     8.418    my_graphics/my_manager/data_read[1]_1[5]
    SLICE_X75Y145        LUT3 (Prop_lut3_I1_O)        0.227     8.645 f  my_graphics/my_manager/buffer0_i_110/O
                         net (fo=1, routed)           0.211     8.856    my_graphics/my_manager/z_read_inactive_frame[5]
    SLICE_X77Y145        LUT6 (Prop_lut6_I4_O)        0.097     8.953 r  my_graphics/my_manager/buffer0_i_74/O
                         net (fo=1, routed)           0.427     9.380    my_graphics/my_manager/buffer0_i_74_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.675 r  my_graphics/my_manager/buffer0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.675    my_graphics/my_manager/buffer0_i_64_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.795 r  my_graphics/my_manager/buffer0_i_62/CO[1]
                         net (fo=2, routed)           0.298    10.093    my_graphics/my_rasterize/pipeline_intri/buffer0[0]
    SLICE_X77Y151        LUT5 (Prop_lut5_I0_O)        0.249    10.342 r  my_graphics/my_rasterize/pipeline_intri/buffer0_i_1/O
                         net (fo=18, routed)          0.157    10.499    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/wea[0]
    SLICE_X77Y151        LUT3 (Prop_lut3_I1_O)        0.097    10.596 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=28, routed)          2.926    13.522    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0
    SLICE_X141Y247       LUT4 (Prop_lut4_I3_O)        0.097    13.619 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_639/O
                         net (fo=1, routed)           0.232    13.852    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_433
    RAMB36_X7Y49         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.415    14.257    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/clka
    RAMB36_X7Y49         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.155    14.412    
                         clock uncertainty           -0.035    14.377    
    RAMB36_X7Y49         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    14.029    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 2.503ns (26.254%)  route 7.031ns (73.746%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.298     4.296    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     4.931 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.289     6.220    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_0[5]
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.097     6.317 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.317    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13_n_0
    SLICE_X77Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     6.498 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.773     7.270    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I3_O)        0.227     7.497 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.497    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X75Y126        MUXF7 (Prop_muxf7_I0_O)      0.181     7.678 f  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.740     8.418    my_graphics/my_manager/data_read[1]_1[5]
    SLICE_X75Y145        LUT3 (Prop_lut3_I1_O)        0.227     8.645 f  my_graphics/my_manager/buffer0_i_110/O
                         net (fo=1, routed)           0.211     8.856    my_graphics/my_manager/z_read_inactive_frame[5]
    SLICE_X77Y145        LUT6 (Prop_lut6_I4_O)        0.097     8.953 r  my_graphics/my_manager/buffer0_i_74/O
                         net (fo=1, routed)           0.427     9.380    my_graphics/my_manager/buffer0_i_74_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.675 r  my_graphics/my_manager/buffer0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.675    my_graphics/my_manager/buffer0_i_64_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.795 r  my_graphics/my_manager/buffer0_i_62/CO[1]
                         net (fo=2, routed)           0.298    10.093    my_graphics/my_rasterize/pipeline_intri/buffer0[0]
    SLICE_X77Y151        LUT5 (Prop_lut5_I0_O)        0.249    10.342 r  my_graphics/my_rasterize/pipeline_intri/buffer0_i_1/O
                         net (fo=18, routed)          0.254    10.596    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/wea[0]
    SLICE_X77Y152        LUT3 (Prop_lut3_I1_O)        0.097    10.693 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=20, routed)          2.807    13.500    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0
    SLICE_X140Y237       LUT4 (Prop_lut4_I3_O)        0.097    13.597 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_633/O
                         net (fo=1, routed)           0.232    13.830    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_430
    RAMB36_X7Y47         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.413    14.255    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X7Y47         RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.155    14.410    
                         clock uncertainty           -0.035    14.375    
    RAMB36_X7Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    14.027    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  0.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.639     1.584    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/aclk
    SLICE_X57Y73         FDRE                                         r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055     1.780    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/first_q
    SLICE_X56Y73         SRL16E                                       r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.911     2.104    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/aclk
    SLICE_X56Y73         SRL16E                                       r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
                         clock pessimism             -0.507     1.597    
    SLICE_X56Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.714    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.661     1.606    my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/aclk
    SLICE_X137Y94        FDRE                                         r  my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y94        FDRE (Prop_fdre_C_Q)         0.141     1.747 r  my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055     1.802    my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/first_q
    SLICE_X136Y94        SRL16E                                       r  my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.936     2.129    my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/aclk
    SLICE_X136Y94        SRL16E                                       r  my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
                         clock pessimism             -0.510     1.619    
    SLICE_X136Y94        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.736    my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.250ns (62.493%)  route 0.150ns (37.507%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.648     1.593    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X63Y99         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.150     1.884    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[3]
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.929 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.929    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[3]
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.993 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.993    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[3]
    SLICE_X62Y100        FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.853     2.046    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X62Y100        FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.253     1.793    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.927    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.275ns (73.478%)  route 0.099ns (26.522%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.644     1.589    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X72Y99         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.164     1.753 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.099     1.853    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][5]
    SLICE_X71Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.898    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[6]
    SLICE_X71Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.964 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.964    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[6]
    SLICE_X71Y100        FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.849     2.042    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X71Y100        FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X71Y100        FDRE (Hold_fdre_C_D)         0.105     1.894    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_cv/centroid_red/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.601%)  route 0.173ns (51.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.736     1.681    my_cv/centroid_red/clk_IBUF_BUFG
    SLICE_X124Y49        FDRE                                         r  my_cv/centroid_red/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y49        FDRE (Prop_fdre_C_Q)         0.164     1.845 r  my_cv/centroid_red/count_reg[0]/Q
                         net (fo=3, routed)           0.173     2.018    my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[0]
    SLICE_X130Y50        FDRE                                         r  my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.936     2.129    my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X130Y50        FDRE                                         r  my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.257     1.872    
    SLICE_X130Y50        FDRE (Hold_fdre_C_D)         0.075     1.947    my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.062%)  route 0.066ns (31.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.758     1.703    my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/aclk
    SLICE_X141Y38        FDRE                                         r  my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y38        FDRE (Prop_fdre_C_Q)         0.141     1.844 r  my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.066     1.910    my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_1[12]
    SLICE_X140Y38        SRL16E                                       r  my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       1.038     2.231    my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/aclk
    SLICE_X140Y38        SRL16E                                       r  my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]_srl2/CLK
                         clock pessimism             -0.515     1.716    
    SLICE_X140Y38        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.833    my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]_srl2
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[4].pipe_reg[4][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.418%)  route 0.068ns (32.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.650     1.595    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X103Y60        FDRE                                         r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.141     1.736 r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/Q
                         net (fo=3, routed)           0.068     1.804    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/m_axis_result_tdata[4]
    SLICE_X102Y60        SRL16E                                       r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[4].pipe_reg[4][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.924     2.117    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/aclk
    SLICE_X102Y60        SRL16E                                       r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[4].pipe_reg[4][5]_srl4/CLK
                         clock pessimism             -0.509     1.608    
    SLICE_X102Y60        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.725    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[4].pipe_reg[4][5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.207%)  route 0.140ns (49.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.648     1.593    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X53Y86         FDRE                                         r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.140     1.874    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X52Y86         SRLC32E                                      r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.921     2.114    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X52Y86         SRLC32E                                      r  my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]_srl19/CLK
                         clock pessimism             -0.508     1.606    
    SLICE_X52Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.789    my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]_srl19
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.207%)  route 0.140ns (49.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.636     1.581    my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X89Y84         FDRE                                         r  my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141     1.722 r  my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.140     1.862    my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X88Y84         SRLC32E                                      r  my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.908     2.101    my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X88Y84         SRLC32E                                      r  my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]_srl19/CLK
                         clock pessimism             -0.507     1.594    
    SLICE_X88Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.777    my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]_srl19
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.474%)  route 0.173ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.735     1.680    my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X121Y48        FDRE                                         r  my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y48        FDRE (Prop_fdre_C_Q)         0.128     1.808 r  my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=1, routed)           0.173     1.981    my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/D[19]
    SLICE_X121Y50        FDRE                                         r  my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=19808, routed)       0.935     2.128    my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X121Y50        FDRE                                         r  my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.257     1.871    
    SLICE_X121Y50        FDRE (Hold_fdre_C_D)         0.023     1.894    my_cv/centroid_red/ycenter/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X6Y33    my_graphics/my_projection/vertex1/numerator_y_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X5Y24    my_graphics/my_projection/vertex3/numerator_y_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X6Y27    my_graphics/my_shader/T_dot_V_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X5Y27    my_graphics/my_shader/magnitude_squared_T_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X3Y23    my_graphics/my_projection/vertex2/numerator_x_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X5Y30    my_graphics/my_shader/magnitude_squared_V_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X3Y27    my_graphics/my_projection/vertex2/numerator_y_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X6Y29    my_graphics/my_projection/vertex1/numerator_x_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X3Y30    my_graphics/my_projection/vertex3/numerator_x_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X7Y5     my_game/detect/dist_sq_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X142Y72  my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_nd_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X142Y72  my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_nd_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X140Y72  my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_negate_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X14Y70   my_graphics/my_projection/vertex2/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X14Y70   my_graphics/my_projection/vertex2/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X14Y70   my_graphics/my_projection/vertex2/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X14Y70   my_graphics/my_projection/vertex2/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X14Y70   my_graphics/my_projection/vertex2/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X14Y70   my_graphics/my_projection/vertex2/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X14Y70   my_graphics/my_projection/vertex2/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X52Y75   my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_nd_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X52Y75   my_graphics/my_projection/vertex1/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_nd_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X136Y87  my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_nd_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X136Y87  my_graphics/my_projection/vertex1/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_nd_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X128Y46  my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X48Y35   my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X48Y35   my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][17]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X48Y35   my_graphics/my_projection/vertex3/divider_x/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X76Y54   my_graphics/my_projection/vertex3/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X80Y55   my_graphics/my_projection/vertex3/divider_y/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][16]_srl2/CLK



