<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Aug 22 18:36:48 2018" VIVADOVERSION="2016.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35ti" NAME="probe_rcv" PACKAGE="csg324" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="process_v_0" PORT="clk"/>
        <CONNECTION INSTANCE="syncro_v_0" PORT="clk"/>
        <CONNECTION INSTANCE="package_0" PORT="clk"/>
        <CONNECTION INSTANCE="PWM_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="uart_rxd_in" SIGIS="undef" SIGNAME="External_Ports_uart_rxd_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="package_0" PORT="rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="uart_txd_out" SIGIS="undef" SIGNAME="package_0_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="package_0" PORT="tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_0" SIGIS="undef" SIGNAME="PWM_0_pin_pwm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PWM_0" PORT="pin_pwm"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/PWM_0" HWVERSION="1.0" INSTANCE="PWM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PWM" VLNV="xilinx.com:module_ref:PWM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="probe_rcv_PWM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="duty" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_1_data_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_1" PORT="data_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="sync_sin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="pin_pwm" SIGIS="undef" SIGNAME="PWM_0_pin_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="JB_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux1" SIGIS="undef"/>
        <PORT DIR="O" NAME="sync_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="read_duty" SIGIS="undef" SIGNAME="PWM_0_read_duty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_1" PORT="sync_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/package_0" HWVERSION="1.0" INSTANCE="package_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="package" VLNV="xilinx.com:module_ref:package:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BAUD" VALUE="10416"/>
        <PARAMETER NAME="SEND_RATE" VALUE="250000"/>
        <PARAMETER NAME="Component_Name" VALUE="probe_rcv_package_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_2" SIGIS="undef"/>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="External_Ports_uart_rxd_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_rxd_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="PV1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="PV2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="PV3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="9" NAME="CV" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="package_0_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_txd_out"/>
            <CONNECTION INSTANCE="syncro_v_1" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="SP" RIGHT="0" SIGIS="undef" SIGNAME="package_0_SP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="data_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="MODO" RIGHT="0" SIGIS="undef" SIGNAME="package_0_MODO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="data_in2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="param1" RIGHT="0" SIGIS="undef" SIGNAME="package_0_param1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="data_in3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="param2" RIGHT="0" SIGIS="undef" SIGNAME="package_0_param2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="data_in4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="param3" RIGHT="0" SIGIS="undef" SIGNAME="package_0_param3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="data_in5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="send" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef" SIGNAME="package_0_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="sync_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/process_v_0" HWVERSION="1.0" INSTANCE="process_v_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="process_v" VLNV="xilinx.com:module_ref:process_v:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="L" VALUE="10"/>
        <PARAMETER NAME="res_1" VALUE="1023"/>
        <PARAMETER NAME="Q" VALUE="15"/>
        <PARAMETER NAME="N" VALUE="28"/>
        <PARAMETER NAME="Component_Name" VALUE="probe_rcv_process_v_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="SP" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_0_data_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="data_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="MODO" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_0_data_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="data_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="param1" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_0_data_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="data_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="param2" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_0_data_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="data_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="param3" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_0_data_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="data_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="yT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="9" NAME="CV" RIGHT="0" SIGIS="undef" SIGNAME="process_v_0_CV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_1" PORT="data_in6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="mode_ind" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ind_ctrl" SIGIS="undef"/>
        <PORT DIR="O" NAME="read_data" SIGIS="undef" SIGNAME="process_v_0_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_0" PORT="sync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ctrl_ready" SIGIS="undef" SIGNAME="process_v_0_ctrl_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syncro_v_1" PORT="sync_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/syncro_v_0" HWVERSION="1.0" INSTANCE="syncro_v_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="syncro_v" VLNV="xilinx.com:module_ref:syncro_v:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="probe_rcv_syncro_v_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_in" SIGIS="undef" SIGNAME="package_0_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="package_0" PORT="data_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_out" SIGIS="undef" SIGNAME="process_v_0_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="process_v_0" PORT="read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in1" RIGHT="0" SIGIS="undef" SIGNAME="package_0_SP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="package_0" PORT="SP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="data_in2" RIGHT="0" SIGIS="undef" SIGNAME="package_0_MODO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="package_0" PORT="MODO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in3" RIGHT="0" SIGIS="undef" SIGNAME="package_0_param1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="package_0" PORT="param1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in4" RIGHT="0" SIGIS="undef" SIGNAME="package_0_param2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="package_0" PORT="param2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in5" RIGHT="0" SIGIS="undef" SIGNAME="package_0_param3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="package_0" PORT="param3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="data_in6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="data_out1" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_0_data_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="process_v_0" PORT="SP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="data_out2" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_0_data_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="process_v_0" PORT="MODO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out3" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_0_data_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="process_v_0" PORT="param1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out4" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_0_data_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="process_v_0" PORT="param2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out5" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_0_data_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="process_v_0" PORT="param3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="data_out6" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/syncro_v_1" HWVERSION="1.0" INSTANCE="syncro_v_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="syncro_v" VLNV="xilinx.com:module_ref:syncro_v:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="probe_rcv_syncro_v_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="package_0_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="package_0" PORT="tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_in" SIGIS="undef" SIGNAME="process_v_0_ctrl_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="process_v_0" PORT="ctrl_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_out" SIGIS="undef" SIGNAME="PWM_0_read_duty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PWM_0" PORT="read_duty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="data_in2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="data_in3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="data_in4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="data_in5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="9" NAME="data_in6" RIGHT="0" SIGIS="undef" SIGNAME="process_v_0_CV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="process_v_0" PORT="CV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="data_out2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="data_out3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="data_out4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="data_out5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="9" NAME="data_out6" RIGHT="0" SIGIS="undef" SIGNAME="syncro_v_1_data_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PWM_0" PORT="duty"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
