
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[v2,3/4] mm: fix MADV_[FREE|DONTNEED] TLB flush miss problem - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [v2,3/4] mm: fix MADV_[FREE|DONTNEED] TLB flush miss problem</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=36811">Minchan Kim</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Aug. 1, 2017, 5:56 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1501566977-20293-4-git-send-email-minchan@kernel.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9873697/mbox/"
   >mbox</a>
|
   <a href="/patch/9873697/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9873697/">/patch/9873697/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	14BC060361 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  1 Aug 2017 05:57:45 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 01CA528569
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  1 Aug 2017 05:57:45 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id EAA7828622; Tue,  1 Aug 2017 05:57:44 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id E9CF62865F
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  1 Aug 2017 05:57:43 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751874AbdHAF5L (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 1 Aug 2017 01:57:11 -0400
Received: from LGEAMRELO11.lge.com ([156.147.23.51]:54670 &quot;EHLO
	lgeamrelo11.lge.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751599AbdHAF4V (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 1 Aug 2017 01:56:21 -0400
Received: from unknown (HELO lgeamrelo02.lge.com) (156.147.1.126)
	by 156.147.23.51 with ESMTP; 1 Aug 2017 14:56:20 +0900
X-Original-SENDERIP: 156.147.1.126
X-Original-MAILFROM: minchan@kernel.org
Received: from unknown (HELO localhost.localdomain) (10.177.220.163)
	by 156.147.1.126 with ESMTP; 1 Aug 2017 14:56:19 +0900
X-Original-SENDERIP: 10.177.220.163
X-Original-MAILFROM: minchan@kernel.org
From: Minchan Kim &lt;minchan@kernel.org&gt;
To: Andrew Morton &lt;akpm@linux-foundation.org&gt;
Cc: linux-kernel@vger.kernel.org, linux-mm@kvack.org,
	kernel-team &lt;kernel-team@lge.com&gt;, Minchan Kim &lt;minchan@kernel.org&gt;,
	Ingo Molnar &lt;mingo@redhat.com&gt;, Russell King &lt;linux@armlinux.org.uk&gt;,
	Tony Luck &lt;tony.luck@intel.com&gt;,
	Martin Schwidefsky &lt;schwidefsky@de.ibm.com&gt;,
	&quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;,
	Heiko Carstens &lt;heiko.carstens@de.ibm.com&gt;,
	Yoshinori Sato &lt;ysato@users.sourceforge.jp&gt;,
	Jeff Dike &lt;jdike@addtoit.com&gt;, linux-arch@vger.kernel.org,
	Nadav Amit &lt;nadav.amit@gmail.com&gt;,
	Mel Gorman &lt;mgorman@techsingularity.net&gt;
Subject: [PATCH v2 3/4] mm: fix MADV_[FREE|DONTNEED] TLB flush miss problem
Date: Tue,  1 Aug 2017 14:56:16 +0900
Message-Id: &lt;1501566977-20293-4-git-send-email-minchan@kernel.org&gt;
X-Mailer: git-send-email 2.7.4
In-Reply-To: &lt;1501566977-20293-1-git-send-email-minchan@kernel.org&gt;
References: &lt;1501566977-20293-1-git-send-email-minchan@kernel.org&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=36811">Minchan Kim</a> - Aug. 1, 2017, 5:56 a.m.</div>
<pre class="content">
Nadav reported parallel MADV_DONTNEED on same range has a stale TLB
problem and Mel fixed it[1] and found same problem on MADV_FREE[2].

Quote from Mel Gorman

&quot;The race in question is CPU 0 running madv_free and updating some PTEs
while CPU 1 is also running madv_free and looking at the same PTEs.
CPU 1 may have writable TLB entries for a page but fail the pte_dirty
check (because CPU 0 has updated it already) and potentially fail to flush.
Hence, when madv_free on CPU 1 returns, there are still potentially writable
TLB entries and the underlying PTE is still present so that a subsequent write
does not necessarily propagate the dirty bit to the underlying PTE any more.
Reclaim at some unknown time at the future may then see that the PTE is still
clean and discard the page even though a write has happened in the meantime.
I think this is possible but I could have missed some protection in madv_free
that prevents it happening.&quot;

This patch aims for solving both problems all at once and is ready for
other problem with KSM, MADV_FREE and soft-dirty story[3].

TLB batch API(tlb_[gather|finish]_mmu] uses [inc|dec]_tlb_flush_pending
and mmu_tlb_flush_pending so that when tlb_finish_mmu is called, we can catch
there are parallel threads going on. In that case, forcefully, flush TLB
to prevent for user to access memory via stale TLB entry although it fail
to gather page table entry.

I confiremd this patch works with [4] test program Nadav gave so this patch
supersedes &quot;mm: Always flush VMA ranges affected by zap_page_range v2&quot;
in current mmotm.

NOTE:
This patch modifies arch-specific TLB gathering interface(x86, ia64,
s390, sh, um). It seems most of architecture are straightforward but s390
need to be careful because tlb_flush_mmu works only if mm-&gt;context.flush_mm
is set to non-zero which happens only a pte entry really is cleared by
ptep_get_and_clear and friends. However, this problem never changes the
pte entries but need to flush to prevent memory access from stale tlb.

Any thoughts?

[1] http://lkml.kernel.org/r/20170725101230.5v7gvnjmcnkzzql3@techsingularity.net
[2] http://lkml.kernel.org/r/20170725100722.2dxnmgypmwnrfawp@suse.de
[3] http://lkml.kernel.org/r/BD3A0EBE-ECF4-41D4-87FA-C755EA9AB6BD@gmail.com
[4] https://patchwork.kernel.org/patch/9861621/

Cc: Ingo Molnar &lt;mingo@redhat.com&gt;
Cc: Russell King &lt;linux@armlinux.org.uk&gt;
Cc: Tony Luck &lt;tony.luck@intel.com&gt;
Cc: Martin Schwidefsky &lt;schwidefsky@de.ibm.com&gt;
Cc: &quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;
Cc: Heiko Carstens &lt;heiko.carstens@de.ibm.com&gt;
Cc: Yoshinori Sato &lt;ysato@users.sourceforge.jp&gt;
Cc: Jeff Dike &lt;jdike@addtoit.com&gt;
Cc: linux-arch@vger.kernel.org
Cc: Nadav Amit &lt;nadav.amit@gmail.com&gt;
Reported-by: Mel Gorman &lt;mgorman@techsingularity.net&gt;
<span class="signed-off-by">Signed-off-by: Minchan Kim &lt;minchan@kernel.org&gt;</span>
---
 arch/arm/include/asm/tlb.h  |  7 ++++++-
 arch/ia64/include/asm/tlb.h |  4 +++-
 arch/s390/include/asm/tlb.h |  7 ++++++-
 arch/sh/include/asm/tlb.h   |  4 ++--
 arch/um/include/asm/tlb.h   |  7 ++++++-
 include/asm-generic/tlb.h   |  2 +-
 include/linux/mm_types.h    |  8 ++++++++
 mm/memory.c                 | 32 +++++++++++++++++---------------
 8 files changed, 49 insertions(+), 22 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=138281">Mel Gorman</a> - Aug. 1, 2017, 10:59 a.m.</div>
<pre class="content">
On Tue, Aug 01, 2017 at 02:56:16PM +0900, Minchan Kim wrote:
<span class="quote">&gt; Nadav reported parallel MADV_DONTNEED on same range has a stale TLB</span>
<span class="quote">&gt; problem and Mel fixed it[1] and found same problem on MADV_FREE[2].</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Quote from Mel Gorman</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; &quot;The race in question is CPU 0 running madv_free and updating some PTEs</span>
<span class="quote">&gt; while CPU 1 is also running madv_free and looking at the same PTEs.</span>
<span class="quote">&gt; CPU 1 may have writable TLB entries for a page but fail the pte_dirty</span>
<span class="quote">&gt; check (because CPU 0 has updated it already) and potentially fail to flush.</span>
<span class="quote">&gt; Hence, when madv_free on CPU 1 returns, there are still potentially writable</span>
<span class="quote">&gt; TLB entries and the underlying PTE is still present so that a subsequent write</span>
<span class="quote">&gt; does not necessarily propagate the dirty bit to the underlying PTE any more.</span>
<span class="quote">&gt; Reclaim at some unknown time at the future may then see that the PTE is still</span>
<span class="quote">&gt; clean and discard the page even though a write has happened in the meantime.</span>
<span class="quote">&gt; I think this is possible but I could have missed some protection in madv_free</span>
<span class="quote">&gt; that prevents it happening.&quot;</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; This patch aims for solving both problems all at once and is ready for</span>
<span class="quote">&gt; other problem with KSM, MADV_FREE and soft-dirty story[3].</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; TLB batch API(tlb_[gather|finish]_mmu] uses [inc|dec]_tlb_flush_pending</span>
<span class="quote">&gt; and mmu_tlb_flush_pending so that when tlb_finish_mmu is called, we can catch</span>
<span class="quote">&gt; there are parallel threads going on. In that case, forcefully, flush TLB</span>
<span class="quote">&gt; to prevent for user to access memory via stale TLB entry although it fail</span>
<span class="quote">&gt; to gather page table entry.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; I confiremd this patch works with [4] test program Nadav gave so this patch</span>
<span class="quote">&gt; supersedes &quot;mm: Always flush VMA ranges affected by zap_page_range v2&quot;</span>
<span class="quote">&gt; in current mmotm.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; NOTE:</span>
<span class="quote">&gt; This patch modifies arch-specific TLB gathering interface(x86, ia64,</span>
<span class="quote">&gt; s390, sh, um). It seems most of architecture are straightforward but s390</span>
<span class="quote">&gt; need to be careful because tlb_flush_mmu works only if mm-&gt;context.flush_mm</span>
<span class="quote">&gt; is set to non-zero which happens only a pte entry really is cleared by</span>
<span class="quote">&gt; ptep_get_and_clear and friends. However, this problem never changes the</span>
<span class="quote">&gt; pte entries but need to flush to prevent memory access from stale tlb.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Any thoughts?</span>
<span class="quote">&gt; </span>
<span class="acked-by">
Acked-by: Mel Gorman &lt;mgorman@techsingularity.net&gt;</span>
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/arm/include/asm/tlb.h b/arch/arm/include/asm/tlb.h</span>
<span class="p_header">index 7f5b2a2d3861..d5562f9ce600 100644</span>
<span class="p_header">--- a/arch/arm/include/asm/tlb.h</span>
<span class="p_header">+++ b/arch/arm/include/asm/tlb.h</span>
<span class="p_chunk">@@ -168,8 +168,13 @@</span> <span class="p_context"> arch_tlb_gather_mmu(struct mmu_gather *tlb, struct mm_struct *mm,</span>
 
 static inline void
 arch_tlb_finish_mmu(struct mmu_gather *tlb,
<span class="p_del">-			unsigned long start, unsigned long end)</span>
<span class="p_add">+			unsigned long start, unsigned long end, bool force)</span>
 {
<span class="p_add">+	if (force) {</span>
<span class="p_add">+		tlb-&gt;range_start = start;</span>
<span class="p_add">+		tlb-&gt;range_end = end;</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
 	tlb_flush_mmu(tlb);
 
 	/* keep the page table cache within bounds */
<span class="p_header">diff --git a/arch/ia64/include/asm/tlb.h b/arch/ia64/include/asm/tlb.h</span>
<span class="p_header">index 93cadc04ac62..cbe5ac3699bf 100644</span>
<span class="p_header">--- a/arch/ia64/include/asm/tlb.h</span>
<span class="p_header">+++ b/arch/ia64/include/asm/tlb.h</span>
<span class="p_chunk">@@ -187,8 +187,10 @@</span> <span class="p_context"> arch_tlb_gather_mmu(struct mmu_gather *tlb, struct mm_struct *mm,</span>
  */
 static inline void
 arch_tlb_finish_mmu(struct mmu_gather *tlb,
<span class="p_del">-			unsigned long start, unsigned long end)</span>
<span class="p_add">+			unsigned long start, unsigned long end, bool force)</span>
 {
<span class="p_add">+	if (force)</span>
<span class="p_add">+		tlb-&gt;need_flush = 1;</span>
 	/*
 	 * Note: tlb-&gt;nr may be 0 at this point, so we can&#39;t rely on tlb-&gt;start_addr and
 	 * tlb-&gt;end_addr.
<span class="p_header">diff --git a/arch/s390/include/asm/tlb.h b/arch/s390/include/asm/tlb.h</span>
<span class="p_header">index fa4b461694b7..3a14b864b2e3 100644</span>
<span class="p_header">--- a/arch/s390/include/asm/tlb.h</span>
<span class="p_header">+++ b/arch/s390/include/asm/tlb.h</span>
<span class="p_chunk">@@ -77,8 +77,13 @@</span> <span class="p_context"> static inline void tlb_flush_mmu(struct mmu_gather *tlb)</span>
 
 static inline void
 arch_tlb_finish_mmu(struct mmu_gather *tlb,
<span class="p_del">-		unsigned long start, unsigned long end)</span>
<span class="p_add">+		unsigned long start, unsigned long end, bool force)</span>
 {
<span class="p_add">+	if (force) {</span>
<span class="p_add">+		tlb-&gt;start = start;</span>
<span class="p_add">+		tlb-&gt;end = end;</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
 	tlb_flush_mmu(tlb);
 }
 
<span class="p_header">diff --git a/arch/sh/include/asm/tlb.h b/arch/sh/include/asm/tlb.h</span>
<span class="p_header">index 89786560dbd4..51a8bc967e75 100644</span>
<span class="p_header">--- a/arch/sh/include/asm/tlb.h</span>
<span class="p_header">+++ b/arch/sh/include/asm/tlb.h</span>
<span class="p_chunk">@@ -49,9 +49,9 @@</span> <span class="p_context"> arch_tlb_gather_mmu(struct mmu_gather *tlb, struct mm_struct *mm,</span>
 
 static inline void
 arch_tlb_finish_mmu(struct mmu_gather *tlb,
<span class="p_del">-		unsigned long start, unsigned long end)</span>
<span class="p_add">+		unsigned long start, unsigned long end, bool force)</span>
 {
<span class="p_del">-	if (tlb-&gt;fullmm)</span>
<span class="p_add">+	if (tlb-&gt;fullmm || force)</span>
 		flush_tlb_mm(tlb-&gt;mm);
 
 	/* keep the page table cache within bounds */
<span class="p_header">diff --git a/arch/um/include/asm/tlb.h b/arch/um/include/asm/tlb.h</span>
<span class="p_header">index 2a901eca7145..344d95619d03 100644</span>
<span class="p_header">--- a/arch/um/include/asm/tlb.h</span>
<span class="p_header">+++ b/arch/um/include/asm/tlb.h</span>
<span class="p_chunk">@@ -87,8 +87,13 @@</span> <span class="p_context"> tlb_flush_mmu(struct mmu_gather *tlb)</span>
  */
 static inline void
 arch_tlb_finish_mmu(struct mmu_gather *tlb,
<span class="p_del">-		unsigned long start, unsigned long end)</span>
<span class="p_add">+		unsigned long start, unsigned long end, bool force)</span>
 {
<span class="p_add">+	if (force) {</span>
<span class="p_add">+		tlb-&gt;start = start;</span>
<span class="p_add">+		tlb-&gt;end = end;</span>
<span class="p_add">+		tlb-&gt;need_flush = 1;</span>
<span class="p_add">+	}</span>
 	tlb_flush_mmu(tlb);
 
 	/* keep the page table cache within bounds */
<span class="p_header">diff --git a/include/asm-generic/tlb.h b/include/asm-generic/tlb.h</span>
<span class="p_header">index ae05fdf96c2d..627d8a43cd24 100644</span>
<span class="p_header">--- a/include/asm-generic/tlb.h</span>
<span class="p_header">+++ b/include/asm-generic/tlb.h</span>
<span class="p_chunk">@@ -116,7 +116,7 @@</span> <span class="p_context"> void arch_generic_tlb_gather_mmu(struct mmu_gather *tlb,</span>
 	struct mm_struct *mm, unsigned long start, unsigned long end);
 void tlb_flush_mmu(struct mmu_gather *tlb);
 void arch_generic_tlb_finish_mmu(struct mmu_gather *tlb,
<span class="p_del">-		unsigned long start, unsigned long end);</span>
<span class="p_add">+		unsigned long start, unsigned long end, bool force);</span>
 extern bool __tlb_remove_page_size(struct mmu_gather *tlb, struct page *page,
 				   int page_size);
 
<span class="p_header">diff --git a/include/linux/mm_types.h b/include/linux/mm_types.h</span>
<span class="p_header">index 892a7b0196fd..3cadee0a3508 100644</span>
<span class="p_header">--- a/include/linux/mm_types.h</span>
<span class="p_header">+++ b/include/linux/mm_types.h</span>
<span class="p_chunk">@@ -538,6 +538,14 @@</span> <span class="p_context"> static inline bool mm_tlb_flush_pending(struct mm_struct *mm)</span>
 	return atomic_read(&amp;mm-&gt;tlb_flush_pending) &gt; 0;
 }
 
<span class="p_add">+/*</span>
<span class="p_add">+ * Returns true if there are two above TLB batching threads in parallel.</span>
<span class="p_add">+ */</span>
<span class="p_add">+static inline bool mm_tlb_flush_nested(struct mm_struct *mm)</span>
<span class="p_add">+{</span>
<span class="p_add">+	return atomic_read(&amp;mm-&gt;tlb_flush_pending) &gt; 1;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 static inline void init_tlb_flush_pending(struct mm_struct *mm)
 {
 	atomic_set(&amp;mm-&gt;tlb_flush_pending, 0);
<span class="p_header">diff --git a/mm/memory.c b/mm/memory.c</span>
<span class="p_header">index 80012d7a9451..804a005410f6 100644</span>
<span class="p_header">--- a/mm/memory.c</span>
<span class="p_header">+++ b/mm/memory.c</span>
<span class="p_chunk">@@ -272,10 +272,13 @@</span> <span class="p_context"> void tlb_flush_mmu(struct mmu_gather *tlb)</span>
  *	that were required.
  */
 void arch_generic_tlb_finish_mmu(struct mmu_gather *tlb,
<span class="p_del">-		unsigned long start, unsigned long end)</span>
<span class="p_add">+		unsigned long start, unsigned long end, bool force)</span>
 {
 	struct mmu_gather_batch *batch, *next;
 
<span class="p_add">+	if (force)</span>
<span class="p_add">+		__tlb_adjust_range(tlb, start, end - start);</span>
<span class="p_add">+</span>
 	tlb_flush_mmu(tlb);
 
 	/* keep the page table cache within bounds */
<span class="p_chunk">@@ -408,16 +411,26 @@</span> <span class="p_context"> void tlb_gather_mmu(struct mmu_gather *tlb, struct mm_struct *mm,</span>
 #else
 	arch_tlb_gather_mmu(tlb, mm, start, end);
 #endif
<span class="p_add">+	inc_tlb_flush_pending(tlb-&gt;mm);</span>
 }
 
 void tlb_finish_mmu(struct mmu_gather *tlb,
 		unsigned long start, unsigned long end)
 {
<span class="p_add">+	/*</span>
<span class="p_add">+	 * If there are parallel threads are doing PTE changes on same range</span>
<span class="p_add">+	 * under non-exclusive lock(e.g., mmap_sem read-side) but defer TLB</span>
<span class="p_add">+	 * flush by batching, a thread has stable TLB entry can fail to flush</span>
<span class="p_add">+	 * the TLB by observing pte_none|!pte_dirty, for example so flush TLB</span>
<span class="p_add">+	 * forcefully if we detect parallel PTE batching threads.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	bool force = mm_tlb_flush_nested(tlb-&gt;mm);</span>
 #ifdef HAVE_GENERIC_MMU_GATHER
<span class="p_del">-	arch_generic_tlb_finish_mmu(tlb, start, end);</span>
<span class="p_add">+	arch_generic_tlb_finish_mmu(tlb, start, end, force);</span>
 #else
<span class="p_del">-	arch_tlb_finish_mmu(tlb, start, end);</span>
<span class="p_add">+	arch_tlb_finish_mmu(tlb, start, end, force);</span>
 #endif
<span class="p_add">+	dec_tlb_flush_pending(tlb-&gt;mm);</span>
 }
 
 /*
<span class="p_chunk">@@ -1507,20 +1520,9 @@</span> <span class="p_context"> void zap_page_range(struct vm_area_struct *vma, unsigned long start,</span>
 	tlb_gather_mmu(&amp;tlb, mm, start, end);
 	update_hiwater_rss(mm);
 	mmu_notifier_invalidate_range_start(mm, start, end);
<span class="p_del">-	for ( ; vma &amp;&amp; vma-&gt;vm_start &lt; end; vma = vma-&gt;vm_next) {</span>
<span class="p_add">+	for ( ; vma &amp;&amp; vma-&gt;vm_start &lt; end; vma = vma-&gt;vm_next)</span>
 		unmap_single_vma(&amp;tlb, vma, start, end, NULL);
 
<span class="p_del">-		/*</span>
<span class="p_del">-		 * zap_page_range does not specify whether mmap_sem should be</span>
<span class="p_del">-		 * held for read or write. That allows parallel zap_page_range</span>
<span class="p_del">-		 * operations to unmap a PTE and defer a flush meaning that</span>
<span class="p_del">-		 * this call observes pte_none and fails to flush the TLB.</span>
<span class="p_del">-		 * Rather than adding a complex API, ensure that no stale</span>
<span class="p_del">-		 * TLB entries exist when this call returns.</span>
<span class="p_del">-		 */</span>
<span class="p_del">-		flush_tlb_range(vma, start, end);</span>
<span class="p_del">-	}</span>
<span class="p_del">-</span>
 	mmu_notifier_invalidate_range_end(mm, start, end);
 	tlb_finish_mmu(&amp;tlb, start, end);
 }

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



