{"url": "https://www.ics.uci.edu/~aburtsev/238P/2018fall/doc/refs.html", "content": "<HTML>\n<HEAD>\n<META http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<TITLE>238P Operating Systems</TITLE>\n<LINK HREF=\"./css/main.css\" TYPE=\"text/css\" REL=\"stylesheet\">\n<META NAME=\"Description\" CONTENT=\"Home page of Anton Burtsev.\">\n<META NAME=\"Keywords\" CONTENT=\"Anton Burtsev, Burtsev, Anton, operating systems, xv6, 238P\">\n<SCRIPT SRC=\"./scripts/image_switcher.js\" LANGUAGE=\"JavaScript\"></SCRIPT>\n</HEAD>\n\n<BODY BGCOLOR=\"#FFFFFF\" LEFTMARGIN=\"0\" TOPMARGIN=\"0\" MARGINWIDTH=\"0\" MARGINHEIGHT=\"0\">\n\t<TABLE  ID=\"text\" ALIGN=\"CENTER\" WIDTH=\"600\" BORDER=\"0\" CELLPADDING=\"0\" CELLSPACING=\"0\">\n\t<TR>\n\t\t<TD ALIGN=\"LEFT\" BGCOLOR=\"#FFFFFF\"><!-- top margin --> \n\t\t\t<IMG SRC=\"./images/spacer.gif\" WIDTH=\"100%\" HEIGHT=\"15\" ALT=\"\" BORDER=\"0\"/>\n\t\t</TD>\n\t</TR>\n\t<TR>\n\t<TD>\n\t\t<DIV ID=\"tech_nav\">\n\t\t\t<A HREF=\"../index.html\">Home</A>\n\t\t\t<IMG SRC=\"./images/spacer.gif\" WIDTH=\"100%\" HEIGHT=\"30\" ALT=\"\" BORDER=\"0\"/>\n\t\t</DIV>\n\t</TD>\n\t</TR>\t\n\t<TR>\n\t<TD COLSPAN=\"4\" ALIGN=\"LEFT\" BGCOLOR=\"#FFFFFF\">\n\n\n\t\t<P>\n\n\n\n<h1>References</h1> \n\n<p><b>Lecture 03 - Calling Conventions </b></p>\n\n<p><a href=\"https://en.wikibooks.org/wiki/X86_Disassembly/Functions_and_Stack_Frames\">\nhttps://en.wikibooks.org/wiki/X86_Disassembly/Functions_and_Stack_Frames</a>\n\n<p><a href=\"https://en.wikipedia.org/wiki/Calling_convention\">https://en.wikipedia.org/wiki/Calling_convention</a>\n\n<p><a href=\"https://en.wikipedia.org/wiki/X86_calling_conventions\">https://en.wikipedia.org/wiki/X86_calling_conventions</a>\n \n<p><a href=\"http://stackoverflow.com/questions/14666665/trying-to-understand-gcc-option-fomit-frame-pointer\">http://stackoverflow.com/questions/14666665/trying-to-understand-gcc-option-fomit-frame-pointer</a>\n\n<p><a href=\"https://www.agner.org/optimize/calling_conventions.pdf\">Calling conventions for different C++ compilers and operating systems</a> by Agner Fog.\n\n<p><b>Lecture 04 - Linking and Loading</b></p>\n\n<p><a href=\"https://eli.thegreenplace.net/2011/11/03/position-independent-code-pic-in-shared-libraries/\">Position Independent Code (PIC) in shared libraries </a>\n<p><a href=\"https://eli.thegreenplace.net/2011/11/11/position-independent-code-pic-in-shared-libraries-on-x64\"> Position Independent Code (PIC) in shared libraries on x64 </a>\n\n<p><b>C Language</b>\n\n<p><a href=\"https://pdos.csail.mit.edu/6.828/2018/readings/pointers.pdf\">\nA TUTORIAL ON POINTERS AND ARRAYS IN C</a> by Ted Jensen.\n\n<p><b>Git</b>\n\n<p><a href=\"https://github.com/k88hudson/git-flight-rules\">Git Flight Rules</a>\n\n\n\n\n<p><b>Assembly Language</b></p>\n\n<p><A HREF=\"http://www.cs.virginia.edu/~evans/cs216/guides/x86.html\">x86 Assembly Guide</A>\n\n<p><a href=\"https://pdos.csail.mit.edu/6.828/2014/readings/pcasm-book.pdf\">PCAssemblyLanguage.</a> Paul A. Carter.\n\n<p><a href=\"https://www.agner.org/optimize/#links\">Useful assembly links</a> from Agner Fog\n\n<p><b>Boot</b>\n\n<a href=\"https://0xax.gitbooks.io/linux-insides/Booting/\">Linux Boot</a> from <a href=\"https://0xax.gitbooks.io/linux-insides/\">Linux Inside</a> by 0xAX.\n\n\n\n<p><b>Performance</b>\n\n<a href=\"https://www.agner.org/optimize/optimizing_assembly.pdf\">Optimizing subroutines in assembly language. An optimization guide for x86 platform.</a> by Agner Fog. \n\n<a href=\"https://www.agner.org/optimize/instruction_tables.pdf\">Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs</a> by Agner Fog.\n \n<a href=\"https://www.agner.org/optimize/\">Software optimization resources</a> from Agner Fog.\n\n\n\n\n\n<p><b>Anatomy of a process</b></p>\n\n<p><a href=\"https://manybutfinite.com/post/anatomy-of-a-program-in-memory/\">Anatomy of a Program in Memory</a>\n\n<p><a href=\"https://eli.thegreenplace.net/2012/01/03/understanding-the-x64-code-models\">Understanding the x64 code models</a>\n\n\n<p><b>PC Hardware </b></p>\n\n<p>\nCache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture. <a href=\"http://ieeexplore.ieee.org/abstract/document/7349629\">link</a>\n</p>\n\n<p>\nIntel SGX Explained <a href=\"https://eprint.iacr.org/2016/086.pdf\">pdf</a>\n</p>\n\n<p>\nDC Express: Shortest Latency Protocol for Reading Phase Change Memory over PCI Express <a href=\"https://www.usenix.org/system/files/conference/fast14/fast14-paper_vucinic.pdf\">pdf </a>\n</p>\n\n\n</div>\n\n\t</TD>\t\t\t\n\t</TR>\n\t<TR>\n\t\t<TD ALIGN=\"LEFT\" BGCOLOR=\"#FFFFFF\"><!-- top margin --> \n\t\t\t<IMG SRC=\"./images/spacer.gif\" WIDTH=\"100%\" HEIGHT=\"15\" ALT=\"\" BORDER=\"0\"/>\n\t\t</TD>\n\t</TR>\n\t<TR>\n\t<TD COLSPAN=\"4\">\n\t\t<DIV ID=\"tech\">Updated: October, 2017</DIV>\n\t</TD>\n\t</TR>\n\t</TABLE>\n</BODY>\n</HTML>\n\n\n", "encoding": "ascii"}