Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec  3 19:04:05 2025
| Host         : LAPTOP-K96KR7IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                297         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1542        
TIMING-18  Warning           Missing input or output delay                              33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (297)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (887)
5. checking no_input_delay (9)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (297)
--------------------------
 There are 297 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (887)
--------------------------------------------------
 There are 887 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.055        0.000                      0                 1387        0.104        0.000                      0                 1387        3.750        0.000                       0                  6583  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.055        0.000                      0                 1387        0.104        0.000                      0                 1387        3.750        0.000                       0                  6583  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 ram_bg/RAM_reg_9984_10239_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_bg/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 3.154ns (40.319%)  route 4.669ns (59.681%))
  Logic Levels:           8  (LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.557     5.108    ram_bg/RAM_reg_9984_10239_5_5/WCLK
    SLICE_X56Y53         RAMS64E                                      r  ram_bg/RAM_reg_9984_10239_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.422 r  ram_bg/RAM_reg_9984_10239_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.422    ram_bg/RAM_reg_9984_10239_5_5/OC
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I1_O)      0.247     6.669 r  ram_bg/RAM_reg_9984_10239_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.669    ram_bg/RAM_reg_9984_10239_5_5/O0
    SLICE_X56Y53         MUXF8 (Prop_muxf8_I0_O)      0.098     6.767 r  ram_bg/RAM_reg_9984_10239_5_5/F8/O
                         net (fo=1, routed)           1.090     7.858    ram_bg/RAM_reg_9984_10239_5_5_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.319     8.177 r  ram_bg/data_o[5]_i_111/O
                         net (fo=1, routed)           0.000     8.177    ram_bg/data_o[5]_i_111_n_0
    SLICE_X61Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     8.422 r  ram_bg/data_o_reg[5]_i_60/O
                         net (fo=1, routed)           0.000     8.422    ram_bg/data_o_reg[5]_i_60_n_0
    SLICE_X61Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     8.526 r  ram_bg/data_o_reg[5]_i_27/O
                         net (fo=1, routed)           1.225     9.750    ram_bg/data_o_reg[5]_i_27_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.316    10.066 r  ram_bg/data_o[5]_i_9/O
                         net (fo=1, routed)           0.000    10.066    ram_bg/data_o[5]_i_9_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    10.278 r  ram_bg/data_o_reg[5]_i_4/O
                         net (fo=1, routed)           2.354    12.632    vs0/data_o_reg[5]_1
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.299    12.931 r  vs0/data_o[5]_i_1/O
                         net (fo=1, routed)           0.000    12.931    ram_bg/D[2]
    SLICE_X13Y28         FDRE                                         r  ram_bg/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.441    14.813    ram_bg/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  ram_bg/data_o_reg[5]/C
                         clock pessimism              0.180    14.993    
                         clock uncertainty           -0.035    14.957    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.029    14.986    ram_bg/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 snake_x_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 1.552ns (21.038%)  route 5.825ns (78.962%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.635     5.187    clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  snake_x_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  snake_x_reg[0][4]/Q
                         net (fo=7, routed)           1.122     6.765    btn_db2/snake_direction[1]_i_3_0[4]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  btn_db2/FSM_onehot_game_state[2]_i_22/O
                         net (fo=1, routed)           0.695     7.584    btn_db2/FSM_onehot_game_state[2]_i_22_n_0
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.150     7.734 r  btn_db2/FSM_onehot_game_state[2]_i_10/O
                         net (fo=5, routed)           0.765     8.499    btn_db2/FSM_onehot_game_state[2]_i_10_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.326     8.825 r  btn_db2/FSM_onehot_game_state[2]_i_18/O
                         net (fo=1, routed)           0.562     9.387    btn_db2/FSM_onehot_game_state[2]_i_18_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.511 f  btn_db2/FSM_onehot_game_state[2]_i_8/O
                         net (fo=1, routed)           0.802    10.313    btn_db2/FSM_onehot_game_state[2]_i_8_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  btn_db2/FSM_onehot_game_state[2]_i_3/O
                         net (fo=2, routed)           0.430    10.868    btn_db2_n_3
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.992 r  snake_direction[1]_i_3/O
                         net (fo=3, routed)           0.652    11.644    snake_direction[1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.124    11.768 r  snake_direction[1]_i_2/O
                         net (fo=50, routed)          0.796    12.564    snake_direction[1]_i_2_n_0
    SLICE_X9Y38          FDRE                                         r  snake_y_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.450    14.822    clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  snake_y_reg[1][0]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X9Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.840    snake_y_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 snake_x_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[1][1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 1.552ns (21.038%)  route 5.825ns (78.962%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.635     5.187    clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  snake_x_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  snake_x_reg[0][4]/Q
                         net (fo=7, routed)           1.122     6.765    btn_db2/snake_direction[1]_i_3_0[4]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  btn_db2/FSM_onehot_game_state[2]_i_22/O
                         net (fo=1, routed)           0.695     7.584    btn_db2/FSM_onehot_game_state[2]_i_22_n_0
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.150     7.734 r  btn_db2/FSM_onehot_game_state[2]_i_10/O
                         net (fo=5, routed)           0.765     8.499    btn_db2/FSM_onehot_game_state[2]_i_10_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.326     8.825 r  btn_db2/FSM_onehot_game_state[2]_i_18/O
                         net (fo=1, routed)           0.562     9.387    btn_db2/FSM_onehot_game_state[2]_i_18_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.511 f  btn_db2/FSM_onehot_game_state[2]_i_8/O
                         net (fo=1, routed)           0.802    10.313    btn_db2/FSM_onehot_game_state[2]_i_8_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  btn_db2/FSM_onehot_game_state[2]_i_3/O
                         net (fo=2, routed)           0.430    10.868    btn_db2_n_3
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.992 r  snake_direction[1]_i_3/O
                         net (fo=3, routed)           0.652    11.644    snake_direction[1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.124    11.768 r  snake_direction[1]_i_2/O
                         net (fo=50, routed)          0.796    12.564    snake_direction[1]_i_2_n_0
    SLICE_X9Y38          FDSE                                         r  snake_y_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.450    14.822    clk_IBUF_BUFG
    SLICE_X9Y38          FDSE                                         r  snake_y_reg[1][1]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X9Y38          FDSE (Setup_fdse_C_CE)      -0.205    14.840    snake_y_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 snake_x_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[2][1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 1.552ns (21.038%)  route 5.825ns (78.962%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.635     5.187    clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  snake_x_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  snake_x_reg[0][4]/Q
                         net (fo=7, routed)           1.122     6.765    btn_db2/snake_direction[1]_i_3_0[4]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  btn_db2/FSM_onehot_game_state[2]_i_22/O
                         net (fo=1, routed)           0.695     7.584    btn_db2/FSM_onehot_game_state[2]_i_22_n_0
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.150     7.734 r  btn_db2/FSM_onehot_game_state[2]_i_10/O
                         net (fo=5, routed)           0.765     8.499    btn_db2/FSM_onehot_game_state[2]_i_10_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.326     8.825 r  btn_db2/FSM_onehot_game_state[2]_i_18/O
                         net (fo=1, routed)           0.562     9.387    btn_db2/FSM_onehot_game_state[2]_i_18_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.511 f  btn_db2/FSM_onehot_game_state[2]_i_8/O
                         net (fo=1, routed)           0.802    10.313    btn_db2/FSM_onehot_game_state[2]_i_8_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  btn_db2/FSM_onehot_game_state[2]_i_3/O
                         net (fo=2, routed)           0.430    10.868    btn_db2_n_3
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.992 r  snake_direction[1]_i_3/O
                         net (fo=3, routed)           0.652    11.644    snake_direction[1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.124    11.768 r  snake_direction[1]_i_2/O
                         net (fo=50, routed)          0.796    12.564    snake_direction[1]_i_2_n_0
    SLICE_X9Y38          FDSE                                         r  snake_y_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.450    14.822    clk_IBUF_BUFG
    SLICE_X9Y38          FDSE                                         r  snake_y_reg[2][1]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X9Y38          FDSE (Setup_fdse_C_CE)      -0.205    14.840    snake_y_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 ram_bg/RAM_reg_30208_30463_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_bg/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 3.159ns (43.196%)  route 4.154ns (56.804%))
  Logic Levels:           8  (LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.806     5.358    ram_bg/RAM_reg_30208_30463_0_0/WCLK
    SLICE_X6Y104         RAMS64E                                      r  ram_bg/RAM_reg_30208_30463_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.672 r  ram_bg/RAM_reg_30208_30463_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.672    ram_bg/RAM_reg_30208_30463_0_0/OC
    SLICE_X6Y104         MUXF7 (Prop_muxf7_I1_O)      0.247     6.919 r  ram_bg/RAM_reg_30208_30463_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.919    ram_bg/RAM_reg_30208_30463_0_0/O0
    SLICE_X6Y104         MUXF8 (Prop_muxf8_I0_O)      0.098     7.017 r  ram_bg/RAM_reg_30208_30463_0_0/F8/O
                         net (fo=1, routed)           0.993     8.010    ram_bg/RAM_reg_30208_30463_0_0_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I1_O)        0.319     8.329 r  ram_bg/data_o[0]_i_123/O
                         net (fo=1, routed)           0.000     8.329    ram_bg/data_o[0]_i_123_n_0
    SLICE_X7Y99          MUXF7 (Prop_muxf7_I1_O)      0.245     8.574 r  ram_bg/data_o_reg[0]_i_66/O
                         net (fo=1, routed)           0.000     8.574    ram_bg/data_o_reg[0]_i_66_n_0
    SLICE_X7Y99          MUXF8 (Prop_muxf8_I0_O)      0.104     8.678 r  ram_bg/data_o_reg[0]_i_30/O
                         net (fo=1, routed)           1.397    10.075    ram_bg/data_o_reg[0]_i_30_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.316    10.391 r  ram_bg/data_o[0]_i_10/O
                         net (fo=1, routed)           0.000    10.391    ram_bg/data_o[0]_i_10_n_0
    SLICE_X9Y80          MUXF7 (Prop_muxf7_I1_O)      0.217    10.608 r  ram_bg/data_o_reg[0]_i_4/O
                         net (fo=1, routed)           1.764    12.372    vs0/data_o_reg[0]_1
    SLICE_X9Y37          LUT6 (Prop_lut6_I5_O)        0.299    12.671 r  vs0/data_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.671    ram_bg/D[0]
    SLICE_X9Y37          FDRE                                         r  ram_bg/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.449    14.821    ram_bg/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  ram_bg/data_o_reg[0]/C
                         clock pessimism              0.180    15.001    
                         clock uncertainty           -0.035    14.965    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.029    14.994    ram_bg/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 snake_x_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 1.552ns (21.213%)  route 5.764ns (78.787%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.635     5.187    clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  snake_x_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  snake_x_reg[0][4]/Q
                         net (fo=7, routed)           1.122     6.765    btn_db2/snake_direction[1]_i_3_0[4]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  btn_db2/FSM_onehot_game_state[2]_i_22/O
                         net (fo=1, routed)           0.695     7.584    btn_db2/FSM_onehot_game_state[2]_i_22_n_0
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.150     7.734 r  btn_db2/FSM_onehot_game_state[2]_i_10/O
                         net (fo=5, routed)           0.765     8.499    btn_db2/FSM_onehot_game_state[2]_i_10_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.326     8.825 r  btn_db2/FSM_onehot_game_state[2]_i_18/O
                         net (fo=1, routed)           0.562     9.387    btn_db2/FSM_onehot_game_state[2]_i_18_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.511 f  btn_db2/FSM_onehot_game_state[2]_i_8/O
                         net (fo=1, routed)           0.802    10.313    btn_db2/FSM_onehot_game_state[2]_i_8_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  btn_db2/FSM_onehot_game_state[2]_i_3/O
                         net (fo=2, routed)           0.430    10.868    btn_db2_n_3
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.992 r  snake_direction[1]_i_3/O
                         net (fo=3, routed)           0.657    11.649    snake_direction[1]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.124    11.773 r  snake_y[0][5]_i_1/O
                         net (fo=6, routed)           0.730    12.503    snake_y[0][5]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  snake_y_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  snake_y_reg[0][0]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.841    snake_y_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 snake_x_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[0][1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 1.552ns (21.213%)  route 5.764ns (78.787%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.635     5.187    clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  snake_x_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  snake_x_reg[0][4]/Q
                         net (fo=7, routed)           1.122     6.765    btn_db2/snake_direction[1]_i_3_0[4]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  btn_db2/FSM_onehot_game_state[2]_i_22/O
                         net (fo=1, routed)           0.695     7.584    btn_db2/FSM_onehot_game_state[2]_i_22_n_0
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.150     7.734 r  btn_db2/FSM_onehot_game_state[2]_i_10/O
                         net (fo=5, routed)           0.765     8.499    btn_db2/FSM_onehot_game_state[2]_i_10_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.326     8.825 r  btn_db2/FSM_onehot_game_state[2]_i_18/O
                         net (fo=1, routed)           0.562     9.387    btn_db2/FSM_onehot_game_state[2]_i_18_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.511 f  btn_db2/FSM_onehot_game_state[2]_i_8/O
                         net (fo=1, routed)           0.802    10.313    btn_db2/FSM_onehot_game_state[2]_i_8_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  btn_db2/FSM_onehot_game_state[2]_i_3/O
                         net (fo=2, routed)           0.430    10.868    btn_db2_n_3
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.992 r  snake_direction[1]_i_3/O
                         net (fo=3, routed)           0.657    11.649    snake_direction[1]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.124    11.773 r  snake_y[0][5]_i_1/O
                         net (fo=6, routed)           0.730    12.503    snake_y[0][5]_i_1_n_0
    SLICE_X9Y40          FDSE                                         r  snake_y_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X9Y40          FDSE                                         r  snake_y_reg[0][1]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X9Y40          FDSE (Setup_fdse_C_CE)      -0.205    14.841    snake_y_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 snake_x_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[0][2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 1.552ns (21.213%)  route 5.764ns (78.787%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.635     5.187    clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  snake_x_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  snake_x_reg[0][4]/Q
                         net (fo=7, routed)           1.122     6.765    btn_db2/snake_direction[1]_i_3_0[4]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  btn_db2/FSM_onehot_game_state[2]_i_22/O
                         net (fo=1, routed)           0.695     7.584    btn_db2/FSM_onehot_game_state[2]_i_22_n_0
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.150     7.734 r  btn_db2/FSM_onehot_game_state[2]_i_10/O
                         net (fo=5, routed)           0.765     8.499    btn_db2/FSM_onehot_game_state[2]_i_10_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.326     8.825 r  btn_db2/FSM_onehot_game_state[2]_i_18/O
                         net (fo=1, routed)           0.562     9.387    btn_db2/FSM_onehot_game_state[2]_i_18_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.511 f  btn_db2/FSM_onehot_game_state[2]_i_8/O
                         net (fo=1, routed)           0.802    10.313    btn_db2/FSM_onehot_game_state[2]_i_8_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  btn_db2/FSM_onehot_game_state[2]_i_3/O
                         net (fo=2, routed)           0.430    10.868    btn_db2_n_3
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.992 r  snake_direction[1]_i_3/O
                         net (fo=3, routed)           0.657    11.649    snake_direction[1]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.124    11.773 r  snake_y[0][5]_i_1/O
                         net (fo=6, routed)           0.730    12.503    snake_y[0][5]_i_1_n_0
    SLICE_X9Y40          FDSE                                         r  snake_y_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X9Y40          FDSE                                         r  snake_y_reg[0][2]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X9Y40          FDSE (Setup_fdse_C_CE)      -0.205    14.841    snake_y_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 snake_x_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 1.552ns (21.213%)  route 5.764ns (78.787%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.635     5.187    clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  snake_x_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  snake_x_reg[0][4]/Q
                         net (fo=7, routed)           1.122     6.765    btn_db2/snake_direction[1]_i_3_0[4]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  btn_db2/FSM_onehot_game_state[2]_i_22/O
                         net (fo=1, routed)           0.695     7.584    btn_db2/FSM_onehot_game_state[2]_i_22_n_0
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.150     7.734 r  btn_db2/FSM_onehot_game_state[2]_i_10/O
                         net (fo=5, routed)           0.765     8.499    btn_db2/FSM_onehot_game_state[2]_i_10_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.326     8.825 r  btn_db2/FSM_onehot_game_state[2]_i_18/O
                         net (fo=1, routed)           0.562     9.387    btn_db2/FSM_onehot_game_state[2]_i_18_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.511 f  btn_db2/FSM_onehot_game_state[2]_i_8/O
                         net (fo=1, routed)           0.802    10.313    btn_db2/FSM_onehot_game_state[2]_i_8_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  btn_db2/FSM_onehot_game_state[2]_i_3/O
                         net (fo=2, routed)           0.430    10.868    btn_db2_n_3
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.992 r  snake_direction[1]_i_3/O
                         net (fo=3, routed)           0.657    11.649    snake_direction[1]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.124    11.773 r  snake_y[0][5]_i_1/O
                         net (fo=6, routed)           0.730    12.503    snake_y[0][5]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  snake_y_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  snake_y_reg[0][3]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.841    snake_y_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 ram_bg/RAM_reg_15104_15359_1_1/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_bg/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 3.111ns (41.273%)  route 4.427ns (58.727%))
  Logic Levels:           8  (LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.541     5.092    ram_bg/RAM_reg_15104_15359_1_1/WCLK
    SLICE_X46Y69         RAMS64E                                      r  ram_bg/RAM_reg_15104_15359_1_1/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.406 r  ram_bg/RAM_reg_15104_15359_1_1/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.406    ram_bg/RAM_reg_15104_15359_1_1/OC
    SLICE_X46Y69         MUXF7 (Prop_muxf7_I1_O)      0.247     6.653 r  ram_bg/RAM_reg_15104_15359_1_1/F7.B/O
                         net (fo=1, routed)           0.000     6.653    ram_bg/RAM_reg_15104_15359_1_1/O0
    SLICE_X46Y69         MUXF8 (Prop_muxf8_I0_O)      0.098     6.751 r  ram_bg/RAM_reg_15104_15359_1_1/F8/O
                         net (fo=1, routed)           1.289     8.040    ram_bg/RAM_reg_15104_15359_1_1_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.319     8.359 r  ram_bg/data_o[1]_i_108/O
                         net (fo=1, routed)           0.000     8.359    ram_bg/data_o[1]_i_108_n_0
    SLICE_X53Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.571 r  ram_bg/data_o_reg[1]_i_59/O
                         net (fo=1, routed)           0.000     8.571    ram_bg/data_o_reg[1]_i_59_n_0
    SLICE_X53Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     8.665 r  ram_bg/data_o_reg[1]_i_26/O
                         net (fo=1, routed)           1.278     9.943    ram_bg/data_o_reg[1]_i_26_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.316    10.259 r  ram_bg/data_o[1]_i_9/O
                         net (fo=1, routed)           0.000    10.259    ram_bg/data_o[1]_i_9_n_0
    SLICE_X44Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    10.471 r  ram_bg/data_o_reg[1]_i_4/O
                         net (fo=1, routed)           1.861    12.331    vs0/data_o_reg[1]_1
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.299    12.630 r  vs0/data_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.630    ram_bg/D[1]
    SLICE_X28Y36         FDRE                                         r  ram_bg/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        1.445    14.817    ram_bg/clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  ram_bg/data_o_reg[1]/C
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.961    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)        0.029    14.990    ram_bg/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                  2.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 btn_db2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.596     1.509    btn_db2/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  btn_db2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db2/counter_reg[11]/Q
                         net (fo=3, routed)           0.118     1.768    btn_db2/counter_reg[11]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  btn_db2/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.929    btn_db2/counter_reg[8]_i_1__1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  btn_db2/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.983    btn_db2/counter_reg[12]_i_1__1_n_7
    SLICE_X5Y50          FDRE                                         r  btn_db2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.861     2.019    btn_db2/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  btn_db2/counter_reg[12]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 btn_db3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db3/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.395ns (82.996%)  route 0.081ns (17.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.598     1.511    btn_db3/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  btn_db3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  btn_db3/counter_reg[0]/Q
                         net (fo=3, routed)           0.080     1.733    btn_db3/counter_reg[0]
    SLICE_X1Y48          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.894 r  btn_db3/counter_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     1.894    btn_db3/counter_reg[0]_i_2__2_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  btn_db3/counter_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    btn_db3/counter_reg[4]_i_1__2_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  btn_db3/counter_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.987    btn_db3/counter_reg[8]_i_1__2_n_7
    SLICE_X1Y50          FDRE                                         r  btn_db3/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.863     2.021    btn_db3/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  btn_db3/counter_reg[8]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    btn_db3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 btn_db2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db2/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.596     1.509    btn_db2/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  btn_db2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db2/counter_reg[11]/Q
                         net (fo=3, routed)           0.118     1.768    btn_db2/counter_reg[11]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  btn_db2/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.929    btn_db2/counter_reg[8]_i_1__1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  btn_db2/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.994    btn_db2/counter_reg[12]_i_1__1_n_5
    SLICE_X5Y50          FDRE                                         r  btn_db2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.861     2.019    btn_db2/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  btn_db2/counter_reg[14]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 btn_db3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db3/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.406ns (83.381%)  route 0.081ns (16.619%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.598     1.511    btn_db3/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  btn_db3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  btn_db3/counter_reg[0]/Q
                         net (fo=3, routed)           0.080     1.733    btn_db3/counter_reg[0]
    SLICE_X1Y48          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.894 r  btn_db3/counter_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     1.894    btn_db3/counter_reg[0]_i_2__2_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  btn_db3/counter_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    btn_db3/counter_reg[4]_i_1__2_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  btn_db3/counter_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.998    btn_db3/counter_reg[8]_i_1__2_n_5
    SLICE_X1Y50          FDRE                                         r  btn_db3/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.863     2.021    btn_db3/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  btn_db3/counter_reg[10]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    btn_db3/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 btn_db0/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.596     1.509    btn_db0/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  btn_db0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db0/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.784    btn_db0/counter_reg[26]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  btn_db0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btn_db0/counter_reg[24]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  btn_db0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    btn_db0/counter_reg[28]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  btn_db0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.861     2.019    btn_db0/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  btn_db0/counter_reg[28]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db0/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db1/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.598     1.511    btn_db1/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  btn_db1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  btn_db1/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.786    btn_db1/counter_reg[26]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  btn_db1/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.947    btn_db1/counter_reg[24]_i_1__0_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  btn_db1/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.001    btn_db1/counter_reg[28]_i_1__0_n_7
    SLICE_X0Y50          FDRE                                         r  btn_db1/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.863     2.021    btn_db1/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  btn_db1/counter_reg[28]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    btn_db1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 btn_db0/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.596     1.509    btn_db0/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  btn_db0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db0/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.784    btn_db0/counter_reg[26]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  btn_db0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btn_db0/counter_reg[24]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  btn_db0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    btn_db0/counter_reg[28]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  btn_db0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.861     2.019    btn_db0/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  btn_db0/counter_reg[30]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db1/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.598     1.511    btn_db1/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  btn_db1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  btn_db1/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.786    btn_db1/counter_reg[26]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  btn_db1/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.947    btn_db1/counter_reg[24]_i_1__0_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  btn_db1/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.012    btn_db1/counter_reg[28]_i_1__0_n_5
    SLICE_X0Y50          FDRE                                         r  btn_db1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.863     2.021    btn_db1/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  btn_db1/counter_reg[30]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    btn_db1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 snake_y_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.594     1.507    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  snake_y_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  snake_y_reg[1][4]/Q
                         net (fo=3, routed)           0.068     1.716    snake_y_reg[1][4]
    SLICE_X5Y40          FDRE                                         r  snake_y_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.865     2.023    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  snake_y_reg[2][4]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.071     1.578    snake_y_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 btn_db2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.596     1.509    btn_db2/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  btn_db2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db2/counter_reg[11]/Q
                         net (fo=3, routed)           0.118     1.768    btn_db2/counter_reg[11]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  btn_db2/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.929    btn_db2/counter_reg[8]_i_1__1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  btn_db2/counter_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.019    btn_db2/counter_reg[12]_i_1__1_n_6
    SLICE_X5Y50          FDRE                                         r  btn_db2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6582, routed)        0.861     2.019    btn_db2/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  btn_db2/counter_reg[13]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y41     FSM_onehot_game_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y41     FSM_onehot_game_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y41     FSM_onehot_game_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y30     curr_skin_index_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y31     curr_skin_index_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y41     direction_changed_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y24     move_counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y26     move_counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y26     move_counter_reg[11]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y92    ram_bg/RAM_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y92    ram_bg/RAM_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     ram_bg/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y92    ram_bg/RAM_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y92    ram_bg/RAM_reg_0_255_1_1/RAMS64E_A/CLK



