{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:35:13 2019 " "Info: Processing started: Fri May 24 15:35:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-t " "Info: Found design unit 1: test-t" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Info: Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Info: Implemented 46 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:35:14 2019 " "Info: Processing ended: Fri May 24 15:35:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:35:15 2019 " "Info: Processing started: Fri May 24 15:35:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk1M Global clock " "Info: Automatically promoted signal \"clk1M\" to use Global clock" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk1M " "Info: Pin \"clk1M\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/program files (x86)/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/quartus/bin/pin_planner.ppl" { clk1M } } } { "d:/program files (x86)/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1M" } } } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } } { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register counter\[18\] register counter\[4\] -10.402 ns " "Info: Slack time is -10.402 ns between source register \"counter\[18\]\" and destination register \"counter\[4\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.291 ns + Largest register register " "Info: + Largest register to register requirement is 0.291 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 5.438 ns   Shortest register " "Info:   Shortest clock path from clock \"clk1M\" to destination register is 5.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1M 1 CLK Unassigned 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 27; CLK Node = 'clk1M'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(0.918 ns) 5.438 ns counter\[4\] 2 REG Unassigned 6 " "Info: 2: + IC(3.388 ns) + CELL(0.918 ns) = 5.438 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { clk1M counter[4] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 37.70 % ) " "Info: Total cell delay = 2.050 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.388 ns ( 62.30 % ) " "Info: Total interconnect delay = 3.388 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 5.438 ns   Longest register " "Info:   Longest clock path from clock \"clk1M\" to destination register is 5.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1M 1 CLK Unassigned 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 27; CLK Node = 'clk1M'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(0.918 ns) 5.438 ns counter\[4\] 2 REG Unassigned 6 " "Info: 2: + IC(3.388 ns) + CELL(0.918 ns) = 5.438 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { clk1M counter[4] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 37.70 % ) " "Info: Total cell delay = 2.050 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.388 ns ( 62.30 % ) " "Info: Total interconnect delay = 3.388 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M source 5.438 ns   Shortest register " "Info:   Shortest clock path from clock \"clk1M\" to source register is 5.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1M 1 CLK Unassigned 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 27; CLK Node = 'clk1M'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(0.918 ns) 5.438 ns counter\[18\] 2 REG Unassigned 5 " "Info: 2: + IC(3.388 ns) + CELL(0.918 ns) = 5.438 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'counter\[18\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { clk1M counter[18] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 37.70 % ) " "Info: Total cell delay = 2.050 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.388 ns ( 62.30 % ) " "Info: Total interconnect delay = 3.388 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M source 5.438 ns   Longest register " "Info:   Longest clock path from clock \"clk1M\" to source register is 5.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1M 1 CLK Unassigned 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 27; CLK Node = 'clk1M'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(0.918 ns) 5.438 ns counter\[18\] 2 REG Unassigned 5 " "Info: 2: + IC(3.388 ns) + CELL(0.918 ns) = 5.438 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'counter\[18\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { clk1M counter[18] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 37.70 % ) " "Info: Total cell delay = 2.050 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.388 ns ( 62.30 % ) " "Info: Total interconnect delay = 3.388 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns   " "Info:   Micro setup delay of destination is 0.333 ns" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.693 ns - Longest register register " "Info: - Longest register to register delay is 10.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[18\] 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'counter\[18\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[18] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.200 ns) 2.455 ns Equal1~0 2 COMB Unassigned 1 " "Info: 2: + IC(2.255 ns) + CELL(0.200 ns) = 2.455 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Equal1~0'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { counter[18] Equal1~0 } "NODE_NAME" } } { "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 3.635 ns Equal1~2 3 COMB Unassigned 1 " "Info: 3: + IC(0.266 ns) + CELL(0.914 ns) = 3.635 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Equal1~2'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Equal1~0 Equal1~2 } "NODE_NAME" } } { "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.740 ns) 5.909 ns Equal1~4 4 COMB Unassigned 2 " "Info: 4: + IC(1.534 ns) + CELL(0.740 ns) = 5.909 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { Equal1~2 Equal1~4 } "NODE_NAME" } } { "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 7.089 ns counter\[0\]~132 5 COMB Unassigned 22 " "Info: 5: + IC(0.440 ns) + CELL(0.740 ns) = 7.089 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'counter\[0\]~132'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Equal1~4 counter[0]~132 } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(1.760 ns) 10.693 ns counter\[4\] 6 REG Unassigned 6 " "Info: 6: + IC(1.844 ns) + CELL(1.760 ns) = 10.693 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.604 ns" { counter[0]~132 counter[4] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.354 ns ( 40.72 % ) " "Info: Total cell delay = 4.354 ns ( 40.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.339 ns ( 59.28 % ) " "Info: Total interconnect delay = 6.339 ns ( 59.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "10.693 ns" { counter[18] Equal1~0 Equal1~2 Equal1~4 counter[0]~132 counter[4] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "10.693 ns" { counter[18] Equal1~0 Equal1~2 Equal1~4 counter[0]~132 counter[4] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.693 ns register register " "Info: Estimated most critical path is register to register delay of 10.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[18\] 1 REG LAB_X7_Y4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y4; Fanout = 5; REG Node = 'counter\[18\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[18] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.200 ns) 2.455 ns Equal1~0 2 COMB LAB_X6_Y3 1 " "Info: 2: + IC(2.255 ns) + CELL(0.200 ns) = 2.455 ns; Loc. = LAB_X6_Y3; Fanout = 1; COMB Node = 'Equal1~0'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { counter[18] Equal1~0 } "NODE_NAME" } } { "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 3.635 ns Equal1~2 3 COMB LAB_X6_Y3 1 " "Info: 3: + IC(0.266 ns) + CELL(0.914 ns) = 3.635 ns; Loc. = LAB_X6_Y3; Fanout = 1; COMB Node = 'Equal1~2'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Equal1~0 Equal1~2 } "NODE_NAME" } } { "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.740 ns) 5.909 ns Equal1~4 4 COMB LAB_X7_Y4 2 " "Info: 4: + IC(1.534 ns) + CELL(0.740 ns) = 5.909 ns; Loc. = LAB_X7_Y4; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { Equal1~2 Equal1~4 } "NODE_NAME" } } { "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 7.089 ns counter\[0\]~132 5 COMB LAB_X7_Y4 22 " "Info: 5: + IC(0.440 ns) + CELL(0.740 ns) = 7.089 ns; Loc. = LAB_X7_Y4; Fanout = 22; COMB Node = 'counter\[0\]~132'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Equal1~4 counter[0]~132 } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(1.760 ns) 10.693 ns counter\[4\] 6 REG LAB_X5_Y4 6 " "Info: 6: + IC(1.844 ns) + CELL(1.760 ns) = 10.693 ns; Loc. = LAB_X5_Y4; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.604 ns" { counter[0]~132 counter[4] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.354 ns ( 40.72 % ) " "Info: Total cell delay = 4.354 ns ( 40.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.339 ns ( 59.28 % ) " "Info: Total interconnect delay = 6.339 ns ( 59.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "10.693 ns" { counter[18] Equal1~0 Equal1~2 Equal1~4 counter[0]~132 counter[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus Project/test/test.fit.smsg " "Info: Generated suppressed messages file D:/Quartus Project/test/test.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:35:17 2019 " "Info: Processing ended: Fri May 24 15:35:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:35:19 2019 " "Info: Processing started: Fri May 24 15:35:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:35:20 2019 " "Info: Processing ended: Fri May 24 15:35:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:35:21 2019 " "Info: Processing started: Fri May 24 15:35:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1M " "Info: Assuming node \"clk1M\" is an undefined clock" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } } { "d:/program files (x86)/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1M register counter\[13\] register counter\[4\] 92.56 MHz 10.804 ns Internal " "Info: Clock \"clk1M\" has Internal fmax of 92.56 MHz between source register \"counter\[13\]\" and destination register \"counter\[4\]\" (period= 10.804 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.095 ns + Longest register register " "Info: + Longest register to register delay is 10.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[13\] 1 REG LC_X6_Y4_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N7; Fanout = 6; REG Node = 'counter\[13\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[13] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.956 ns) + CELL(0.914 ns) 2.870 ns Equal1~1 2 COMB LC_X6_Y3_N6 1 " "Info: 2: + IC(1.956 ns) + CELL(0.914 ns) = 2.870 ns; Loc. = LC_X6_Y3_N6; Fanout = 1; COMB Node = 'Equal1~1'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { counter[13] Equal1~1 } "NODE_NAME" } } { "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 4.141 ns Equal1~2 3 COMB LC_X6_Y3_N2 1 " "Info: 3: + IC(0.760 ns) + CELL(0.511 ns) = 4.141 ns; Loc. = LC_X6_Y3_N2; Fanout = 1; COMB Node = 'Equal1~2'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Equal1~1 Equal1~2 } "NODE_NAME" } } { "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(0.200 ns) 6.032 ns Equal1~4 4 COMB LC_X7_Y4_N7 2 " "Info: 4: + IC(1.691 ns) + CELL(0.200 ns) = 6.032 ns; Loc. = LC_X7_Y4_N7; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { Equal1~2 Equal1~4 } "NODE_NAME" } } { "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files (x86)/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.537 ns counter\[0\]~132 5 COMB LC_X7_Y4_N8 22 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 6.537 ns; Loc. = LC_X7_Y4_N8; Fanout = 22; COMB Node = 'counter\[0\]~132'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Equal1~4 counter[0]~132 } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(1.760 ns) 10.095 ns counter\[4\] 6 REG LC_X5_Y4_N8 6 " "Info: 6: + IC(1.798 ns) + CELL(1.760 ns) = 10.095 ns; Loc. = LC_X5_Y4_N8; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { counter[0]~132 counter[4] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.585 ns ( 35.51 % ) " "Info: Total cell delay = 3.585 ns ( 35.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.510 ns ( 64.49 % ) " "Info: Total interconnect delay = 6.510 ns ( 64.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "10.095 ns" { counter[13] Equal1~1 Equal1~2 Equal1~4 counter[0]~132 counter[4] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "10.095 ns" { counter[13] {} Equal1~1 {} Equal1~2 {} Equal1~4 {} counter[0]~132 {} counter[4] {} } { 0.000ns 1.956ns 0.760ns 1.691ns 0.305ns 1.798ns } { 0.000ns 0.914ns 0.511ns 0.200ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 5.614 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1M\" to destination register is 5.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1M 1 CLK PIN_4 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 27; CLK Node = 'clk1M'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.564 ns) + CELL(0.918 ns) 5.614 ns counter\[4\] 2 REG LC_X5_Y4_N8 6 " "Info: 2: + IC(3.564 ns) + CELL(0.918 ns) = 5.614 ns; Loc. = LC_X5_Y4_N8; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { clk1M counter[4] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.52 % ) " "Info: Total cell delay = 2.050 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.564 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.564 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M counter[4] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} counter[4] {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M source 5.614 ns - Longest register " "Info: - Longest clock path from clock \"clk1M\" to source register is 5.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1M 1 CLK PIN_4 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 27; CLK Node = 'clk1M'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.564 ns) + CELL(0.918 ns) 5.614 ns counter\[13\] 2 REG LC_X6_Y4_N7 6 " "Info: 2: + IC(3.564 ns) + CELL(0.918 ns) = 5.614 ns; Loc. = LC_X6_Y4_N7; Fanout = 6; REG Node = 'counter\[13\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { clk1M counter[13] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.52 % ) " "Info: Total cell delay = 2.050 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.564 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.564 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M counter[13] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} counter[13] {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M counter[4] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} counter[4] {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M counter[13] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} counter[13] {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "10.095 ns" { counter[13] Equal1~1 Equal1~2 Equal1~4 counter[0]~132 counter[4] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "10.095 ns" { counter[13] {} Equal1~1 {} Equal1~2 {} Equal1~4 {} counter[0]~132 {} counter[4] {} } { 0.000ns 1.956ns 0.760ns 1.691ns 0.305ns 1.798ns } { 0.000ns 0.914ns 0.511ns 0.200ns 0.200ns 1.760ns } "" } } { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M counter[4] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} counter[4] {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M counter[13] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} counter[13] {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter\[4\] rstBtn clk1M 2.160 ns register " "Info: tsu for register \"counter\[4\]\" (data pin = \"rstBtn\", clock pin = \"clk1M\") is 2.160 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.441 ns + Longest pin register " "Info: + Longest pin to register delay is 7.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rstBtn 1 PIN PIN_44 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_44; Fanout = 5; PIN Node = 'rstBtn'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstBtn } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.240 ns) + CELL(0.511 ns) 3.883 ns counter\[0\]~132 2 COMB LC_X7_Y4_N8 22 " "Info: 2: + IC(2.240 ns) + CELL(0.511 ns) = 3.883 ns; Loc. = LC_X7_Y4_N8; Fanout = 22; COMB Node = 'counter\[0\]~132'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { rstBtn counter[0]~132 } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(1.760 ns) 7.441 ns counter\[4\] 3 REG LC_X5_Y4_N8 6 " "Info: 3: + IC(1.798 ns) + CELL(1.760 ns) = 7.441 ns; Loc. = LC_X5_Y4_N8; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { counter[0]~132 counter[4] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.403 ns ( 45.73 % ) " "Info: Total cell delay = 3.403 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.038 ns ( 54.27 % ) " "Info: Total interconnect delay = 4.038 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { rstBtn counter[0]~132 counter[4] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "7.441 ns" { rstBtn {} rstBtn~combout {} counter[0]~132 {} counter[4] {} } { 0.000ns 0.000ns 2.240ns 1.798ns } { 0.000ns 1.132ns 0.511ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 5.614 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1M\" to destination register is 5.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1M 1 CLK PIN_4 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 27; CLK Node = 'clk1M'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.564 ns) + CELL(0.918 ns) 5.614 ns counter\[4\] 2 REG LC_X5_Y4_N8 6 " "Info: 2: + IC(3.564 ns) + CELL(0.918 ns) = 5.614 ns; Loc. = LC_X5_Y4_N8; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { clk1M counter[4] } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.52 % ) " "Info: Total cell delay = 2.050 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.564 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.564 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M counter[4] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} counter[4] {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { rstBtn counter[0]~132 counter[4] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "7.441 ns" { rstBtn {} rstBtn~combout {} counter[0]~132 {} counter[4] {} } { 0.000ns 0.000ns 2.240ns 1.798ns } { 0.000ns 1.132ns 0.511ns 1.760ns } "" } } { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M counter[4] } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} counter[4] {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1M led3 led3_xhdl3 10.803 ns register " "Info: tco from clock \"clk1M\" to destination pin \"led3\" through register \"led3_xhdl3\" is 10.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M source 5.614 ns + Longest register " "Info: + Longest clock path from clock \"clk1M\" to source register is 5.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1M 1 CLK PIN_4 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 27; CLK Node = 'clk1M'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.564 ns) + CELL(0.918 ns) 5.614 ns led3_xhdl3 2 REG LC_X3_Y3_N5 1 " "Info: 2: + IC(3.564 ns) + CELL(0.918 ns) = 5.614 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; REG Node = 'led3_xhdl3'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { clk1M led3_xhdl3 } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.52 % ) " "Info: Total cell delay = 2.050 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.564 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.564 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M led3_xhdl3 } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} led3_xhdl3 {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.813 ns + Longest register pin " "Info: + Longest register to pin delay is 4.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led3_xhdl3 1 REG LC_X3_Y3_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; REG Node = 'led3_xhdl3'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { led3_xhdl3 } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.491 ns) + CELL(2.322 ns) 4.813 ns led3 2 PIN PIN_3 0 " "Info: 2: + IC(2.491 ns) + CELL(2.322 ns) = 4.813 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'led3'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { led3_xhdl3 led3 } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 48.24 % ) " "Info: Total cell delay = 2.322 ns ( 48.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.491 ns ( 51.76 % ) " "Info: Total interconnect delay = 2.491 ns ( 51.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { led3_xhdl3 led3 } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { led3_xhdl3 {} led3 {} } { 0.000ns 2.491ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M led3_xhdl3 } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} led3_xhdl3 {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { led3_xhdl3 led3 } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { led3_xhdl3 {} led3 {} } { 0.000ns 2.491ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "led2_xhdl2 rstBtn clk1M 0.763 ns register " "Info: th for register \"led2_xhdl2\" (data pin = \"rstBtn\", clock pin = \"clk1M\") is 0.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 5.614 ns + Longest register " "Info: + Longest clock path from clock \"clk1M\" to destination register is 5.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1M 1 CLK PIN_4 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 27; CLK Node = 'clk1M'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.564 ns) + CELL(0.918 ns) 5.614 ns led2_xhdl2 2 REG LC_X3_Y3_N4 1 " "Info: 2: + IC(3.564 ns) + CELL(0.918 ns) = 5.614 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; REG Node = 'led2_xhdl2'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { clk1M led2_xhdl2 } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.52 % ) " "Info: Total cell delay = 2.050 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.564 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.564 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M led2_xhdl2 } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} led2_xhdl2 {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.072 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rstBtn 1 PIN PIN_44 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_44; Fanout = 5; PIN Node = 'rstBtn'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstBtn } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.879 ns) + CELL(1.061 ns) 5.072 ns led2_xhdl2 2 REG LC_X3_Y3_N4 1 " "Info: 2: + IC(2.879 ns) + CELL(1.061 ns) = 5.072 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; REG Node = 'led2_xhdl2'" {  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.940 ns" { rstBtn led2_xhdl2 } "NODE_NAME" } } { "test.vhd" "" { Text "D:/Quartus Project/test/test.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 43.24 % ) " "Info: Total cell delay = 2.193 ns ( 43.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.879 ns ( 56.76 % ) " "Info: Total interconnect delay = 2.879 ns ( 56.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.072 ns" { rstBtn led2_xhdl2 } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.072 ns" { rstBtn {} rstBtn~combout {} led2_xhdl2 {} } { 0.000ns 0.000ns 2.879ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk1M led2_xhdl2 } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk1M {} clk1M~combout {} led2_xhdl2 {} } { 0.000ns 0.000ns 3.564ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.072 ns" { rstBtn led2_xhdl2 } "NODE_NAME" } } { "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.072 ns" { rstBtn {} rstBtn~combout {} led2_xhdl2 {} } { 0.000ns 0.000ns 2.879ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:35:22 2019 " "Info: Processing ended: Fri May 24 15:35:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2 s " "Info: Quartus II Full Compilation was successful. 0 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
