#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 12 13:31:56 2020
# Process ID: 7700
# Current directory: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9320 E:\Exercise\FPGA\v3edu\test13_tx_crc_oddr\design\gige_tx_frame.xpr
# Log file: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/FPGA/v3edu/test12_add_check_sum/design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/new/oddr_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/new/oddr_ctrl.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 14:10:16 2020...
