<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-322a2cd5.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="tile-ioilr"><a class="header" href="#tile-ioilr">Tile IOI.LR</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ilogic0"><a class="header" href="#bel-ilogic0">Bel ILOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.LOGICIN19</td></tr>

<tr><td>CE0</td><td>input</td><td>IMUX.LOGICIN62</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>FABRICOUT</td><td>output</td><td>OUT7.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT8.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT9.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT10.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT11.TMIN</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.LOGICIN59</td></tr>

<tr><td>SR_INT</td><td>input</td><td>IMUX.LOGICIN20</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ilogic1"><a class="header" href="#bel-ilogic1">Bel ILOGIC1</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel ILOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.LOGICIN57</td></tr>

<tr><td>CE0</td><td>input</td><td>IMUX.LOGICIN38</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>FABRICOUT</td><td>output</td><td>OUT0.TMIN</td></tr>

<tr><td>INCDEC</td><td>output</td><td>OUT5.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT1.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT2.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT3.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT4.TMIN</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.LOGICIN37</td></tr>

<tr><td>SR_INT</td><td>input</td><td>IMUX.LOGICIN36</td></tr>

<tr><td>VALID</td><td>output</td><td>OUT6.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0"><a class="header" href="#bel-ologic0">Bel OLOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX.LOGICIN15</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX.LOGICIN16</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX.LOGICIN17</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX.LOGICIN48</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX.LOGICIN39</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.LOGICIN14</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX.LOGICIN45</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX.LOGICIN42</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX.LOGICIN12</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX.LOGICIN54</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX.LOGICIN9</td></tr>

<tr><td>TRAIN</td><td>input</td><td>IMUX.LOGICIN28</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic1"><a class="header" href="#bel-ologic1">Bel OLOGIC1</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel OLOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX.LOGICIN31</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX.LOGICIN32</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX.LOGICIN44</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX.LOGICIN34</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX.LOGICIN30</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.LOGICIN29</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX.LOGICIN24</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX.LOGICIN25</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX.LOGICIN26</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX.LOGICIN27</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX.LOGICIN23</td></tr>

<tr><td>TRAIN</td><td>input</td><td>IMUX.LOGICIN8</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iodelay0"><a class="header" href="#bel-iodelay0">Bel IODELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel IODELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BUSY</td><td>output</td><td>OUT15.TMIN</td></tr>

<tr><td>CAL</td><td>input</td><td>IMUX.LOGICIN3</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX.LOGICIN5</td></tr>

<tr><td>CIN</td><td>input</td><td>IMUX.LOGICIN52</td></tr>

<tr><td>CLK</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX.LOGICIN7</td></tr>

<tr><td>LOAD</td><td>output</td><td>OUT17.TMIN</td></tr>

<tr><td>RCLK</td><td>output</td><td>OUT13.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>IMUX.LOGICIN41</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iodelay1"><a class="header" href="#bel-iodelay1">Bel IODELAY1</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel IODELAY1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BUSY</td><td>output</td><td>OUT14.TMIN</td></tr>

<tr><td>CAL</td><td>input</td><td>IMUX.LOGICIN2</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX.LOGICIN47</td></tr>

<tr><td>CIN</td><td>input</td><td>IMUX.LOGICIN1</td></tr>

<tr><td>CLK</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX.LOGICIN58</td></tr>

<tr><td>LOAD</td><td>output</td><td>OUT16.TMIN</td></tr>

<tr><td>RCLK</td><td>output</td><td>OUT12.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>IMUX.LOGICIN55</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioiclk0"><a class="header" href="#bel-ioiclk0">Bel IOICLK0</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel IOICLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CKINT0</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX.GFAN1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioiclk1"><a class="header" href="#bel-ioiclk1">Bel IOICLK1</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel IOICLK1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CKINT0</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX.GFAN0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioi"><a class="header" href="#bel-ioi">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-tieoff_ioi"><a class="header" href="#bel-tieoff_ioi">Bel TIEOFF_IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel TIEOFF_IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX.GFAN0</td><td>IOICLK1.CKINT1</td></tr>

<tr><td>IMUX.GFAN1</td><td>IOICLK0.CKINT1</td></tr>

<tr><td>IMUX.CLK0</td><td>ILOGIC1.CLKDIV, OLOGIC1.CLKDIV, IODELAY1.CLK, IOICLK1.CKINT0</td></tr>

<tr><td>IMUX.CLK1</td><td>ILOGIC0.CLKDIV, OLOGIC0.CLKDIV, IODELAY0.CLK, IOICLK0.CKINT0</td></tr>

<tr><td>IMUX.SR0</td><td>OLOGIC1.SR</td></tr>

<tr><td>IMUX.SR1</td><td>OLOGIC0.SR</td></tr>

<tr><td>IMUX.LOGICIN1</td><td>IODELAY1.CIN</td></tr>

<tr><td>IMUX.LOGICIN2</td><td>IODELAY1.CAL</td></tr>

<tr><td>IMUX.LOGICIN3</td><td>IODELAY0.CAL</td></tr>

<tr><td>IMUX.LOGICIN5</td><td>IODELAY0.CE</td></tr>

<tr><td>IMUX.LOGICIN7</td><td>IODELAY0.INC</td></tr>

<tr><td>IMUX.LOGICIN8</td><td>OLOGIC1.TRAIN</td></tr>

<tr><td>IMUX.LOGICIN9</td><td>OLOGIC0.TCE</td></tr>

<tr><td>IMUX.LOGICIN12</td><td>OLOGIC0.T3</td></tr>

<tr><td>IMUX.LOGICIN14</td><td>OLOGIC0.REV</td></tr>

<tr><td>IMUX.LOGICIN15</td><td>OLOGIC0.D1</td></tr>

<tr><td>IMUX.LOGICIN16</td><td>OLOGIC0.D2</td></tr>

<tr><td>IMUX.LOGICIN17</td><td>OLOGIC0.D3</td></tr>

<tr><td>IMUX.LOGICIN19</td><td>ILOGIC0.BITSLIP</td></tr>

<tr><td>IMUX.LOGICIN20</td><td>ILOGIC0.SR_INT</td></tr>

<tr><td>IMUX.LOGICIN23</td><td>OLOGIC1.TCE</td></tr>

<tr><td>IMUX.LOGICIN24</td><td>OLOGIC1.T1</td></tr>

<tr><td>IMUX.LOGICIN25</td><td>OLOGIC1.T2</td></tr>

<tr><td>IMUX.LOGICIN26</td><td>OLOGIC1.T3</td></tr>

<tr><td>IMUX.LOGICIN27</td><td>OLOGIC1.T4</td></tr>

<tr><td>IMUX.LOGICIN28</td><td>OLOGIC0.TRAIN</td></tr>

<tr><td>IMUX.LOGICIN29</td><td>OLOGIC1.REV</td></tr>

<tr><td>IMUX.LOGICIN30</td><td>OLOGIC1.OCE</td></tr>

<tr><td>IMUX.LOGICIN31</td><td>OLOGIC1.D1</td></tr>

<tr><td>IMUX.LOGICIN32</td><td>OLOGIC1.D2</td></tr>

<tr><td>IMUX.LOGICIN34</td><td>OLOGIC1.D4</td></tr>

<tr><td>IMUX.LOGICIN36</td><td>ILOGIC1.SR_INT</td></tr>

<tr><td>IMUX.LOGICIN37</td><td>ILOGIC1.REV</td></tr>

<tr><td>IMUX.LOGICIN38</td><td>ILOGIC1.CE0</td></tr>

<tr><td>IMUX.LOGICIN39</td><td>OLOGIC0.OCE</td></tr>

<tr><td>IMUX.LOGICIN41</td><td>IODELAY0.RST</td></tr>

<tr><td>IMUX.LOGICIN42</td><td>OLOGIC0.T2</td></tr>

<tr><td>IMUX.LOGICIN44</td><td>OLOGIC1.D3</td></tr>

<tr><td>IMUX.LOGICIN45</td><td>OLOGIC0.T1</td></tr>

<tr><td>IMUX.LOGICIN47</td><td>IODELAY1.CE</td></tr>

<tr><td>IMUX.LOGICIN48</td><td>OLOGIC0.D4</td></tr>

<tr><td>IMUX.LOGICIN52</td><td>IODELAY0.CIN</td></tr>

<tr><td>IMUX.LOGICIN54</td><td>OLOGIC0.T4</td></tr>

<tr><td>IMUX.LOGICIN55</td><td>IODELAY1.RST</td></tr>

<tr><td>IMUX.LOGICIN57</td><td>ILOGIC1.BITSLIP</td></tr>

<tr><td>IMUX.LOGICIN58</td><td>IODELAY1.INC</td></tr>

<tr><td>IMUX.LOGICIN59</td><td>ILOGIC0.REV</td></tr>

<tr><td>IMUX.LOGICIN62</td><td>ILOGIC0.CE0</td></tr>

<tr><td>OUT0.TMIN</td><td>ILOGIC1.FABRICOUT</td></tr>

<tr><td>OUT1.TMIN</td><td>ILOGIC1.Q1</td></tr>

<tr><td>OUT2.TMIN</td><td>ILOGIC1.Q2</td></tr>

<tr><td>OUT3.TMIN</td><td>ILOGIC1.Q3</td></tr>

<tr><td>OUT4.TMIN</td><td>ILOGIC1.Q4</td></tr>

<tr><td>OUT5.TMIN</td><td>ILOGIC1.INCDEC</td></tr>

<tr><td>OUT6.TMIN</td><td>ILOGIC1.VALID</td></tr>

<tr><td>OUT7.TMIN</td><td>ILOGIC0.FABRICOUT</td></tr>

<tr><td>OUT8.TMIN</td><td>ILOGIC0.Q1</td></tr>

<tr><td>OUT9.TMIN</td><td>ILOGIC0.Q2</td></tr>

<tr><td>OUT10.TMIN</td><td>ILOGIC0.Q3</td></tr>

<tr><td>OUT11.TMIN</td><td>ILOGIC0.Q4</td></tr>

<tr><td>OUT12.TMIN</td><td>IODELAY1.RCLK</td></tr>

<tr><td>OUT13.TMIN</td><td>IODELAY0.RCLK</td></tr>

<tr><td>OUT14.TMIN</td><td>IODELAY1.BUSY</td></tr>

<tr><td>OUT15.TMIN</td><td>IODELAY0.BUSY</td></tr>

<tr><td>OUT16.TMIN</td><td>IODELAY1.LOAD</td></tr>

<tr><td>OUT17.TMIN</td><td>IODELAY0.LOAD</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.LR bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
<th>22</th>
<th>23</th>
<th>24</th>
<th>25</th>
<th>26</th>
<th>27</th>
<th>28</th>
<th>29</th>
</tr>

</thead>

<tbody>
<tr><td>63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.63">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.25.63">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td title="0.27.63">
<a href="#tile-spartan6-IOI.LR-IODELAY_COMMON:DIFF_PHASE_DETECTOR">IODELAY_COMMON:DIFF_PHASE_DETECTOR</a>
</td>
<td title="0.28.63">
<a href="#tile-spartan6-IOI.LR-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.62">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:IFF_SR_SYNC">~ILOGIC1:IFF_SR_SYNC</a>
</td>
<td title="0.23.62">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.ICE">IOICLK0:MUX.ICE[1]</a>
</td>
<td>-</td>
<td title="0.25.62">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.62">
<a href="#tile-spartan6-IOI.LR-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.23.61">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.ICE">IOICLK0:MUX.ICE[0]</a>
</td>
<td title="0.24.61">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.OCE">IOICLK0:MUX.OCE[1]</a>
</td>
<td title="0.25.61">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.61">
<a href="#tile-spartan6-IOI.LR-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.60">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:DDR">ILOGIC1:DDR</a>
</td>
<td title="0.23.60">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.ICE">IOICLK0:MUX.ICE[2]</a>
</td>
<td title="0.24.60">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.OCE">IOICLK0:MUX.OCE[0]</a>
</td>
<td title="0.25.60">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.60">
<a href="#tile-spartan6-IOI.LR-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.59">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:IFF_REV_USED">ILOGIC1:IFF_REV_USED</a>
</td>
<td title="0.23.59">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ENABLE.ODATAIN">IODELAY0:ENABLE.ODATAIN</a>
</td>
<td title="0.24.59">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.OCE">IOICLK0:MUX.OCE[2]</a>
</td>
<td title="0.25.59">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.59">
<a href="#tile-spartan6-IOI.LR-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.58">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.SR">ILOGIC1:MUX.SR[0]</a>
</td>
<td title="0.23.58">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
<td title="0.24.58">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ENABLE.CIN">IODELAY0:ENABLE.CIN[2]</a>
</td>
<td title="0.25.58">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.58">
<a href="#tile-spartan6-IOI.LR-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.57">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:IFF_CE_ENABLE">~ILOGIC1:IFF_CE_ENABLE</a>
</td>
<td title="0.23.57">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:I_DELAY_ENABLE">~ILOGIC0:I_DELAY_ENABLE</a>
</td>
<td title="0.24.57">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ENABLE.CIN">IODELAY0:ENABLE.CIN[1]</a>
</td>
<td title="0.25.57">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[4]</a>
</td>
<td title="0.26.57">
<a href="#tile-spartan6-IOI.LR-IOI:MEM_PLL_DIV_EN">IOI:MEM_PLL_DIV_EN</a>
</td>
<td>-</td>
<td title="0.28.57">
<a href="#tile-spartan6-IOI.LR-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.23.56">
<a href="#tile-spartan6-IOI.LR-IODELAY0:MODE">IODELAY0:MODE[2]</a>
</td>
<td title="0.24.56">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DELAYCHAIN_OSC">IODELAY0:DELAYCHAIN_OSC</a>
</td>
<td title="0.25.56">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[4]</a>
</td>
<td title="0.26.56">
<a href="#tile-spartan6-IOI.LR-IOI:MEM_PLL_POL_SEL">IOI:MEM_PLL_POL_SEL[0]</a>
</td>
<td>-</td>
<td title="0.28.56">
<a href="#tile-spartan6-IOI.LR-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.55">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:IFF_SRVAL">ILOGIC1:IFF_SRVAL</a>
</td>
<td title="0.23.55">
<a href="#tile-spartan6-IOI.LR-IOICLK0:DDR_ALIGNMENT">IOICLK0:DDR_ALIGNMENT[0]</a>
</td>
<td title="0.24.55">
<a href="#tile-spartan6-IOI.LR-IODELAY0:MODE">IODELAY0:MODE[3]</a>
</td>
<td title="0.25.55">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[3]</a>
</td>
<td title="0.26.55">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DIFF_PHASE_DETECTOR">IODELAY0:DIFF_PHASE_DETECTOR</a>
</td>
<td title="0.27.55">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.Q4">ILOGIC1:MUX.Q4[0]</a>
</td>
<td title="0.28.55">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:IFF_DELAY_ENABLE">~ILOGIC0:IFF_DELAY_ENABLE</a>
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP06">IODELAY0:DRP06[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.23.54">
<a href="#tile-spartan6-IOI.LR-IOICLK0:DDR_ALIGNMENT">IOICLK0:DDR_ALIGNMENT[1]</a>
</td>
<td title="0.24.54">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_MODE">IODELAY0:IDELAY_MODE[1]</a>
</td>
<td title="0.25.54">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[3]</a>
</td>
<td title="0.26.54">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a>
</td>
<td title="0.27.54">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.Q4">ILOGIC1:MUX.Q4[1]</a>
</td>
<td title="0.28.54">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP07">IODELAY0:DRP07[4]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY0:LUMPED_DELAY_SELECT">IODELAY0:LUMPED_DELAY_SELECT</a>
</td>
<td>-</td>
</tr>

<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.23.53">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CE0">IOICLK0:MUX.CE0[2]</a>
</td>
<td title="0.24.53">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CE1">IOICLK0:MUX.CE1[2]</a>
</td>
<td title="0.25.53">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="0.27.53">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.Q3">ILOGIC1:MUX.Q3[1]</a>
</td>
<td title="0.28.53">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC[1]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP06">IODELAY0:DRP06[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.52">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_FIXED">IODELAY0:IDELAY_FIXED</a>
</td>
<td title="0.23.52">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CE0">IOICLK0:MUX.CE0[1]</a>
</td>
<td title="0.24.52">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CE1">IOICLK0:MUX.CE1[1]</a>
</td>
<td title="0.25.52">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="0.27.52">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.Q3">ILOGIC1:MUX.Q3[0]</a>
</td>
<td title="0.28.52">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP07">IODELAY0:DRP07[3]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY0:LUMPED_DELAY">IODELAY0:LUMPED_DELAY</a>
</td>
<td>-</td>
</tr>

<tr><td>51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.51">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:ROW2_CLK_ENABLE">ILOGIC1:ROW2_CLK_ENABLE</a>
</td>
<td>-</td>
<td title="0.24.51">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CE1">IOICLK0:MUX.CE1[0]</a>
</td>
<td title="0.25.51">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[1]</a>
</td>
<td title="0.26.51">
<a href="#tile-spartan6-IOI.LR-IODELAY0:TEST_NCOUNTER">IODELAY0:TEST_NCOUNTER</a>
</td>
<td title="0.27.51">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.Q2">ILOGIC1:MUX.Q2[0]</a>
</td>
<td title="0.28.51">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP07">IODELAY0:DRP07[2]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY0:IODELAY_CHANGE">IODELAY0:IODELAY_CHANGE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.50">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:ROW1_CLK_ENABLE">ILOGIC1:ROW1_CLK_ENABLE</a>
</td>
<td title="0.23.50">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CE0">IOICLK0:MUX.CE0[0]</a>
</td>
<td title="0.24.50">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.OCLK">IOICLK0:MUX.OCLK[2]</a>
</td>
<td title="0.25.50">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[1]</a>
</td>
<td>-</td>
<td title="0.27.50">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.Q2">ILOGIC1:MUX.Q2[1]</a>
</td>
<td title="0.28.50">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC[0]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP06">IODELAY0:DRP06[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.49">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:ROW3_CLK_ENABLE">ILOGIC1:ROW3_CLK_ENABLE</a>
</td>
<td title="0.23.49">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.ICLK">IOICLK0:MUX.ICLK[2]</a>
</td>
<td title="0.24.49">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.OCLK">IOICLK0:MUX.OCLK[3]</a>
</td>
<td title="0.25.49">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[0]</a>
</td>
<td title="0.26.49">
<a href="#tile-spartan6-IOI.LR-IODELAY0:TEST_PCOUNTER">IODELAY0:TEST_PCOUNTER</a>
</td>
<td title="0.27.49">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.Q1">ILOGIC1:MUX.Q1[1]</a>
</td>
<td title="0.28.49">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP06">IODELAY0:DRP06[5]</a>
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.48">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:ROW4_CLK_ENABLE">ILOGIC1:ROW4_CLK_ENABLE</a>
</td>
<td title="0.23.48">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.ICLK">IOICLK0:MUX.ICLK[3]</a>
</td>
<td title="0.24.48">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.OCLK">IOICLK0:MUX.OCLK[0]</a>
</td>
<td title="0.25.48">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="0.27.48">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.Q1">ILOGIC1:MUX.Q1[0]</a>
</td>
<td title="0.28.48">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP07">IODELAY0:DRP07[5]</a>
</td>
<td title="0.29.48">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MUX.TRAIN">OLOGIC1:MUX.TRAIN[1]</a>
</td>
</tr>

<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.47">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:ROW4_CLK_ENABLE">ILOGIC0:ROW4_CLK_ENABLE</a>
</td>
<td>-</td>
<td title="0.24.47">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.ICLK">IOICLK0:MUX.ICLK[0]</a>
</td>
<td title="0.25.47">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[0]</a>
</td>
<td title="0.26.47">
<a href="#tile-spartan6-IOI.LR-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[3]</a>
</td>
<td title="0.27.47">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.Q1">ILOGIC0:MUX.Q1[0]</a>
</td>
<td title="0.28.47">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP06">IODELAY0:DRP06[1]</a>
</td>
<td title="0.29.47">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MUX.TRAIN">OLOGIC0:MUX.TRAIN[1]</a>
</td>
</tr>

<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.46">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:ROW3_CLK_ENABLE">ILOGIC0:ROW3_CLK_ENABLE</a>
</td>
<td>-</td>
<td title="0.24.46">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.ICLK">IOICLK0:MUX.ICLK[1]</a>
</td>
<td title="0.25.46">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[0]</a>
</td>
<td title="0.26.46">
<a href="#tile-spartan6-IOI.LR-IODELAY_COMMON:DRP_FROM_MCB">IODELAY_COMMON:DRP_FROM_MCB</a>
</td>
<td title="0.27.46">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.Q1">ILOGIC0:MUX.Q1[1]</a>
</td>
<td title="0.28.46">
<a href="#tile-spartan6-IOI.LR-IODELAY0:COUNTER_WRAPAROUND">IODELAY0:COUNTER_WRAPAROUND[0]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP07">IODELAY0:DRP07[1]</a>
</td>
<td title="0.29.46">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:CASCADE_ENABLE">OLOGIC0:CASCADE_ENABLE</a>
</td>
</tr>

<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.45">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:ROW1_CLK_ENABLE">ILOGIC0:ROW1_CLK_ENABLE</a>
</td>
<td title="0.23.45">
<a href="#tile-spartan6-IOI.LR-IODELAY0:TEST_GLITCH_FILTER">IODELAY0:TEST_GLITCH_FILTER</a>
</td>
<td title="0.24.45">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.OCLK">IOICLK0:MUX.OCLK[1]</a>
</td>
<td title="0.25.45">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[1]</a>
</td>
<td>-</td>
<td title="0.27.45">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.Q2">ILOGIC0:MUX.Q2[1]</a>
</td>
<td title="0.28.45">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP06">IODELAY0:DRP06[0]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY0:PLUS1">IODELAY0:PLUS1</a>
</td>
<td title="0.29.45">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MUX.TRAIN">OLOGIC0:MUX.TRAIN[0]</a>
</td>
</tr>

<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.44">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:ROW2_CLK_ENABLE">ILOGIC0:ROW2_CLK_ENABLE</a>
</td>
<td title="0.23.44">
<a href="#tile-spartan6-IOI.LR-IODELAY0:MODE">IODELAY0:MODE[1]</a>
</td>
<td title="0.24.44">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_MODE">IODELAY0:IDELAY_MODE[0]</a>
</td>
<td title="0.25.44">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[1]</a>
</td>
<td title="0.26.44">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a>
</td>
<td title="0.27.44">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.Q2">ILOGIC0:MUX.Q2[0]</a>
</td>
<td title="0.28.44">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP07">IODELAY0:DRP07[0]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_FROM_HALF_MAX">IODELAY0:IDELAY_FROM_HALF_MAX</a>
</td>
<td title="0.29.44">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MUX.TRAIN">OLOGIC1:MUX.TRAIN[0]</a>
</td>
</tr>

<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.43">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.D">ILOGIC0:MUX.D[1]</a>
</td>
<td title="0.25.43">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[2]</a>
</td>
<td title="0.26.43">
<a href="#tile-spartan6-IOI.LR-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP[0]</a>
</td>
<td title="0.27.43">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.Q3">ILOGIC0:MUX.Q3[0]</a>
</td>
<td title="0.28.43">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP06">IODELAY0:DRP06[7]</a>
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MUX.OCE">OLOGIC0:MUX.OCE[0]</a>
</td>
<td title="0.29.43">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.42">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a>
</td>
<td title="0.23.42">
<a href="#tile-spartan6-IOI.LR-IODELAY0:MODE">IODELAY0:MODE[0]</a>
</td>
<td title="0.24.42">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.D">ILOGIC0:MUX.D[0]</a>
</td>
<td title="0.25.42">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[2]</a>
</td>
<td>-</td>
<td title="0.27.42">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.Q3">ILOGIC0:MUX.Q3[1]</a>
</td>
<td title="0.28.42">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP07">IODELAY0:DRP07[7]</a>
</td>
<td title="0.29.42">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.41">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:IFF_INIT">ILOGIC1:IFF_INIT</a>
</td>
<td title="0.23.41">
<a href="#tile-spartan6-IOI.LR-IOICLK0:DDR_ENABLE">IOICLK0:DDR_ENABLE[1]</a>
</td>
<td title="0.24.41">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ENABLE.CIN">IODELAY0:ENABLE.CIN[0]</a>
</td>
<td title="0.25.41">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="0.27.41">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.Q4">ILOGIC0:MUX.Q4[1]</a>
</td>
<td title="0.28.41">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP06">IODELAY0:DRP06[6]</a>
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td title="0.29.41">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.40">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:DDR">ILOGIC0:DDR</a>
</td>
<td title="0.23.40">
<a href="#tile-spartan6-IOI.LR-IOICLK0:DDR_ENABLE">IOICLK0:DDR_ENABLE[0]</a>
</td>
<td title="0.24.40">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK2">IOICLK0:MUX.CLK2[1]</a>
</td>
<td title="0.25.40">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="0.27.40">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.Q4">ILOGIC0:MUX.Q4[0]</a>
</td>
<td title="0.28.40">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP07">IODELAY0:DRP07[6]</a>
</td>
<td title="0.29.40">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.39">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a>
</td>
<td title="0.23.39">
<a href="#tile-spartan6-IOI.LR-IOICLK0:INV.CLK2">IOICLK0:INV.CLK2</a>
</td>
<td title="0.24.39">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK2">IOICLK0:MUX.CLK2[0]</a>
</td>
<td title="0.25.39">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[4]</a>
</td>
<td title="0.26.39">
<a href="#tile-spartan6-IOI.LR-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[2]</a>
</td>
<td title="0.27.39">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:DATA_WIDTH_RELOAD">ILOGIC0:DATA_WIDTH_RELOAD[1]</a>
</td>
<td title="0.28.39">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR[0]</a>
</td>
<td title="0.29.39">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.38">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:IFF_INIT">ILOGIC0:IFF_INIT</a>
</td>
<td title="0.23.38">
<a href="#tile-spartan6-IOI.LR-IOICLK0:INV.CLK0">IOICLK0:INV.CLK0</a>
</td>
<td title="0.24.38">
<a href="#tile-spartan6-IOI.LR-IOICLK0:INV.CLK1">IOICLK0:INV.CLK1</a>
</td>
<td title="0.25.38">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[4]</a>
</td>
<td>-</td>
<td title="0.27.38">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:DATA_WIDTH_RELOAD">ILOGIC0:DATA_WIDTH_RELOAD[0]</a>
</td>
<td title="0.28.38">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR[1]</a>
</td>
<td title="0.29.38">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.37">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:IFF_SRVAL">ILOGIC0:IFF_SRVAL</a>
</td>
<td title="0.23.37">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0[4]</a>
</td>
<td title="0.24.37">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1[3]</a>
</td>
<td title="0.25.37">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="0.27.37">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:DATA_WIDTH_RELOAD">ILOGIC1:DATA_WIDTH_RELOAD[2]</a>
</td>
<td title="0.28.37">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR[2]</a>
</td>
<td title="0.29.37">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.36">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:MUX.SR">ILOGIC0:MUX.SR[0]</a>
</td>
<td title="0.23.36">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0[2]</a>
</td>
<td title="0.24.36">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1[2]</a>
</td>
<td title="0.25.36">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="0.27.36">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:DATA_WIDTH_RELOAD">ILOGIC1:DATA_WIDTH_RELOAD[1]</a>
</td>
<td title="0.28.36">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR[3]</a>
</td>
<td title="0.29.36">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.35">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:IFF_REV_USED">ILOGIC0:IFF_REV_USED</a>
</td>
<td title="0.23.35">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0[3]</a>
</td>
<td title="0.24.35">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1[4]</a>
</td>
<td title="0.25.35">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td title="0.27.35">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MUX.D">OLOGIC1:MUX.D[0]</a>
</td>
<td>-</td>
<td title="0.29.35">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:ENABLE">ILOGIC1:ENABLE</a>
</td>
</tr>

<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.34">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:CASCADE_ENABLE">ILOGIC0:CASCADE_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.25.34">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td title="0.27.34">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_RANK1_BYPASS">OLOGIC1:OFF_RANK1_BYPASS</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.33">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</a>
</td>
<td title="0.23.33">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0[0]</a>
</td>
<td title="0.24.33">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1[0]</a>
</td>
<td title="0.25.33">
<a href="#tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="0.27.33">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TRAIN_PATTERN">OLOGIC1:TRAIN_PATTERN[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.32">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:IFF_SR_SYNC">~ILOGIC0:IFF_SR_SYNC</a>
</td>
<td title="0.23.32">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0[1]</a>
</td>
<td title="0.24.32">
<a href="#tile-spartan6-IOI.LR-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1[1]</a>
</td>
<td title="0.25.32">
<a href="#tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="0.27.32">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TRAIN_PATTERN">OLOGIC1:TRAIN_PATTERN[1]</a>
</td>
<td title="0.28.32">
<a href="#tile-spartan6-IOI.LR-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR[4]</a>
</td>
<td title="0.29.32">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:ENABLE">ILOGIC0:ENABLE</a>
</td>
</tr>

<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.31">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:IFF_CE_ENABLE">~ILOGIC0:IFF_CE_ENABLE</a>
</td>
<td title="0.23.31">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0[1]</a>
</td>
<td title="0.24.31">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1[1]</a>
</td>
<td title="0.25.31">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="0.27.31">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TRAIN_PATTERN">OLOGIC1:TRAIN_PATTERN[2]</a>
</td>
<td title="0.28.31">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR[4]</a>
</td>
<td title="0.29.31">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:ENABLE">OLOGIC1:ENABLE</a>
</td>
</tr>

<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.30">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:CASCADE_ENABLE">OLOGIC1:CASCADE_ENABLE</a>
</td>
<td title="0.23.30">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0[0]</a>
</td>
<td title="0.24.30">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1[0]</a>
</td>
<td title="0.25.30">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="0.27.30">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TRAIN_PATTERN">OLOGIC1:TRAIN_PATTERN[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.29">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.25.29">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td title="0.27.29">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:DDR_OPPOSITE_EDGE">OLOGIC1:DDR_OPPOSITE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.28">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_SR_ENABLE">OLOGIC1:OFF_SR_ENABLE</a>
</td>
<td title="0.23.28">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0[3]</a>
</td>
<td title="0.24.28">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1[4]</a>
</td>
<td title="0.25.28">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[6]</a>
</td>
<td title="0.26.28">
<a href="#tile-spartan6-IOI.LR-IODELAY_COMMON:DRP_ENABLE">IODELAY_COMMON:DRP_ENABLE</a>
</td>
<td title="0.27.28">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MUX.T">OLOGIC1:MUX.T[0]</a>
</td>
<td>-</td>
<td title="0.29.28">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:ENABLE">OLOGIC0:ENABLE</a>
</td>
</tr>

<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.27">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_REV_ENABLE">OLOGIC1:OFF_REV_ENABLE</a>
</td>
<td title="0.23.27">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0[2]</a>
</td>
<td title="0.24.27">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1[2]</a>
</td>
<td title="0.25.27">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="0.27.27">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_CE_ENABLE">OLOGIC1:OFF_CE_ENABLE</a>
</td>
<td title="0.28.27">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR[3]</a>
</td>
<td title="0.29.27">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:ENABLE.IOCE">OLOGIC0:ENABLE.IOCE</a>
</td>
</tr>

<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.26">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_SR_SYNC">~OLOGIC1:OFF_SR_SYNC</a>
</td>
<td title="0.23.26">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0[4]</a>
</td>
<td title="0.24.26">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1[3]</a>
</td>
<td title="0.25.26">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[5]</a>
</td>
<td title="0.26.26">
<a href="#tile-spartan6-IOI.LR-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[1]</a>
</td>
<td title="0.27.26">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_CE_OR_DDR">OLOGIC1:OFF_CE_OR_DDR</a>
</td>
<td title="0.28.26">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR[2]</a>
</td>
<td title="0.29.26">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:ENABLE.IOCE">ILOGIC0:ENABLE.IOCE</a>
</td>
</tr>

<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.25">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</a>
</td>
<td title="0.23.25">
<a href="#tile-spartan6-IOI.LR-IOICLK1:INV.CLK0">IOICLK1:INV.CLK0</a>
</td>
<td title="0.24.25">
<a href="#tile-spartan6-IOI.LR-IOICLK1:INV.CLK1">IOICLK1:INV.CLK1</a>
</td>
<td title="0.25.25">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[4]</a>
</td>
<td>-</td>
<td title="0.27.25">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_RANK1_CLK_ENABLE">OLOGIC1:OFF_RANK1_CLK_ENABLE</a>
</td>
<td title="0.28.25">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR[1]</a>
</td>
<td title="0.29.25">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:ENABLE.IOCE">OLOGIC1:ENABLE.IOCE</a>
</td>
</tr>

<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.24">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</a>
</td>
<td title="0.23.24">
<a href="#tile-spartan6-IOI.LR-IOICLK1:INV.CLK2">IOICLK1:INV.CLK2</a>
</td>
<td title="0.24.24">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK2">IOICLK1:MUX.CLK2[0]</a>
</td>
<td title="0.25.24">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[4]</a>
</td>
<td title="0.26.24">
<a href="#tile-spartan6-IOI.LR-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[0]</a>
</td>
<td title="0.27.24">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OFF_RANK2_CLK_ENABLE">OLOGIC1:OFF_RANK2_CLK_ENABLE</a>
</td>
<td title="0.28.24">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR[0]</a>
</td>
<td title="0.29.24">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:ENABLE.IOCE">ILOGIC1:ENABLE.IOCE</a>
</td>
</tr>

<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.23">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_SRVAL">OLOGIC1:TFF_SRVAL</a>
</td>
<td title="0.23.23">
<a href="#tile-spartan6-IOI.LR-IOICLK1:DDR_ENABLE">IOICLK1:DDR_ENABLE[1]</a>
</td>
<td title="0.24.23">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CLK2">IOICLK1:MUX.CLK2[1]</a>
</td>
<td title="0.25.23">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="0.27.23">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_RANK2_CLK_ENABLE">OLOGIC1:TFF_RANK2_CLK_ENABLE</a>
</td>
<td title="0.28.23">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP07">IODELAY1:DRP07[6]</a>
</td>
<td title="0.29.23">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:DATA_WIDTH_START">ILOGIC0:DATA_WIDTH_START[1]</a>
</td>
</tr>

<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.22">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</a>
</td>
<td title="0.23.22">
<a href="#tile-spartan6-IOI.LR-IOICLK1:DDR_ENABLE">IOICLK1:DDR_ENABLE[0]</a>
</td>
<td title="0.24.22">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ENABLE.CIN">IODELAY1:ENABLE.CIN[2]</a>
</td>
<td title="0.25.22">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="0.27.22">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_RANK1_CLK_ENABLE">OLOGIC1:TFF_RANK1_CLK_ENABLE</a>
</td>
<td title="0.28.22">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP06">IODELAY1:DRP06[6]</a>
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TMUX">OLOGIC1:TMUX[0]</a>
</td>
<td title="0.29.22">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a>
</td>
</tr>

<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.21">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_SR_SYNC">~OLOGIC1:TFF_SR_SYNC</a>
</td>
<td title="0.23.21">
<a href="#tile-spartan6-IOI.LR-IODELAY1:MODE">IODELAY1:MODE[1]</a>
</td>
<td>-</td>
<td title="0.25.21">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[2]</a>
</td>
<td>-</td>
<td title="0.27.21">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_CE_OR_DDR">OLOGIC1:TFF_CE_OR_DDR</a>
</td>
<td title="0.28.21">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP07">IODELAY1:DRP07[7]</a>
</td>
<td title="0.29.21">
<a href="#tile-spartan6-IOI.LR-ILOGIC0:DATA_WIDTH_START">ILOGIC0:DATA_WIDTH_START[0]</a>
</td>
</tr>

<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.20">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_REV_ENABLE">OLOGIC1:TFF_REV_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.25.20">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[2]</a>
</td>
<td title="0.26.20">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DIFF_PHASE_DETECTOR">IODELAY1:DIFF_PHASE_DETECTOR</a>
</td>
<td title="0.27.20">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_CE_ENABLE">OLOGIC1:TFF_CE_ENABLE</a>
</td>
<td title="0.28.20">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP06">IODELAY1:DRP06[7]</a>
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MUX.OCE">OLOGIC1:MUX.OCE[0]</a>
</td>
<td title="0.29.20">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:DATA_WIDTH_START">ILOGIC1:DATA_WIDTH_START[0]</a>
</td>
</tr>

<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.19">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_SR_ENABLE">OLOGIC1:TFF_SR_ENABLE</a>
</td>
<td title="0.23.19">
<a href="#tile-spartan6-IOI.LR-IODELAY1:MODE">IODELAY1:MODE[0]</a>
</td>
<td title="0.24.19">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_MODE">IODELAY1:IDELAY_MODE[1]</a>
</td>
<td title="0.25.19">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[1]</a>
</td>
<td title="0.26.19">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a>
</td>
<td title="0.27.19">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_RANK1_BYPASS">OLOGIC1:TFF_RANK1_BYPASS</a>
</td>
<td title="0.28.19">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP07">IODELAY1:DRP07[0]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_FROM_HALF_MAX">IODELAY1:IDELAY_FROM_HALF_MAX</a>
</td>
<td title="0.29.19">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:DATA_WIDTH_START">ILOGIC1:DATA_WIDTH_START[1]</a>
</td>
</tr>

<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.18">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</a>
</td>
<td title="0.23.18">
<a href="#tile-spartan6-IOI.LR-IODELAY1:TEST_GLITCH_FILTER">IODELAY1:TEST_GLITCH_FILTER</a>
</td>
<td title="0.24.18">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.OCLK">IOICLK1:MUX.OCLK[1]</a>
</td>
<td title="0.25.18">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[1]</a>
</td>
<td>-</td>
<td title="0.27.18">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:DATA_WIDTH_RELOAD">ILOGIC1:DATA_WIDTH_RELOAD[0]</a>
</td>
<td title="0.28.18">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP06">IODELAY1:DRP06[0]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY1:EVENT_SEL">IODELAY1:EVENT_SEL[0]</a>
</td>
<td title="0.29.18">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:DATA_WIDTH_START">ILOGIC1:DATA_WIDTH_START[2]</a>
</td>
</tr>

<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.17">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.ICLK">IOICLK1:MUX.ICLK[1]</a>
</td>
<td title="0.25.17">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[0]</a>
</td>
<td>-</td>
<td title="0.27.17">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TRAIN_PATTERN">OLOGIC0:TRAIN_PATTERN[1]</a>
</td>
<td title="0.28.17">
<a href="#tile-spartan6-IOI.LR-IODELAY1:COUNTER_WRAPAROUND">IODELAY1:COUNTER_WRAPAROUND[0]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP07">IODELAY1:DRP07[1]</a>
</td>
<td title="0.29.17">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</a>
</td>
</tr>

<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.16">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_FIXED">IODELAY1:IDELAY_FIXED</a>
</td>
<td>-</td>
<td title="0.24.16">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.ICLK">IOICLK1:MUX.ICLK[0]</a>
</td>
<td title="0.25.16">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[0]</a>
</td>
<td>-</td>
<td title="0.27.16">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TRAIN_PATTERN">OLOGIC0:TRAIN_PATTERN[0]</a>
</td>
<td title="0.28.16">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP06">IODELAY1:DRP06[1]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY1:EVENT_SEL">IODELAY1:EVENT_SEL[1]</a>
</td>
<td title="0.29.16">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:CASCADE_ENABLE">ILOGIC1:CASCADE_ENABLE</a>
</td>
</tr>

<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.15">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MUX.SR">OLOGIC1:MUX.SR[0]</a>
</td>
<td title="0.23.15">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.ICLK">IOICLK1:MUX.ICLK[3]</a>
</td>
<td title="0.24.15">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.OCLK">IOICLK1:MUX.OCLK[0]</a>
</td>
<td title="0.25.15">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="0.27.15">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_RANK1_BYPASS">OLOGIC0:OFF_RANK1_BYPASS</a>
</td>
<td title="0.28.15">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP07">IODELAY1:DRP07[5]</a>
</td>
<td title="0.29.15">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MISR_ENABLE_DATA">OLOGIC1:MISR_ENABLE_DATA</a>
</td>
</tr>

<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.14">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MUX.REV">OLOGIC1:MUX.REV[0]</a>
</td>
<td title="0.23.14">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.ICLK">IOICLK1:MUX.ICLK[2]</a>
</td>
<td title="0.24.14">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.OCLK">IOICLK1:MUX.OCLK[3]</a>
</td>
<td title="0.25.14">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="0.27.14">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:DDR_OPPOSITE_EDGE">OLOGIC0:DDR_OPPOSITE_EDGE</a>
</td>
<td title="0.28.14">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP06">IODELAY1:DRP06[5]</a>
<a href="#tile-spartan6-IOI.LR-OLOGIC1:OMUX">OLOGIC1:OMUX[0]</a>
</td>
<td title="0.29.14">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MISR_ENABLE_CLK">OLOGIC1:MISR_ENABLE_CLK</a>
</td>
</tr>

<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.13">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</a>
</td>
<td title="0.23.13">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CE0">IOICLK1:MUX.CE0[0]</a>
</td>
<td title="0.24.13">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.OCLK">IOICLK1:MUX.OCLK[2]</a>
</td>
<td title="0.25.13">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[1]</a>
</td>
<td>-</td>
<td title="0.27.13">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TRAIN_PATTERN">OLOGIC0:TRAIN_PATTERN[2]</a>
</td>
<td title="0.28.13">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC[0]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP06">IODELAY1:DRP06[2]</a>
</td>
<td title="0.29.13">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MISR_ENABLE_CLK">OLOGIC0:MISR_ENABLE_CLK</a>
</td>
</tr>

<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.12">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_SR_ENABLE">OLOGIC0:OFF_SR_ENABLE</a>
</td>
<td>-</td>
<td title="0.24.12">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CE1">IOICLK1:MUX.CE1[0]</a>
</td>
<td title="0.25.12">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[1]</a>
</td>
<td title="0.26.12">
<a href="#tile-spartan6-IOI.LR-IODELAY1:TEST_NCOUNTER">IODELAY1:TEST_NCOUNTER</a>
</td>
<td title="0.27.12">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MUX.D">OLOGIC0:MUX.D[0]</a>
</td>
<td title="0.28.12">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP07">IODELAY1:DRP07[2]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY1:IODELAY_CHANGE">IODELAY1:IODELAY_CHANGE[0]</a>
</td>
<td title="0.29.12">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MISR_ENABLE_DATA">OLOGIC0:MISR_ENABLE_DATA</a>
</td>
</tr>

<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.11">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_REV_ENABLE">OLOGIC0:OFF_REV_ENABLE</a>
</td>
<td title="0.23.11">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CE0">IOICLK1:MUX.CE0[1]</a>
</td>
<td title="0.24.11">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CE1">IOICLK1:MUX.CE1[1]</a>
</td>
<td title="0.25.11">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="0.27.11">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_CE_ENABLE">OLOGIC0:OFF_CE_ENABLE</a>
</td>
<td title="0.28.11">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP07">IODELAY1:DRP07[3]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY1:LUMPED_DELAY">IODELAY1:LUMPED_DELAY</a>
</td>
<td title="0.29.11">
<a href="#tile-spartan6-IOI.LR-OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a>
</td>
</tr>

<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.10">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_SR_SYNC">~OLOGIC0:OFF_SR_SYNC</a>
</td>
<td title="0.23.10">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CE0">IOICLK1:MUX.CE0[2]</a>
</td>
<td title="0.24.10">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.CE1">IOICLK1:MUX.CE1[2]</a>
</td>
<td title="0.25.10">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="0.27.10">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_CE_OR_DDR">OLOGIC0:OFF_CE_OR_DDR</a>
</td>
<td title="0.28.10">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC[1]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP06">IODELAY1:DRP06[3]</a>
</td>
<td title="0.29.10">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a>
</td>
</tr>

<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.9">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</a>
</td>
<td title="0.23.9">
<a href="#tile-spartan6-IOI.LR-IOICLK1:DDR_ALIGNMENT">IOICLK1:DDR_ALIGNMENT[1]</a>
</td>
<td title="0.24.9">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_MODE">IODELAY1:IDELAY_MODE[0]</a>
</td>
<td title="0.25.9">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[3]</a>
</td>
<td title="0.26.9">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a>
</td>
<td title="0.27.9">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_RANK1_CLK_ENABLE">OLOGIC0:OFF_RANK1_CLK_ENABLE</a>
</td>
<td title="0.28.9">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP07">IODELAY1:DRP07[4]</a>
<a href="#tile-spartan6-IOI.LR-IODELAY1:LUMPED_DELAY_SELECT">IODELAY1:LUMPED_DELAY_SELECT</a>
</td>
<td title="0.29.9">
<a href="#tile-spartan6-IOI.LR-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP[1]</a>
</td>
</tr>

<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.8">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</a>
</td>
<td title="0.23.8">
<a href="#tile-spartan6-IOI.LR-IOICLK1:DDR_ALIGNMENT">IOICLK1:DDR_ALIGNMENT[0]</a>
</td>
<td title="0.24.8">
<a href="#tile-spartan6-IOI.LR-IODELAY1:MODE">IODELAY1:MODE[3]</a>
</td>
<td title="0.25.8">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[3]</a>
</td>
<td>-</td>
<td title="0.27.8">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OFF_RANK2_CLK_ENABLE">OLOGIC0:OFF_RANK2_CLK_ENABLE</a>
</td>
<td title="0.28.8">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:IFF_DELAY_ENABLE">~ILOGIC1:IFF_DELAY_ENABLE</a>
<a href="#tile-spartan6-IOI.LR-IODELAY1:DRP06">IODELAY1:DRP06[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.7">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</a>
</td>
<td title="0.23.7">
<a href="#tile-spartan6-IOI.LR-IODELAY1:MODE">IODELAY1:MODE[2]</a>
</td>
<td title="0.24.7">
<a href="#tile-spartan6-IOI.LR-IODELAY1:DELAYCHAIN_OSC">IODELAY1:DELAYCHAIN_OSC</a>
</td>
<td title="0.25.7">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[4]</a>
</td>
<td>-</td>
<td title="0.27.7">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_RANK2_CLK_ENABLE">OLOGIC0:TFF_RANK2_CLK_ENABLE</a>
</td>
<td title="0.28.7">
<a href="#tile-spartan6-IOI.LR-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.6">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</a>
</td>
<td title="0.23.6">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:I_DELAY_ENABLE">~ILOGIC1:I_DELAY_ENABLE</a>
</td>
<td title="0.24.6">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ENABLE.CIN">IODELAY1:ENABLE.CIN[1]</a>
</td>
<td title="0.25.6">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[4]</a>
</td>
<td>-</td>
<td title="0.27.6">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_RANK1_CLK_ENABLE">OLOGIC0:TFF_RANK1_CLK_ENABLE</a>
</td>
<td title="0.28.6">
<a href="#tile-spartan6-IOI.LR-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.5">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_SR_SYNC">~OLOGIC0:TFF_SR_SYNC</a>
</td>
<td title="0.23.5">
<a href="#tile-spartan6-IOI.LR-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX[0]</a>
</td>
<td title="0.24.5">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ENABLE.CIN">IODELAY1:ENABLE.CIN[0]</a>
</td>
<td title="0.25.5">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td title="0.27.5">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_CE_OR_DDR">OLOGIC0:TFF_CE_OR_DDR</a>
</td>
<td title="0.28.5">
<a href="#tile-spartan6-IOI.LR-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.4">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_REV_ENABLE">OLOGIC0:TFF_REV_ENABLE</a>
</td>
<td title="0.23.4">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ENABLE.ODATAIN">IODELAY1:ENABLE.ODATAIN</a>
</td>
<td title="0.24.4">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.OCE">IOICLK1:MUX.OCE[2]</a>
</td>
<td title="0.25.4">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_CE_ENABLE">OLOGIC0:TFF_CE_ENABLE</a>
</td>
<td title="0.28.4">
<a href="#tile-spartan6-IOI.LR-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.3">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_SR_ENABLE">OLOGIC0:TFF_SR_ENABLE</a>
</td>
<td title="0.23.3">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.ICE">IOICLK1:MUX.ICE[2]</a>
</td>
<td title="0.24.3">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.OCE">IOICLK1:MUX.OCE[0]</a>
</td>
<td title="0.25.3">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td title="0.27.3">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TRAIN_PATTERN">OLOGIC0:TRAIN_PATTERN[3]</a>
</td>
<td title="0.28.3">
<a href="#tile-spartan6-IOI.LR-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[3]</a>
</td>
<td title="0.29.3">
<a href="#tile-spartan6-IOI.LR-IODELAY0:MUX.IOCLK">IODELAY0:MUX.IOCLK[0]</a>
</td>
</tr>

<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.2">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</a>
</td>
<td title="0.23.2">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.ICE">IOICLK1:MUX.ICE[0]</a>
</td>
<td title="0.24.2">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.OCE">IOICLK1:MUX.OCE[1]</a>
</td>
<td title="0.25.2">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td title="0.27.2">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MUX.T">OLOGIC0:MUX.T[0]</a>
</td>
<td title="0.28.2">
<a href="#tile-spartan6-IOI.LR-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.1">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MUX.SR">OLOGIC0:MUX.SR[0]</a>
</td>
<td title="0.23.1">
<a href="#tile-spartan6-IOI.LR-IOICLK1:MUX.ICE">IOICLK1:MUX.ICE[1]</a>
</td>
<td>-</td>
<td title="0.25.1">
<a href="#tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td title="0.27.1">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:TFF_RANK1_BYPASS">OLOGIC0:TFF_RANK1_BYPASS</a>
</td>
<td title="0.28.1">
<a href="#tile-spartan6-IOI.LR-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[1]</a>
</td>
<td title="0.29.1">
<a href="#tile-spartan6-IOI.LR-IODELAY1:MUX.IOCLK">IODELAY1:MUX.IOCLK[0]</a>
</td>
</tr>

<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.0">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:MUX.REV">OLOGIC0:MUX.REV[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.25.0">
<a href="#tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[7]</a>
</td>
<td title="0.26.0">
<a href="#tile-spartan6-IOI.LR-IODELAY1:TEST_PCOUNTER">IODELAY1:TEST_PCOUNTER</a>
</td>
<td title="0.27.0">
<a href="#tile-spartan6-IOI.LR-OLOGIC0:OUTPUT_MODE">OLOGIC0:OUTPUT_MODE[0]</a>
</td>
<td title="0.28.0">
<a href="#tile-spartan6-IOI.LR-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.29.22</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:CASCADE_ENABLE">ILOGIC0:CASCADE_ENABLE</th>
<th>0.22.34</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:DDR">ILOGIC0:DDR</th>
<th>0.22.40</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:ENABLE">ILOGIC0:ENABLE</th>
<th>0.29.32</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:ENABLE.IOCE">ILOGIC0:ENABLE.IOCE</th>
<th>0.29.26</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:IFF_INIT">ILOGIC0:IFF_INIT</th>
<th>0.22.38</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.22.33</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:IFF_REV_USED">ILOGIC0:IFF_REV_USED</th>
<th>0.22.35</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:IFF_SRVAL">ILOGIC0:IFF_SRVAL</th>
<th>0.22.37</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</th>
<th>0.22.39</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:ROW1_CLK_ENABLE">ILOGIC0:ROW1_CLK_ENABLE</th>
<th>0.22.45</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:ROW2_CLK_ENABLE">ILOGIC0:ROW2_CLK_ENABLE</th>
<th>0.22.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:ROW3_CLK_ENABLE">ILOGIC0:ROW3_CLK_ENABLE</th>
<th>0.22.46</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:ROW4_CLK_ENABLE">ILOGIC0:ROW4_CLK_ENABLE</th>
<th>0.22.47</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</th>
<th>0.29.17</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:CASCADE_ENABLE">ILOGIC1:CASCADE_ENABLE</th>
<th>0.29.16</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:DDR">ILOGIC1:DDR</th>
<th>0.22.60</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:ENABLE">ILOGIC1:ENABLE</th>
<th>0.29.35</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:ENABLE.IOCE">ILOGIC1:ENABLE.IOCE</th>
<th>0.29.24</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:IFF_INIT">ILOGIC1:IFF_INIT</th>
<th>0.22.41</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</th>
<th>0.22.63</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:IFF_REV_USED">ILOGIC1:IFF_REV_USED</th>
<th>0.22.59</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:IFF_SRVAL">ILOGIC1:IFF_SRVAL</th>
<th>0.22.55</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</th>
<th>0.22.42</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:ROW1_CLK_ENABLE">ILOGIC1:ROW1_CLK_ENABLE</th>
<th>0.22.50</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:ROW2_CLK_ENABLE">ILOGIC1:ROW2_CLK_ENABLE</th>
<th>0.22.51</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:ROW3_CLK_ENABLE">ILOGIC1:ROW3_CLK_ENABLE</th>
<th>0.22.49</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:ROW4_CLK_ENABLE">ILOGIC1:ROW4_CLK_ENABLE</th>
<th>0.22.48</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:DELAYCHAIN_OSC">IODELAY0:DELAYCHAIN_OSC</th>
<th>0.24.56</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:DIFF_PHASE_DETECTOR">IODELAY0:DIFF_PHASE_DETECTOR</th>
<th>0.26.55</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:ENABLE.ODATAIN">IODELAY0:ENABLE.ODATAIN</th>
<th>0.23.59</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:IDELAY_FIXED">IODELAY0:IDELAY_FIXED</th>
<th>0.22.52</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:IDELAY_FROM_HALF_MAX">IODELAY0:IDELAY_FROM_HALF_MAX</th>
<th>0.28.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:LUMPED_DELAY">IODELAY0:LUMPED_DELAY</th>
<th>0.28.52</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:LUMPED_DELAY_SELECT">IODELAY0:LUMPED_DELAY_SELECT</th>
<th>0.28.54</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:PLUS1">IODELAY0:PLUS1</th>
<th>0.28.45</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:TEST_GLITCH_FILTER">IODELAY0:TEST_GLITCH_FILTER</th>
<th>0.23.45</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:TEST_NCOUNTER">IODELAY0:TEST_NCOUNTER</th>
<th>0.26.51</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:TEST_PCOUNTER">IODELAY0:TEST_PCOUNTER</th>
<th>0.26.49</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:DELAYCHAIN_OSC">IODELAY1:DELAYCHAIN_OSC</th>
<th>0.24.7</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:DIFF_PHASE_DETECTOR">IODELAY1:DIFF_PHASE_DETECTOR</th>
<th>0.26.20</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:ENABLE.ODATAIN">IODELAY1:ENABLE.ODATAIN</th>
<th>0.23.4</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:IDELAY_FIXED">IODELAY1:IDELAY_FIXED</th>
<th>0.22.16</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:IDELAY_FROM_HALF_MAX">IODELAY1:IDELAY_FROM_HALF_MAX</th>
<th>0.28.19</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:LUMPED_DELAY">IODELAY1:LUMPED_DELAY</th>
<th>0.28.11</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:LUMPED_DELAY_SELECT">IODELAY1:LUMPED_DELAY_SELECT</th>
<th>0.28.9</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:TEST_GLITCH_FILTER">IODELAY1:TEST_GLITCH_FILTER</th>
<th>0.23.18</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:TEST_NCOUNTER">IODELAY1:TEST_NCOUNTER</th>
<th>0.26.12</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:TEST_PCOUNTER">IODELAY1:TEST_PCOUNTER</th>
<th>0.26.0</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY_COMMON:DIFF_PHASE_DETECTOR">IODELAY_COMMON:DIFF_PHASE_DETECTOR</th>
<th>0.27.63</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY_COMMON:DRP_ENABLE">IODELAY_COMMON:DRP_ENABLE</th>
<th>0.26.28</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY_COMMON:DRP_FROM_MCB">IODELAY_COMMON:DRP_FROM_MCB</th>
<th>0.26.46</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOI:MEM_PLL_DIV_EN">IOI:MEM_PLL_DIV_EN</th>
<th>0.26.57</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK0:INV.CLK0">IOICLK0:INV.CLK0</th>
<th>0.23.38</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK0:INV.CLK1">IOICLK0:INV.CLK1</th>
<th>0.24.38</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK0:INV.CLK2">IOICLK0:INV.CLK2</th>
<th>0.23.39</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:INV.CLK0">IOICLK1:INV.CLK0</th>
<th>0.23.25</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:INV.CLK1">IOICLK1:INV.CLK1</th>
<th>0.24.25</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:INV.CLK2">IOICLK1:INV.CLK2</th>
<th>0.23.24</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:CASCADE_ENABLE">OLOGIC0:CASCADE_ENABLE</th>
<th>0.29.46</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:DDR_OPPOSITE_EDGE">OLOGIC0:DDR_OPPOSITE_EDGE</th>
<th>0.27.14</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:ENABLE">OLOGIC0:ENABLE</th>
<th>0.29.28</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:ENABLE.IOCE">OLOGIC0:ENABLE.IOCE</th>
<th>0.29.27</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:MISR_ENABLE_CLK">OLOGIC0:MISR_ENABLE_CLK</th>
<th>0.29.13</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:MISR_ENABLE_DATA">OLOGIC0:MISR_ENABLE_DATA</th>
<th>0.29.12</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</th>
<th>0.29.10</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_CE_ENABLE">OLOGIC0:OFF_CE_ENABLE</th>
<th>0.27.11</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_CE_OR_DDR">OLOGIC0:OFF_CE_OR_DDR</th>
<th>0.27.10</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.22.9</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</th>
<th>0.22.13</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_RANK1_BYPASS">OLOGIC0:OFF_RANK1_BYPASS</th>
<th>0.27.15</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_RANK1_CLK_ENABLE">OLOGIC0:OFF_RANK1_CLK_ENABLE</th>
<th>0.27.9</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_RANK2_CLK_ENABLE">OLOGIC0:OFF_RANK2_CLK_ENABLE</th>
<th>0.27.8</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_REV_ENABLE">OLOGIC0:OFF_REV_ENABLE</th>
<th>0.22.11</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.22.8</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_SR_ENABLE">OLOGIC0:OFF_SR_ENABLE</th>
<th>0.22.12</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_CE_ENABLE">OLOGIC0:TFF_CE_ENABLE</th>
<th>0.27.4</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_CE_OR_DDR">OLOGIC0:TFF_CE_OR_DDR</th>
<th>0.27.5</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.22.6</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</th>
<th>0.22.2</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_RANK1_BYPASS">OLOGIC0:TFF_RANK1_BYPASS</th>
<th>0.27.1</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_RANK1_CLK_ENABLE">OLOGIC0:TFF_RANK1_CLK_ENABLE</th>
<th>0.27.6</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_RANK2_CLK_ENABLE">OLOGIC0:TFF_RANK2_CLK_ENABLE</th>
<th>0.27.7</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_REV_ENABLE">OLOGIC0:TFF_REV_ENABLE</th>
<th>0.22.4</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</th>
<th>0.22.7</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_SR_ENABLE">OLOGIC0:TFF_SR_ENABLE</th>
<th>0.22.3</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:CASCADE_ENABLE">OLOGIC1:CASCADE_ENABLE</th>
<th>0.22.30</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:DDR_OPPOSITE_EDGE">OLOGIC1:DDR_OPPOSITE_EDGE</th>
<th>0.27.29</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:ENABLE">OLOGIC1:ENABLE</th>
<th>0.29.31</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:ENABLE.IOCE">OLOGIC1:ENABLE.IOCE</th>
<th>0.29.25</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:MISR_ENABLE_CLK">OLOGIC1:MISR_ENABLE_CLK</th>
<th>0.29.14</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:MISR_ENABLE_DATA">OLOGIC1:MISR_ENABLE_DATA</th>
<th>0.29.15</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</th>
<th>0.29.11</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_CE_ENABLE">OLOGIC1:OFF_CE_ENABLE</th>
<th>0.27.27</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_CE_OR_DDR">OLOGIC1:OFF_CE_OR_DDR</th>
<th>0.27.26</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</th>
<th>0.22.25</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</th>
<th>0.22.29</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_RANK1_BYPASS">OLOGIC1:OFF_RANK1_BYPASS</th>
<th>0.27.34</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_RANK1_CLK_ENABLE">OLOGIC1:OFF_RANK1_CLK_ENABLE</th>
<th>0.27.25</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_RANK2_CLK_ENABLE">OLOGIC1:OFF_RANK2_CLK_ENABLE</th>
<th>0.27.24</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_REV_ENABLE">OLOGIC1:OFF_REV_ENABLE</th>
<th>0.22.27</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</th>
<th>0.22.24</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_SR_ENABLE">OLOGIC1:OFF_SR_ENABLE</th>
<th>0.22.28</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_CE_ENABLE">OLOGIC1:TFF_CE_ENABLE</th>
<th>0.27.20</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_CE_OR_DDR">OLOGIC1:TFF_CE_OR_DDR</th>
<th>0.27.21</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</th>
<th>0.22.22</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</th>
<th>0.22.18</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_RANK1_BYPASS">OLOGIC1:TFF_RANK1_BYPASS</th>
<th>0.27.19</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_RANK1_CLK_ENABLE">OLOGIC1:TFF_RANK1_CLK_ENABLE</th>
<th>0.27.22</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_RANK2_CLK_ENABLE">OLOGIC1:TFF_RANK2_CLK_ENABLE</th>
<th>0.27.23</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_REV_ENABLE">OLOGIC1:TFF_REV_ENABLE</th>
<th>0.22.20</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_SRVAL">OLOGIC1:TFF_SRVAL</th>
<th>0.22.23</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_SR_ENABLE">OLOGIC1:TFF_SR_ENABLE</th>
<th>0.22.19</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:DATA_WIDTH_RELOAD">ILOGIC0:DATA_WIDTH_RELOAD</th>
<th>0.27.39</th>
<th>0.27.38</th>
</tr>

</thead>

<tbody>
<tr><td>4</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:DATA_WIDTH_START">ILOGIC0:DATA_WIDTH_START</th>
<th>0.29.23</th>
<th>0.29.21</th>
</tr>

</thead>

<tbody>
<tr><td>2</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:IFF_CE_ENABLE">ILOGIC0:IFF_CE_ENABLE</th>
<th>0.22.31</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.28.55</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:IFF_SR_SYNC">ILOGIC0:IFF_SR_SYNC</th>
<th>0.22.32</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.23.57</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:IFF_CE_ENABLE">ILOGIC1:IFF_CE_ENABLE</th>
<th>0.22.57</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</th>
<th>0.28.8</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:IFF_SR_SYNC">ILOGIC1:IFF_SR_SYNC</th>
<th>0.22.62</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</th>
<th>0.23.6</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.22.10</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.22.5</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</th>
<th>0.22.26</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</th>
<th>0.22.21</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.29.41</th>
<th>0.29.40</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK</th>
<th>0.29.43</th>
<th>0.29.42</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ICLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>ICLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:MUX.D">ILOGIC0:MUX.D</th>
<th>0.24.43</th>
<th>0.24.42</th>
</tr>

</thead>

<tbody>
<tr><td>IOB_I</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OTHER_IOB_I</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:MUX.Q1">ILOGIC0:MUX.Q1</th>
<th>0.27.46</th>
<th>0.27.47</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:MUX.Q2">ILOGIC0:MUX.Q2</th>
<th>0.27.45</th>
<th>0.27.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:MUX.Q3">ILOGIC0:MUX.Q3</th>
<th>0.27.42</th>
<th>0.27.43</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:MUX.Q4">ILOGIC0:MUX.Q4</th>
<th>0.27.41</th>
<th>0.27.40</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:MUX.Q1">ILOGIC1:MUX.Q1</th>
<th>0.27.49</th>
<th>0.27.48</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:MUX.Q2">ILOGIC1:MUX.Q2</th>
<th>0.27.50</th>
<th>0.27.51</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:MUX.Q3">ILOGIC1:MUX.Q3</th>
<th>0.27.53</th>
<th>0.27.52</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:MUX.Q4">ILOGIC1:MUX.Q4</th>
<th>0.27.54</th>
<th>0.27.55</th>
</tr>

</thead>

<tbody>
<tr><td>SHIFT_REGISTER</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NETWORKING_PIPELINED</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>RETIMED</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:MUX.SR">ILOGIC0:MUX.SR</th>
<th>0.22.36</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:MUX.SR">ILOGIC1:MUX.SR</th>
<th>0.22.58</th>
</tr>

</thead>

<tbody>
<tr><td>OLOGIC_SR</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.23.58</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</th>
<th>0.23.5</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>T</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:DATA_WIDTH_RELOAD">ILOGIC1:DATA_WIDTH_RELOAD</th>
<th>0.27.37</th>
<th>0.27.36</th>
<th>0.27.18</th>
</tr>

</thead>

<tbody>
<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-ILOGIC1:DATA_WIDTH_START">ILOGIC1:DATA_WIDTH_START</th>
<th>0.29.18</th>
<th>0.29.19</th>
<th>0.29.20</th>
</tr>

</thead>

<tbody>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX</th>
<th>0.28.56</th>
<th>0.28.57</th>
<th>0.28.58</th>
<th>0.28.59</th>
<th>0.28.60</th>
<th>0.28.61</th>
<th>0.28.62</th>
<th>0.28.63</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:DRP06">IODELAY0:DRP06</th>
<th>0.28.43</th>
<th>0.28.41</th>
<th>0.28.49</th>
<th>0.28.55</th>
<th>0.28.53</th>
<th>0.28.50</th>
<th>0.28.47</th>
<th>0.28.45</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:DRP07">IODELAY0:DRP07</th>
<th>0.28.42</th>
<th>0.28.40</th>
<th>0.28.48</th>
<th>0.28.54</th>
<th>0.28.52</th>
<th>0.28.51</th>
<th>0.28.46</th>
<th>0.28.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N</th>
<th>0.25.62</th>
<th>0.25.60</th>
<th>0.25.58</th>
<th>0.25.56</th>
<th>0.25.55</th>
<th>0.25.53</th>
<th>0.25.51</th>
<th>0.25.49</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P</th>
<th>0.25.33</th>
<th>0.25.35</th>
<th>0.25.37</th>
<th>0.25.39</th>
<th>0.25.40</th>
<th>0.25.42</th>
<th>0.25.44</th>
<th>0.25.46</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N</th>
<th>0.25.63</th>
<th>0.25.61</th>
<th>0.25.59</th>
<th>0.25.57</th>
<th>0.25.54</th>
<th>0.25.52</th>
<th>0.25.50</th>
<th>0.25.48</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P</th>
<th>0.25.32</th>
<th>0.25.34</th>
<th>0.25.36</th>
<th>0.25.38</th>
<th>0.25.41</th>
<th>0.25.43</th>
<th>0.25.45</th>
<th>0.25.47</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX</th>
<th>0.28.7</th>
<th>0.28.6</th>
<th>0.28.5</th>
<th>0.28.4</th>
<th>0.28.3</th>
<th>0.28.2</th>
<th>0.28.1</th>
<th>0.28.0</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:DRP06">IODELAY1:DRP06</th>
<th>0.28.20</th>
<th>0.28.22</th>
<th>0.28.14</th>
<th>0.28.8</th>
<th>0.28.10</th>
<th>0.28.13</th>
<th>0.28.16</th>
<th>0.28.18</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:DRP07">IODELAY1:DRP07</th>
<th>0.28.21</th>
<th>0.28.23</th>
<th>0.28.15</th>
<th>0.28.9</th>
<th>0.28.11</th>
<th>0.28.12</th>
<th>0.28.17</th>
<th>0.28.19</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N</th>
<th>0.25.1</th>
<th>0.25.3</th>
<th>0.25.5</th>
<th>0.25.7</th>
<th>0.25.8</th>
<th>0.25.10</th>
<th>0.25.12</th>
<th>0.25.14</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P</th>
<th>0.25.30</th>
<th>0.25.28</th>
<th>0.25.26</th>
<th>0.25.24</th>
<th>0.25.23</th>
<th>0.25.21</th>
<th>0.25.19</th>
<th>0.25.17</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N</th>
<th>0.25.0</th>
<th>0.25.2</th>
<th>0.25.4</th>
<th>0.25.6</th>
<th>0.25.9</th>
<th>0.25.11</th>
<th>0.25.13</th>
<th>0.25.15</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P</th>
<th>0.25.31</th>
<th>0.25.29</th>
<th>0.25.27</th>
<th>0.25.25</th>
<th>0.25.22</th>
<th>0.25.20</th>
<th>0.25.18</th>
<th>0.25.16</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY0:COUNTER_WRAPAROUND">IODELAY0:COUNTER_WRAPAROUND</th>
<th>0.28.46</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:COUNTER_WRAPAROUND">IODELAY1:COUNTER_WRAPAROUND</th>
<th>0.28.17</th>
</tr>

</thead>

<tbody>
<tr><td>WRAPAROUND</td>
<td>0</td>
</tr>

<tr><td>STAY_AT_LIMIT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th>
<th>0.26.54</th>
<th>0.26.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th>
<th>0.26.19</th>
<th>0.26.9</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:EVENT_SEL">IODELAY1:EVENT_SEL</th>
<th>0.28.16</th>
<th>0.28.18</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP</th>
<th>0.29.9</th>
<th>0.26.43</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK0:DDR_ENABLE">IOICLK0:DDR_ENABLE</th>
<th>0.23.41</th>
<th>0.23.40</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:DDR_ENABLE">IOICLK1:DDR_ENABLE</th>
<th>0.23.23</th>
<th>0.23.22</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC</th>
<th>0.28.53</th>
<th>0.28.50</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC</th>
<th>0.28.10</th>
<th>0.28.13</th>
</tr>

</thead>

<tbody>
<tr><td>IO</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ODATAIN</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IDATAIN</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR</th>
<th>0.28.32</th>
<th>0.28.36</th>
<th>0.28.37</th>
<th>0.28.38</th>
<th>0.28.39</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR</th>
<th>0.28.31</th>
<th>0.28.27</th>
<th>0.28.26</th>
<th>0.28.25</th>
<th>0.28.24</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY0:ENABLE.CIN">IODELAY0:ENABLE.CIN</th>
<th>0.24.58</th>
<th>0.24.57</th>
<th>0.24.41</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:ENABLE.CIN">IODELAY1:ENABLE.CIN</th>
<th>0.24.22</th>
<th>0.24.6</th>
<th>0.24.5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY0:IDELAY_MODE">IODELAY0:IDELAY_MODE</th>
<th>0.24.54</th>
<th>0.24.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:IDELAY_MODE">IODELAY1:IDELAY_MODE</th>
<th>0.24.19</th>
<th>0.24.9</th>
</tr>

</thead>

<tbody>
<tr><td>NORMAL</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY0:IODELAY_CHANGE">IODELAY0:IODELAY_CHANGE</th>
<th>0.28.51</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:IODELAY_CHANGE">IODELAY1:IODELAY_CHANGE</th>
<th>0.28.12</th>
</tr>

</thead>

<tbody>
<tr><td>CHANGE_ON_CLOCK</td>
<td>0</td>
</tr>

<tr><td>CHANGE_ON_DATA</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY0:MODE">IODELAY0:MODE</th>
<th>0.24.55</th>
<th>0.23.56</th>
<th>0.23.44</th>
<th>0.23.42</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:MODE">IODELAY1:MODE</th>
<th>0.24.8</th>
<th>0.23.7</th>
<th>0.23.21</th>
<th>0.23.19</th>
</tr>

</thead>

<tbody>
<tr><td>IODRP2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IODELAY2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>IODRP2_MCB</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY0:MUX.IOCLK">IODELAY0:MUX.IOCLK</th>
<th>0.29.3</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IODELAY1:MUX.IOCLK">IODELAY1:MUX.IOCLK</th>
<th>0.29.1</th>
</tr>

</thead>

<tbody>
<tr><td>ILOGIC_CLK</td>
<td>0</td>
</tr>

<tr><td>OLOGIC_CLK</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS</th>
<th>0.26.47</th>
<th>0.26.39</th>
<th>0.26.26</th>
<th>0.26.24</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TRAIN_PATTERN">OLOGIC0:TRAIN_PATTERN</th>
<th>0.27.3</th>
<th>0.27.13</th>
<th>0.27.17</th>
<th>0.27.16</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TRAIN_PATTERN">OLOGIC1:TRAIN_PATTERN</th>
<th>0.27.30</th>
<th>0.27.31</th>
<th>0.27.32</th>
<th>0.27.33</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IOI:MEM_PLL_POL_SEL">IOI:MEM_PLL_POL_SEL</th>
<th>0.26.56</th>
</tr>

</thead>

<tbody>
<tr><td>INVERTED</td>
<td>0</td>
</tr>

<tr><td>NOTINVERTED</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IOICLK0:DDR_ALIGNMENT">IOICLK0:DDR_ALIGNMENT</th>
<th>0.23.54</th>
<th>0.23.55</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:DDR_ALIGNMENT">IOICLK1:DDR_ALIGNMENT</th>
<th>0.23.9</th>
<th>0.23.8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IOICLK0:MUX.CE0">IOICLK0:MUX.CE0</th>
<th>0.23.53</th>
<th>0.23.52</th>
<th>0.23.50</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:MUX.CE0">IOICLK1:MUX.CE0</th>
<th>0.23.10</th>
<th>0.23.11</th>
<th>0.23.13</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCE0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCE2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCE0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IOICLK0:MUX.CE1">IOICLK0:MUX.CE1</th>
<th>0.24.53</th>
<th>0.24.52</th>
<th>0.24.51</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:MUX.CE1">IOICLK1:MUX.CE1</th>
<th>0.24.10</th>
<th>0.24.11</th>
<th>0.24.12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCE1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCE3</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCE1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0</th>
<th>0.23.37</th>
<th>0.23.35</th>
<th>0.23.36</th>
<th>0.23.32</th>
<th>0.23.33</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0</th>
<th>0.23.26</th>
<th>0.23.28</th>
<th>0.23.27</th>
<th>0.23.31</th>
<th>0.23.30</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1</th>
<th>0.24.35</th>
<th>0.24.37</th>
<th>0.24.36</th>
<th>0.24.32</th>
<th>0.24.33</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1</th>
<th>0.24.28</th>
<th>0.24.26</th>
<th>0.24.27</th>
<th>0.24.31</th>
<th>0.24.30</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IOICLK0:MUX.CLK2">IOICLK0:MUX.CLK2</th>
<th>0.24.40</th>
<th>0.24.39</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:MUX.CLK2">IOICLK1:MUX.CLK2</th>
<th>0.24.23</th>
<th>0.24.24</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PLLCLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PLLCLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IOICLK0:MUX.ICE">IOICLK0:MUX.ICE</th>
<th>0.23.60</th>
<th>0.23.62</th>
<th>0.23.61</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK0:MUX.OCE">IOICLK0:MUX.OCE</th>
<th>0.24.59</th>
<th>0.24.61</th>
<th>0.24.60</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:MUX.ICE">IOICLK1:MUX.ICE</th>
<th>0.23.3</th>
<th>0.23.1</th>
<th>0.23.2</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:MUX.OCE">IOICLK1:MUX.OCE</th>
<th>0.24.4</th>
<th>0.24.2</th>
<th>0.24.3</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CE0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CE1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-IOICLK0:MUX.ICLK">IOICLK0:MUX.ICLK</th>
<th>0.23.48</th>
<th>0.23.49</th>
<th>0.24.46</th>
<th>0.24.47</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK0:MUX.OCLK">IOICLK0:MUX.OCLK</th>
<th>0.24.49</th>
<th>0.24.50</th>
<th>0.24.45</th>
<th>0.24.48</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:MUX.ICLK">IOICLK1:MUX.ICLK</th>
<th>0.23.15</th>
<th>0.23.14</th>
<th>0.24.17</th>
<th>0.24.16</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-IOICLK1:MUX.OCLK">IOICLK1:MUX.OCLK</th>
<th>0.24.14</th>
<th>0.24.13</th>
<th>0.24.18</th>
<th>0.24.15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.29.37</th>
<th>0.29.36</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK</th>
<th>0.29.39</th>
<th>0.29.38</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OCLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OCLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:MUX.D">OLOGIC0:MUX.D</th>
<th>0.27.12</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:MUX.T">OLOGIC0:MUX.T</th>
<th>0.27.2</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:MUX.D">OLOGIC1:MUX.D</th>
<th>0.27.35</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:MUX.T">OLOGIC1:MUX.T</th>
<th>0.27.28</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
</tr>

<tr><td>MCB</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:MUX.OCE">OLOGIC0:MUX.OCE</th>
<th>0.28.43</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:MUX.OCE">OLOGIC1:MUX.OCE</th>
<th>0.28.20</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
</tr>

<tr><td>PCI_CE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:MUX.REV">OLOGIC0:MUX.REV</th>
<th>0.22.0</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:MUX.SR">OLOGIC0:MUX.SR</th>
<th>0.22.1</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:MUX.REV">OLOGIC1:MUX.REV</th>
<th>0.22.14</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:MUX.SR">OLOGIC1:MUX.SR</th>
<th>0.22.15</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:MUX.TRAIN">OLOGIC0:MUX.TRAIN</th>
<th>0.29.47</th>
<th>0.29.45</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:MUX.TRAIN">OLOGIC1:MUX.TRAIN</th>
<th>0.29.48</th>
<th>0.29.44</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MCB</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.28.49</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:OMUX">OLOGIC1:OMUX</th>
<th>0.28.14</th>
</tr>

</thead>

<tbody>
<tr><td>OUTFF</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:OUTPUT_MODE">OLOGIC0:OUTPUT_MODE</th>
<th>0.27.0</th>
</tr>

</thead>

<tbody>
<tr><td>SINGLE_ENDED</td>
<td>0</td>
</tr>

<tr><td>DIFFERENTIAL</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.LR-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.28.41</th>
</tr>

<tr><th id="tile-spartan6-IOI.LR-OLOGIC1:TMUX">OLOGIC1:TMUX</th>
<th>0.28.22</th>
</tr>

</thead>

<tbody>
<tr><td>TFF</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-ioibt"><a class="header" href="#tile-ioibt">Tile IOI.BT</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ilogic0-1"><a class="header" href="#bel-ilogic0-1">Bel ILOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.LOGICIN19</td></tr>

<tr><td>CE0</td><td>input</td><td>IMUX.LOGICIN62</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>FABRICOUT</td><td>output</td><td>OUT7.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT8.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT9.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT10.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT11.TMIN</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.LOGICIN59</td></tr>

<tr><td>SR_INT</td><td>input</td><td>IMUX.LOGICIN20</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ilogic1-1"><a class="header" href="#bel-ilogic1-1">Bel ILOGIC1</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel ILOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.LOGICIN57</td></tr>

<tr><td>CE0</td><td>input</td><td>IMUX.LOGICIN38</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>FABRICOUT</td><td>output</td><td>OUT0.TMIN</td></tr>

<tr><td>INCDEC</td><td>output</td><td>OUT5.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT1.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT2.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT3.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT4.TMIN</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.LOGICIN37</td></tr>

<tr><td>SR_INT</td><td>input</td><td>IMUX.LOGICIN36</td></tr>

<tr><td>VALID</td><td>output</td><td>OUT6.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0-1"><a class="header" href="#bel-ologic0-1">Bel OLOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX.LOGICIN15</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX.LOGICIN16</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX.LOGICIN17</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX.LOGICIN48</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX.LOGICIN39</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.LOGICIN14</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX.LOGICIN45</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX.LOGICIN42</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX.LOGICIN12</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX.LOGICIN54</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX.LOGICIN9</td></tr>

<tr><td>TRAIN</td><td>input</td><td>IMUX.LOGICIN28</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic1-1"><a class="header" href="#bel-ologic1-1">Bel OLOGIC1</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel OLOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX.LOGICIN31</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX.LOGICIN32</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX.LOGICIN44</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX.LOGICIN34</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX.LOGICIN30</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX.LOGICIN29</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX.LOGICIN24</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX.LOGICIN25</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX.LOGICIN26</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX.LOGICIN27</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX.LOGICIN23</td></tr>

<tr><td>TRAIN</td><td>input</td><td>IMUX.LOGICIN8</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iodelay0-1"><a class="header" href="#bel-iodelay0-1">Bel IODELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel IODELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BUSY</td><td>output</td><td>OUT15.TMIN</td></tr>

<tr><td>CAL</td><td>input</td><td>IMUX.LOGICIN3</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX.LOGICIN5</td></tr>

<tr><td>CIN</td><td>input</td><td>IMUX.LOGICIN52</td></tr>

<tr><td>CLK</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX.LOGICIN7</td></tr>

<tr><td>LOAD</td><td>output</td><td>OUT17.TMIN</td></tr>

<tr><td>RCLK</td><td>output</td><td>OUT13.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>IMUX.LOGICIN41</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iodelay1-1"><a class="header" href="#bel-iodelay1-1">Bel IODELAY1</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel IODELAY1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BUSY</td><td>output</td><td>OUT14.TMIN</td></tr>

<tr><td>CAL</td><td>input</td><td>IMUX.LOGICIN2</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX.LOGICIN47</td></tr>

<tr><td>CIN</td><td>input</td><td>IMUX.LOGICIN1</td></tr>

<tr><td>CLK</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX.LOGICIN58</td></tr>

<tr><td>LOAD</td><td>output</td><td>OUT16.TMIN</td></tr>

<tr><td>RCLK</td><td>output</td><td>OUT12.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>IMUX.LOGICIN55</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioiclk0-1"><a class="header" href="#bel-ioiclk0-1">Bel IOICLK0</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel IOICLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CKINT0</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX.GFAN1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioiclk1-1"><a class="header" href="#bel-ioiclk1-1">Bel IOICLK1</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel IOICLK1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CKINT0</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX.GFAN0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioi-1"><a class="header" href="#bel-ioi-1">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-tieoff_ioi-1"><a class="header" href="#bel-tieoff_ioi-1">Bel TIEOFF_IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel TIEOFF_IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX.GFAN0</td><td>IOICLK1.CKINT1</td></tr>

<tr><td>IMUX.GFAN1</td><td>IOICLK0.CKINT1</td></tr>

<tr><td>IMUX.CLK0</td><td>ILOGIC1.CLKDIV, OLOGIC1.CLKDIV, IODELAY1.CLK, IOICLK1.CKINT0</td></tr>

<tr><td>IMUX.CLK1</td><td>ILOGIC0.CLKDIV, OLOGIC0.CLKDIV, IODELAY0.CLK, IOICLK0.CKINT0</td></tr>

<tr><td>IMUX.SR0</td><td>OLOGIC1.SR</td></tr>

<tr><td>IMUX.SR1</td><td>OLOGIC0.SR</td></tr>

<tr><td>IMUX.LOGICIN1</td><td>IODELAY1.CIN</td></tr>

<tr><td>IMUX.LOGICIN2</td><td>IODELAY1.CAL</td></tr>

<tr><td>IMUX.LOGICIN3</td><td>IODELAY0.CAL</td></tr>

<tr><td>IMUX.LOGICIN5</td><td>IODELAY0.CE</td></tr>

<tr><td>IMUX.LOGICIN7</td><td>IODELAY0.INC</td></tr>

<tr><td>IMUX.LOGICIN8</td><td>OLOGIC1.TRAIN</td></tr>

<tr><td>IMUX.LOGICIN9</td><td>OLOGIC0.TCE</td></tr>

<tr><td>IMUX.LOGICIN12</td><td>OLOGIC0.T3</td></tr>

<tr><td>IMUX.LOGICIN14</td><td>OLOGIC0.REV</td></tr>

<tr><td>IMUX.LOGICIN15</td><td>OLOGIC0.D1</td></tr>

<tr><td>IMUX.LOGICIN16</td><td>OLOGIC0.D2</td></tr>

<tr><td>IMUX.LOGICIN17</td><td>OLOGIC0.D3</td></tr>

<tr><td>IMUX.LOGICIN19</td><td>ILOGIC0.BITSLIP</td></tr>

<tr><td>IMUX.LOGICIN20</td><td>ILOGIC0.SR_INT</td></tr>

<tr><td>IMUX.LOGICIN23</td><td>OLOGIC1.TCE</td></tr>

<tr><td>IMUX.LOGICIN24</td><td>OLOGIC1.T1</td></tr>

<tr><td>IMUX.LOGICIN25</td><td>OLOGIC1.T2</td></tr>

<tr><td>IMUX.LOGICIN26</td><td>OLOGIC1.T3</td></tr>

<tr><td>IMUX.LOGICIN27</td><td>OLOGIC1.T4</td></tr>

<tr><td>IMUX.LOGICIN28</td><td>OLOGIC0.TRAIN</td></tr>

<tr><td>IMUX.LOGICIN29</td><td>OLOGIC1.REV</td></tr>

<tr><td>IMUX.LOGICIN30</td><td>OLOGIC1.OCE</td></tr>

<tr><td>IMUX.LOGICIN31</td><td>OLOGIC1.D1</td></tr>

<tr><td>IMUX.LOGICIN32</td><td>OLOGIC1.D2</td></tr>

<tr><td>IMUX.LOGICIN34</td><td>OLOGIC1.D4</td></tr>

<tr><td>IMUX.LOGICIN36</td><td>ILOGIC1.SR_INT</td></tr>

<tr><td>IMUX.LOGICIN37</td><td>ILOGIC1.REV</td></tr>

<tr><td>IMUX.LOGICIN38</td><td>ILOGIC1.CE0</td></tr>

<tr><td>IMUX.LOGICIN39</td><td>OLOGIC0.OCE</td></tr>

<tr><td>IMUX.LOGICIN41</td><td>IODELAY0.RST</td></tr>

<tr><td>IMUX.LOGICIN42</td><td>OLOGIC0.T2</td></tr>

<tr><td>IMUX.LOGICIN44</td><td>OLOGIC1.D3</td></tr>

<tr><td>IMUX.LOGICIN45</td><td>OLOGIC0.T1</td></tr>

<tr><td>IMUX.LOGICIN47</td><td>IODELAY1.CE</td></tr>

<tr><td>IMUX.LOGICIN48</td><td>OLOGIC0.D4</td></tr>

<tr><td>IMUX.LOGICIN52</td><td>IODELAY0.CIN</td></tr>

<tr><td>IMUX.LOGICIN54</td><td>OLOGIC0.T4</td></tr>

<tr><td>IMUX.LOGICIN55</td><td>IODELAY1.RST</td></tr>

<tr><td>IMUX.LOGICIN57</td><td>ILOGIC1.BITSLIP</td></tr>

<tr><td>IMUX.LOGICIN58</td><td>IODELAY1.INC</td></tr>

<tr><td>IMUX.LOGICIN59</td><td>ILOGIC0.REV</td></tr>

<tr><td>IMUX.LOGICIN62</td><td>ILOGIC0.CE0</td></tr>

<tr><td>OUT0.TMIN</td><td>ILOGIC1.FABRICOUT</td></tr>

<tr><td>OUT1.TMIN</td><td>ILOGIC1.Q1</td></tr>

<tr><td>OUT2.TMIN</td><td>ILOGIC1.Q2</td></tr>

<tr><td>OUT3.TMIN</td><td>ILOGIC1.Q3</td></tr>

<tr><td>OUT4.TMIN</td><td>ILOGIC1.Q4</td></tr>

<tr><td>OUT5.TMIN</td><td>ILOGIC1.INCDEC</td></tr>

<tr><td>OUT6.TMIN</td><td>ILOGIC1.VALID</td></tr>

<tr><td>OUT7.TMIN</td><td>ILOGIC0.FABRICOUT</td></tr>

<tr><td>OUT8.TMIN</td><td>ILOGIC0.Q1</td></tr>

<tr><td>OUT9.TMIN</td><td>ILOGIC0.Q2</td></tr>

<tr><td>OUT10.TMIN</td><td>ILOGIC0.Q3</td></tr>

<tr><td>OUT11.TMIN</td><td>ILOGIC0.Q4</td></tr>

<tr><td>OUT12.TMIN</td><td>IODELAY1.RCLK</td></tr>

<tr><td>OUT13.TMIN</td><td>IODELAY0.RCLK</td></tr>

<tr><td>OUT14.TMIN</td><td>IODELAY1.BUSY</td></tr>

<tr><td>OUT15.TMIN</td><td>IODELAY0.BUSY</td></tr>

<tr><td>OUT16.TMIN</td><td>IODELAY1.LOAD</td></tr>

<tr><td>OUT17.TMIN</td><td>IODELAY0.LOAD</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI.BT bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
<th>22</th>
<th>23</th>
<th>24</th>
<th>25</th>
<th>26</th>
<th>27</th>
<th>28</th>
<th>29</th>
</tr>

</thead>

<tbody>
<tr><td>63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.63">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</a>
</td>
<td>-</td>
<td title="0.24.63">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.63">
<a href="#tile-spartan6-IOI.BT-IODELAY_COMMON:DIFF_PHASE_DETECTOR">IODELAY_COMMON:DIFF_PHASE_DETECTOR</a>
</td>
<td title="0.28.63">
<a href="#tile-spartan6-IOI.BT-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.62">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:IFF_SR_SYNC">~ILOGIC1:IFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.24.62">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.28.62">
<a href="#tile-spartan6-IOI.BT-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[1]</a>
</td>
<td title="0.29.62">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.ICE">IOICLK0:MUX.ICE[1]</a>
</td>
</tr>

<tr><td>61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.23.61">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.OCE">IOICLK0:MUX.OCE[1]</a>
</td>
<td title="0.24.61">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.28.61">
<a href="#tile-spartan6-IOI.BT-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[2]</a>
</td>
<td title="0.29.61">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.ICE">IOICLK0:MUX.ICE[0]</a>
</td>
</tr>

<tr><td>60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.60">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:DDR">ILOGIC1:DDR</a>
</td>
<td title="0.23.60">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.OCE">IOICLK0:MUX.OCE[0]</a>
</td>
<td title="0.24.60">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.28.60">
<a href="#tile-spartan6-IOI.BT-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[3]</a>
</td>
<td title="0.29.60">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.ICE">IOICLK0:MUX.ICE[2]</a>
</td>
</tr>

<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.59">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:IFF_REV_USED">ILOGIC1:IFF_REV_USED</a>
</td>
<td title="0.23.59">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.OCE">IOICLK0:MUX.OCE[2]</a>
</td>
<td title="0.24.59">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.28.59">
<a href="#tile-spartan6-IOI.BT-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[4]</a>
</td>
<td title="0.29.59">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ENABLE.ODATAIN">IODELAY0:ENABLE.ODATAIN</a>
</td>
</tr>

<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.58">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.SR">ILOGIC1:MUX.SR[0]</a>
</td>
<td title="0.23.58">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ENABLE.CIN">IODELAY0:ENABLE.CIN[2]</a>
</td>
<td title="0.24.58">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.28.58">
<a href="#tile-spartan6-IOI.BT-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[5]</a>
</td>
<td title="0.29.58">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
</tr>

<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.57">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:IFF_CE_ENABLE">~ILOGIC1:IFF_CE_ENABLE</a>
</td>
<td title="0.23.57">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ENABLE.CIN">IODELAY0:ENABLE.CIN[1]</a>
</td>
<td title="0.24.57">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[4]</a>
</td>
<td title="0.25.57">
<a href="#tile-spartan6-IOI.BT-IOI:MEM_PLL_POL_SEL">IOI:MEM_PLL_POL_SEL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.57">
<a href="#tile-spartan6-IOI.BT-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[6]</a>
</td>
<td title="0.29.57">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:I_DELAY_ENABLE">~ILOGIC0:I_DELAY_ENABLE</a>
</td>
</tr>

<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.23.56">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DELAYCHAIN_OSC">IODELAY0:DELAYCHAIN_OSC</a>
</td>
<td title="0.24.56">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[4]</a>
</td>
<td title="0.25.56">
<a href="#tile-spartan6-IOI.BT-IOI:MEM_PLL_DIV_EN">IOI:MEM_PLL_DIV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.56">
<a href="#tile-spartan6-IOI.BT-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX[7]</a>
</td>
<td title="0.29.56">
<a href="#tile-spartan6-IOI.BT-IODELAY0:MODE">IODELAY0:MODE[3]</a>
</td>
</tr>

<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.55">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:IFF_SRVAL">ILOGIC1:IFF_SRVAL</a>
</td>
<td title="0.23.55">
<a href="#tile-spartan6-IOI.BT-IODELAY0:MODE">IODELAY0:MODE[2]</a>
</td>
<td title="0.24.55">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[3]</a>
</td>
<td title="0.25.55">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DIFF_PHASE_DETECTOR">IODELAY0:DIFF_PHASE_DETECTOR</a>
</td>
<td>-</td>
<td title="0.27.55">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.Q4">ILOGIC1:MUX.Q4[0]</a>
</td>
<td title="0.28.55">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:IFF_DELAY_ENABLE">~ILOGIC0:IFF_DELAY_ENABLE</a>
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP06">IODELAY0:DRP06[4]</a>
</td>
<td title="0.29.55">
<a href="#tile-spartan6-IOI.BT-IOICLK0:DDR_ALIGNMENT">IOICLK0:DDR_ALIGNMENT[0]</a>
</td>
</tr>

<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.23.54">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_MODE">IODELAY0:IDELAY_MODE[1]</a>
</td>
<td title="0.24.54">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[3]</a>
</td>
<td title="0.25.54">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a>
</td>
<td>-</td>
<td title="0.27.54">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.Q4">ILOGIC1:MUX.Q4[1]</a>
</td>
<td title="0.28.54">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP07">IODELAY0:DRP07[4]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY0:LUMPED_DELAY_SELECT">IODELAY0:LUMPED_DELAY_SELECT</a>
</td>
<td title="0.29.54">
<a href="#tile-spartan6-IOI.BT-IOICLK0:DDR_ALIGNMENT">IOICLK0:DDR_ALIGNMENT[1]</a>
</td>
</tr>

<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.23.53">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CE1">IOICLK0:MUX.CE1[2]</a>
</td>
<td title="0.24.53">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.53">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.Q3">ILOGIC1:MUX.Q3[1]</a>
</td>
<td title="0.28.53">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC[1]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP06">IODELAY0:DRP06[3]</a>
</td>
<td title="0.29.53">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CE0">IOICLK0:MUX.CE0[2]</a>
</td>
</tr>

<tr><td>52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.52">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_FIXED">IODELAY0:IDELAY_FIXED</a>
</td>
<td title="0.23.52">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CE1">IOICLK0:MUX.CE1[1]</a>
</td>
<td title="0.24.52">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.52">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.Q3">ILOGIC1:MUX.Q3[0]</a>
</td>
<td title="0.28.52">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP07">IODELAY0:DRP07[3]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY0:LUMPED_DELAY">IODELAY0:LUMPED_DELAY</a>
</td>
<td title="0.29.52">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CE0">IOICLK0:MUX.CE0[1]</a>
</td>
</tr>

<tr><td>51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.51">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:ROW2_CLK_ENABLE">ILOGIC1:ROW2_CLK_ENABLE</a>
</td>
<td title="0.23.51">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CE1">IOICLK0:MUX.CE1[0]</a>
</td>
<td title="0.24.51">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[1]</a>
</td>
<td title="0.25.51">
<a href="#tile-spartan6-IOI.BT-IODELAY0:TEST_NCOUNTER">IODELAY0:TEST_NCOUNTER</a>
</td>
<td>-</td>
<td title="0.27.51">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.Q2">ILOGIC1:MUX.Q2[0]</a>
</td>
<td title="0.28.51">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP07">IODELAY0:DRP07[2]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY0:IODELAY_CHANGE">IODELAY0:IODELAY_CHANGE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.50">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:ROW1_CLK_ENABLE">ILOGIC1:ROW1_CLK_ENABLE</a>
</td>
<td title="0.23.50">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.OCLK">IOICLK0:MUX.OCLK[2]</a>
</td>
<td title="0.24.50">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.50">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.Q2">ILOGIC1:MUX.Q2[1]</a>
</td>
<td title="0.28.50">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC[0]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP06">IODELAY0:DRP06[2]</a>
</td>
<td title="0.29.50">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CE0">IOICLK0:MUX.CE0[0]</a>
</td>
</tr>

<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.49">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:ROW3_CLK_ENABLE">ILOGIC1:ROW3_CLK_ENABLE</a>
</td>
<td title="0.23.49">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.OCLK">IOICLK0:MUX.OCLK[3]</a>
</td>
<td title="0.24.49">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N[0]</a>
</td>
<td title="0.25.49">
<a href="#tile-spartan6-IOI.BT-IODELAY0:TEST_PCOUNTER">IODELAY0:TEST_PCOUNTER</a>
</td>
<td>-</td>
<td title="0.27.49">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.Q1">ILOGIC1:MUX.Q1[1]</a>
</td>
<td title="0.28.49">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP06">IODELAY0:DRP06[5]</a>
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td title="0.29.49">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.ICLK">IOICLK0:MUX.ICLK[2]</a>
</td>
</tr>

<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.48">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:ROW4_CLK_ENABLE">ILOGIC1:ROW4_CLK_ENABLE</a>
</td>
<td title="0.23.48">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.OCLK">IOICLK0:MUX.OCLK[0]</a>
</td>
<td title="0.24.48">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="0.26.48">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MUX.TRAIN">OLOGIC1:MUX.TRAIN[1]</a>
</td>
<td title="0.27.48">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.Q1">ILOGIC1:MUX.Q1[0]</a>
</td>
<td title="0.28.48">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP07">IODELAY0:DRP07[5]</a>
</td>
<td title="0.29.48">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.ICLK">IOICLK0:MUX.ICLK[3]</a>
</td>
</tr>

<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.47">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:ROW4_CLK_ENABLE">ILOGIC0:ROW4_CLK_ENABLE</a>
</td>
<td title="0.23.47">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.ICLK">IOICLK0:MUX.ICLK[0]</a>
</td>
<td title="0.24.47">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[0]</a>
</td>
<td title="0.25.47">
<a href="#tile-spartan6-IOI.BT-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[3]</a>
</td>
<td title="0.26.47">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MUX.TRAIN">OLOGIC0:MUX.TRAIN[1]</a>
</td>
<td title="0.27.47">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.Q1">ILOGIC0:MUX.Q1[0]</a>
</td>
<td title="0.28.47">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP06">IODELAY0:DRP06[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.46">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:ROW3_CLK_ENABLE">ILOGIC0:ROW3_CLK_ENABLE</a>
</td>
<td title="0.23.46">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.ICLK">IOICLK0:MUX.ICLK[1]</a>
</td>
<td title="0.24.46">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[0]</a>
</td>
<td title="0.25.46">
<a href="#tile-spartan6-IOI.BT-IODELAY_COMMON:DRP_FROM_MCB">IODELAY_COMMON:DRP_FROM_MCB</a>
</td>
<td title="0.26.46">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:CASCADE_ENABLE">OLOGIC0:CASCADE_ENABLE</a>
</td>
<td title="0.27.46">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.Q1">ILOGIC0:MUX.Q1[1]</a>
</td>
<td title="0.28.46">
<a href="#tile-spartan6-IOI.BT-IODELAY0:COUNTER_WRAPAROUND">IODELAY0:COUNTER_WRAPAROUND[0]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP07">IODELAY0:DRP07[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.45">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:ROW1_CLK_ENABLE">ILOGIC0:ROW1_CLK_ENABLE</a>
</td>
<td title="0.23.45">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.OCLK">IOICLK0:MUX.OCLK[1]</a>
</td>
<td title="0.24.45">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[1]</a>
</td>
<td>-</td>
<td title="0.26.45">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MUX.TRAIN">OLOGIC0:MUX.TRAIN[0]</a>
</td>
<td title="0.27.45">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.Q2">ILOGIC0:MUX.Q2[1]</a>
</td>
<td title="0.28.45">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP06">IODELAY0:DRP06[0]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY0:PLUS1">IODELAY0:PLUS1</a>
</td>
<td title="0.29.45">
<a href="#tile-spartan6-IOI.BT-IODELAY0:TEST_GLITCH_FILTER">IODELAY0:TEST_GLITCH_FILTER</a>
</td>
</tr>

<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.44">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:ROW2_CLK_ENABLE">ILOGIC0:ROW2_CLK_ENABLE</a>
</td>
<td title="0.23.44">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_MODE">IODELAY0:IDELAY_MODE[0]</a>
</td>
<td title="0.24.44">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[1]</a>
</td>
<td title="0.25.44">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a>
</td>
<td title="0.26.44">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MUX.TRAIN">OLOGIC1:MUX.TRAIN[0]</a>
</td>
<td title="0.27.44">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.Q2">ILOGIC0:MUX.Q2[0]</a>
</td>
<td title="0.28.44">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP07">IODELAY0:DRP07[0]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_FROM_HALF_MAX">IODELAY0:IDELAY_FROM_HALF_MAX</a>
</td>
<td title="0.29.44">
<a href="#tile-spartan6-IOI.BT-IODELAY0:MODE">IODELAY0:MODE[1]</a>
</td>
</tr>

<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.23.43">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.D">ILOGIC0:MUX.D[1]</a>
</td>
<td title="0.24.43">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[2]</a>
</td>
<td title="0.25.43">
<a href="#tile-spartan6-IOI.BT-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP[0]</a>
</td>
<td title="0.26.43">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[1]</a>
</td>
<td title="0.27.43">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.Q3">ILOGIC0:MUX.Q3[0]</a>
</td>
<td title="0.28.43">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP06">IODELAY0:DRP06[7]</a>
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MUX.OCE">OLOGIC0:MUX.OCE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.42">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a>
</td>
<td title="0.23.42">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.D">ILOGIC0:MUX.D[0]</a>
</td>
<td title="0.24.42">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[2]</a>
</td>
<td>-</td>
<td title="0.26.42">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[0]</a>
</td>
<td title="0.27.42">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.Q3">ILOGIC0:MUX.Q3[1]</a>
</td>
<td title="0.28.42">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP07">IODELAY0:DRP07[7]</a>
</td>
<td title="0.29.42">
<a href="#tile-spartan6-IOI.BT-IODELAY0:MODE">IODELAY0:MODE[0]</a>
</td>
</tr>

<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.41">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:IFF_INIT">ILOGIC1:IFF_INIT</a>
</td>
<td title="0.23.41">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ENABLE.CIN">IODELAY0:ENABLE.CIN[0]</a>
</td>
<td title="0.24.41">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="0.26.41">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
<td title="0.27.41">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.Q4">ILOGIC0:MUX.Q4[1]</a>
</td>
<td title="0.28.41">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP06">IODELAY0:DRP06[6]</a>
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td title="0.29.41">
<a href="#tile-spartan6-IOI.BT-IOICLK0:DDR_ENABLE">IOICLK0:DDR_ENABLE[1]</a>
</td>
</tr>

<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.40">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:DDR">ILOGIC0:DDR</a>
</td>
<td title="0.23.40">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK2">IOICLK0:MUX.CLK2[1]</a>
</td>
<td title="0.24.40">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="0.26.40">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
<td title="0.27.40">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.Q4">ILOGIC0:MUX.Q4[0]</a>
</td>
<td title="0.28.40">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP07">IODELAY0:DRP07[6]</a>
</td>
<td title="0.29.40">
<a href="#tile-spartan6-IOI.BT-IOICLK0:DDR_ENABLE">IOICLK0:DDR_ENABLE[0]</a>
</td>
</tr>

<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.39">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a>
</td>
<td title="0.23.39">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK2">IOICLK0:MUX.CLK2[0]</a>
</td>
<td title="0.24.39">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[4]</a>
</td>
<td title="0.25.39">
<a href="#tile-spartan6-IOI.BT-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[2]</a>
</td>
<td title="0.26.39">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[1]</a>
</td>
<td title="0.27.39">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:DATA_WIDTH_RELOAD">ILOGIC0:DATA_WIDTH_RELOAD[1]</a>
</td>
<td title="0.28.39">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR[0]</a>
</td>
<td title="0.29.39">
<a href="#tile-spartan6-IOI.BT-IOICLK0:INV.CLK2">IOICLK0:INV.CLK2</a>
</td>
</tr>

<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.38">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:IFF_INIT">ILOGIC0:IFF_INIT</a>
</td>
<td title="0.23.38">
<a href="#tile-spartan6-IOI.BT-IOICLK0:INV.CLK1">IOICLK0:INV.CLK1</a>
</td>
<td title="0.24.38">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[4]</a>
</td>
<td>-</td>
<td title="0.26.38">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[0]</a>
</td>
<td title="0.27.38">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:DATA_WIDTH_RELOAD">ILOGIC0:DATA_WIDTH_RELOAD[0]</a>
</td>
<td title="0.28.38">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR[1]</a>
</td>
<td title="0.29.38">
<a href="#tile-spartan6-IOI.BT-IOICLK0:INV.CLK0">IOICLK0:INV.CLK0</a>
</td>
</tr>

<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.37">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:IFF_SRVAL">ILOGIC0:IFF_SRVAL</a>
</td>
<td title="0.23.37">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1[3]</a>
</td>
<td title="0.24.37">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="0.26.37">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
<td title="0.27.37">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:DATA_WIDTH_RELOAD">ILOGIC1:DATA_WIDTH_RELOAD[2]</a>
</td>
<td title="0.28.37">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR[2]</a>
</td>
<td title="0.29.37">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0[4]</a>
</td>
</tr>

<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.36">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:MUX.SR">ILOGIC0:MUX.SR[0]</a>
</td>
<td title="0.23.36">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1[2]</a>
</td>
<td title="0.24.36">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="0.26.36">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
<td title="0.27.36">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:DATA_WIDTH_RELOAD">ILOGIC1:DATA_WIDTH_RELOAD[1]</a>
</td>
<td title="0.28.36">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR[3]</a>
</td>
<td title="0.29.36">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0[2]</a>
</td>
</tr>

<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.35">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:IFF_REV_USED">ILOGIC0:IFF_REV_USED</a>
</td>
<td title="0.23.35">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1[4]</a>
</td>
<td title="0.24.35">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td title="0.26.35">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:ENABLE">ILOGIC1:ENABLE</a>
</td>
<td title="0.27.35">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MUX.D">OLOGIC1:MUX.D[0]</a>
</td>
<td>-</td>
<td title="0.29.35">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0[3]</a>
</td>
</tr>

<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.34">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:CASCADE_ENABLE">ILOGIC0:CASCADE_ENABLE</a>
</td>
<td>-</td>
<td title="0.24.34">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.34">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_RANK1_BYPASS">OLOGIC1:OFF_RANK1_BYPASS</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.33">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</a>
</td>
<td title="0.23.33">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1[0]</a>
</td>
<td title="0.24.33">
<a href="#tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.33">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TRAIN_PATTERN">OLOGIC1:TRAIN_PATTERN[0]</a>
</td>
<td>-</td>
<td title="0.29.33">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0[0]</a>
</td>
</tr>

<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.32">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:IFF_SR_SYNC">~ILOGIC0:IFF_SR_SYNC</a>
</td>
<td title="0.23.32">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1[1]</a>
</td>
<td title="0.24.32">
<a href="#tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="0.26.32">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:ENABLE">ILOGIC0:ENABLE</a>
</td>
<td title="0.27.32">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TRAIN_PATTERN">OLOGIC1:TRAIN_PATTERN[1]</a>
</td>
<td title="0.28.32">
<a href="#tile-spartan6-IOI.BT-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR[4]</a>
</td>
<td title="0.29.32">
<a href="#tile-spartan6-IOI.BT-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0[1]</a>
</td>
</tr>

<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.31">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:IFF_CE_ENABLE">~ILOGIC0:IFF_CE_ENABLE</a>
</td>
<td title="0.23.31">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1[1]</a>
</td>
<td title="0.24.31">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="0.26.31">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:ENABLE">OLOGIC1:ENABLE</a>
</td>
<td title="0.27.31">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TRAIN_PATTERN">OLOGIC1:TRAIN_PATTERN[2]</a>
</td>
<td title="0.28.31">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR[4]</a>
</td>
<td title="0.29.31">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0[1]</a>
</td>
</tr>

<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.30">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:CASCADE_ENABLE">OLOGIC1:CASCADE_ENABLE</a>
</td>
<td title="0.23.30">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1[0]</a>
</td>
<td title="0.24.30">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.30">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TRAIN_PATTERN">OLOGIC1:TRAIN_PATTERN[3]</a>
</td>
<td>-</td>
<td title="0.29.30">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0[0]</a>
</td>
</tr>

<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.29">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</a>
</td>
<td>-</td>
<td title="0.24.29">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.29">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:DDR_OPPOSITE_EDGE">OLOGIC1:DDR_OPPOSITE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.28">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_SR_ENABLE">OLOGIC1:OFF_SR_ENABLE</a>
</td>
<td title="0.23.28">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1[4]</a>
</td>
<td title="0.24.28">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[6]</a>
</td>
<td title="0.25.28">
<a href="#tile-spartan6-IOI.BT-IODELAY_COMMON:DRP_ENABLE">IODELAY_COMMON:DRP_ENABLE</a>
</td>
<td title="0.26.28">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:ENABLE">OLOGIC0:ENABLE</a>
</td>
<td title="0.27.28">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MUX.T">OLOGIC1:MUX.T[0]</a>
</td>
<td>-</td>
<td title="0.29.28">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0[3]</a>
</td>
</tr>

<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.27">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_REV_ENABLE">OLOGIC1:OFF_REV_ENABLE</a>
</td>
<td title="0.23.27">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1[2]</a>
</td>
<td title="0.24.27">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="0.26.27">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:ENABLE.IOCE">OLOGIC0:ENABLE.IOCE</a>
</td>
<td title="0.27.27">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_CE_ENABLE">OLOGIC1:OFF_CE_ENABLE</a>
</td>
<td title="0.28.27">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR[3]</a>
</td>
<td title="0.29.27">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0[2]</a>
</td>
</tr>

<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.26">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_SR_SYNC">~OLOGIC1:OFF_SR_SYNC</a>
</td>
<td title="0.23.26">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1[3]</a>
</td>
<td title="0.24.26">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[5]</a>
</td>
<td title="0.25.26">
<a href="#tile-spartan6-IOI.BT-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[1]</a>
</td>
<td title="0.26.26">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:ENABLE.IOCE">ILOGIC0:ENABLE.IOCE</a>
</td>
<td title="0.27.26">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_CE_OR_DDR">OLOGIC1:OFF_CE_OR_DDR</a>
</td>
<td title="0.28.26">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR[2]</a>
</td>
<td title="0.29.26">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0[4]</a>
</td>
</tr>

<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.25">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</a>
</td>
<td title="0.23.25">
<a href="#tile-spartan6-IOI.BT-IOICLK1:INV.CLK1">IOICLK1:INV.CLK1</a>
</td>
<td title="0.24.25">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[4]</a>
</td>
<td>-</td>
<td title="0.26.25">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:ENABLE.IOCE">OLOGIC1:ENABLE.IOCE</a>
</td>
<td title="0.27.25">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_RANK1_CLK_ENABLE">OLOGIC1:OFF_RANK1_CLK_ENABLE</a>
</td>
<td title="0.28.25">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR[1]</a>
</td>
<td title="0.29.25">
<a href="#tile-spartan6-IOI.BT-IOICLK1:INV.CLK0">IOICLK1:INV.CLK0</a>
</td>
</tr>

<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.24">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</a>
</td>
<td title="0.23.24">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK2">IOICLK1:MUX.CLK2[0]</a>
</td>
<td title="0.24.24">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[4]</a>
</td>
<td title="0.25.24">
<a href="#tile-spartan6-IOI.BT-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[0]</a>
</td>
<td title="0.26.24">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:ENABLE.IOCE">ILOGIC1:ENABLE.IOCE</a>
</td>
<td title="0.27.24">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OFF_RANK2_CLK_ENABLE">OLOGIC1:OFF_RANK2_CLK_ENABLE</a>
</td>
<td title="0.28.24">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR[0]</a>
</td>
<td title="0.29.24">
<a href="#tile-spartan6-IOI.BT-IOICLK1:INV.CLK2">IOICLK1:INV.CLK2</a>
</td>
</tr>

<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.23">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_SRVAL">OLOGIC1:TFF_SRVAL</a>
</td>
<td title="0.23.23">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CLK2">IOICLK1:MUX.CLK2[1]</a>
</td>
<td title="0.24.23">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="0.26.23">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:DATA_WIDTH_START">ILOGIC0:DATA_WIDTH_START[1]</a>
</td>
<td title="0.27.23">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_RANK2_CLK_ENABLE">OLOGIC1:TFF_RANK2_CLK_ENABLE</a>
</td>
<td title="0.28.23">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP07">IODELAY1:DRP07[6]</a>
</td>
<td title="0.29.23">
<a href="#tile-spartan6-IOI.BT-IOICLK1:DDR_ENABLE">IOICLK1:DDR_ENABLE[1]</a>
</td>
</tr>

<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.22">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</a>
</td>
<td title="0.23.22">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ENABLE.CIN">IODELAY1:ENABLE.CIN[2]</a>
</td>
<td title="0.24.22">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="0.26.22">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a>
</td>
<td title="0.27.22">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_RANK1_CLK_ENABLE">OLOGIC1:TFF_RANK1_CLK_ENABLE</a>
</td>
<td title="0.28.22">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP06">IODELAY1:DRP06[6]</a>
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TMUX">OLOGIC1:TMUX[0]</a>
</td>
<td title="0.29.22">
<a href="#tile-spartan6-IOI.BT-IOICLK1:DDR_ENABLE">IOICLK1:DDR_ENABLE[0]</a>
</td>
</tr>

<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.21">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_SR_SYNC">~OLOGIC1:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.24.21">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[2]</a>
</td>
<td>-</td>
<td title="0.26.21">
<a href="#tile-spartan6-IOI.BT-ILOGIC0:DATA_WIDTH_START">ILOGIC0:DATA_WIDTH_START[0]</a>
</td>
<td title="0.27.21">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_CE_OR_DDR">OLOGIC1:TFF_CE_OR_DDR</a>
</td>
<td title="0.28.21">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP07">IODELAY1:DRP07[7]</a>
</td>
<td title="0.29.21">
<a href="#tile-spartan6-IOI.BT-IODELAY1:MODE">IODELAY1:MODE[1]</a>
</td>
</tr>

<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.20">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_REV_ENABLE">OLOGIC1:TFF_REV_ENABLE</a>
</td>
<td>-</td>
<td title="0.24.20">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[2]</a>
</td>
<td title="0.25.20">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DIFF_PHASE_DETECTOR">IODELAY1:DIFF_PHASE_DETECTOR</a>
</td>
<td title="0.26.20">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:DATA_WIDTH_START">ILOGIC1:DATA_WIDTH_START[0]</a>
</td>
<td title="0.27.20">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_CE_ENABLE">OLOGIC1:TFF_CE_ENABLE</a>
</td>
<td title="0.28.20">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP06">IODELAY1:DRP06[7]</a>
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MUX.OCE">OLOGIC1:MUX.OCE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.19">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_SR_ENABLE">OLOGIC1:TFF_SR_ENABLE</a>
</td>
<td title="0.23.19">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_MODE">IODELAY1:IDELAY_MODE[1]</a>
</td>
<td title="0.24.19">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[1]</a>
</td>
<td title="0.25.19">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a>
</td>
<td title="0.26.19">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:DATA_WIDTH_START">ILOGIC1:DATA_WIDTH_START[1]</a>
</td>
<td title="0.27.19">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_RANK1_BYPASS">OLOGIC1:TFF_RANK1_BYPASS</a>
</td>
<td title="0.28.19">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP07">IODELAY1:DRP07[0]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_FROM_HALF_MAX">IODELAY1:IDELAY_FROM_HALF_MAX</a>
</td>
<td title="0.29.19">
<a href="#tile-spartan6-IOI.BT-IODELAY1:MODE">IODELAY1:MODE[0]</a>
</td>
</tr>

<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.18">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</a>
</td>
<td title="0.23.18">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.OCLK">IOICLK1:MUX.OCLK[1]</a>
</td>
<td title="0.24.18">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[1]</a>
</td>
<td>-</td>
<td title="0.26.18">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:DATA_WIDTH_START">ILOGIC1:DATA_WIDTH_START[2]</a>
</td>
<td title="0.27.18">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:DATA_WIDTH_RELOAD">ILOGIC1:DATA_WIDTH_RELOAD[0]</a>
</td>
<td title="0.28.18">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP06">IODELAY1:DRP06[0]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY1:EVENT_SEL">IODELAY1:EVENT_SEL[0]</a>
</td>
<td title="0.29.18">
<a href="#tile-spartan6-IOI.BT-IODELAY1:TEST_GLITCH_FILTER">IODELAY1:TEST_GLITCH_FILTER</a>
</td>
</tr>

<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.23.17">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.ICLK">IOICLK1:MUX.ICLK[1]</a>
</td>
<td title="0.24.17">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P[0]</a>
</td>
<td>-</td>
<td title="0.26.17">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</a>
</td>
<td title="0.27.17">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TRAIN_PATTERN">OLOGIC0:TRAIN_PATTERN[1]</a>
</td>
<td title="0.28.17">
<a href="#tile-spartan6-IOI.BT-IODELAY1:COUNTER_WRAPAROUND">IODELAY1:COUNTER_WRAPAROUND[0]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP07">IODELAY1:DRP07[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.16">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_FIXED">IODELAY1:IDELAY_FIXED</a>
</td>
<td title="0.23.16">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.ICLK">IOICLK1:MUX.ICLK[0]</a>
</td>
<td title="0.24.16">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P[0]</a>
</td>
<td>-</td>
<td title="0.26.16">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:CASCADE_ENABLE">ILOGIC1:CASCADE_ENABLE</a>
</td>
<td title="0.27.16">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TRAIN_PATTERN">OLOGIC0:TRAIN_PATTERN[0]</a>
</td>
<td title="0.28.16">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP06">IODELAY1:DRP06[1]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY1:EVENT_SEL">IODELAY1:EVENT_SEL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.15">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MUX.SR">OLOGIC1:MUX.SR[0]</a>
</td>
<td title="0.23.15">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.OCLK">IOICLK1:MUX.OCLK[0]</a>
</td>
<td title="0.24.15">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="0.26.15">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MISR_ENABLE_DATA">OLOGIC1:MISR_ENABLE_DATA</a>
</td>
<td title="0.27.15">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_RANK1_BYPASS">OLOGIC0:OFF_RANK1_BYPASS</a>
</td>
<td title="0.28.15">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP07">IODELAY1:DRP07[5]</a>
</td>
<td title="0.29.15">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.ICLK">IOICLK1:MUX.ICLK[3]</a>
</td>
</tr>

<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.14">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MUX.REV">OLOGIC1:MUX.REV[0]</a>
</td>
<td title="0.23.14">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.OCLK">IOICLK1:MUX.OCLK[3]</a>
</td>
<td title="0.24.14">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="0.26.14">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MISR_ENABLE_CLK">OLOGIC1:MISR_ENABLE_CLK</a>
</td>
<td title="0.27.14">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:DDR_OPPOSITE_EDGE">OLOGIC0:DDR_OPPOSITE_EDGE</a>
</td>
<td title="0.28.14">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP06">IODELAY1:DRP06[5]</a>
<a href="#tile-spartan6-IOI.BT-OLOGIC1:OMUX">OLOGIC1:OMUX[0]</a>
</td>
<td title="0.29.14">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.ICLK">IOICLK1:MUX.ICLK[2]</a>
</td>
</tr>

<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.13">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</a>
</td>
<td title="0.23.13">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.OCLK">IOICLK1:MUX.OCLK[2]</a>
</td>
<td title="0.24.13">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[1]</a>
</td>
<td>-</td>
<td title="0.26.13">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MISR_ENABLE_CLK">OLOGIC0:MISR_ENABLE_CLK</a>
</td>
<td title="0.27.13">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TRAIN_PATTERN">OLOGIC0:TRAIN_PATTERN[2]</a>
</td>
<td title="0.28.13">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC[0]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP06">IODELAY1:DRP06[2]</a>
</td>
<td title="0.29.13">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CE0">IOICLK1:MUX.CE0[0]</a>
</td>
</tr>

<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.12">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_SR_ENABLE">OLOGIC0:OFF_SR_ENABLE</a>
</td>
<td title="0.23.12">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CE1">IOICLK1:MUX.CE1[0]</a>
</td>
<td title="0.24.12">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[1]</a>
</td>
<td title="0.25.12">
<a href="#tile-spartan6-IOI.BT-IODELAY1:TEST_NCOUNTER">IODELAY1:TEST_NCOUNTER</a>
</td>
<td title="0.26.12">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MISR_ENABLE_DATA">OLOGIC0:MISR_ENABLE_DATA</a>
</td>
<td title="0.27.12">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MUX.D">OLOGIC0:MUX.D[0]</a>
</td>
<td title="0.28.12">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP07">IODELAY1:DRP07[2]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY1:IODELAY_CHANGE">IODELAY1:IODELAY_CHANGE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.11">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_REV_ENABLE">OLOGIC0:OFF_REV_ENABLE</a>
</td>
<td title="0.23.11">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CE1">IOICLK1:MUX.CE1[1]</a>
</td>
<td title="0.24.11">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="0.26.11">
<a href="#tile-spartan6-IOI.BT-OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a>
</td>
<td title="0.27.11">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_CE_ENABLE">OLOGIC0:OFF_CE_ENABLE</a>
</td>
<td title="0.28.11">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP07">IODELAY1:DRP07[3]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY1:LUMPED_DELAY">IODELAY1:LUMPED_DELAY</a>
</td>
<td title="0.29.11">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CE0">IOICLK1:MUX.CE0[1]</a>
</td>
</tr>

<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.10">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_SR_SYNC">~OLOGIC0:OFF_SR_SYNC</a>
</td>
<td title="0.23.10">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CE1">IOICLK1:MUX.CE1[2]</a>
</td>
<td title="0.24.10">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="0.26.10">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a>
</td>
<td title="0.27.10">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_CE_OR_DDR">OLOGIC0:OFF_CE_OR_DDR</a>
</td>
<td title="0.28.10">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC[1]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP06">IODELAY1:DRP06[3]</a>
</td>
<td title="0.29.10">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.CE0">IOICLK1:MUX.CE0[2]</a>
</td>
</tr>

<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.9">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</a>
</td>
<td title="0.23.9">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_MODE">IODELAY1:IDELAY_MODE[0]</a>
</td>
<td title="0.24.9">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[3]</a>
</td>
<td title="0.25.9">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a>
</td>
<td title="0.26.9">
<a href="#tile-spartan6-IOI.BT-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP[1]</a>
</td>
<td title="0.27.9">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_RANK1_CLK_ENABLE">OLOGIC0:OFF_RANK1_CLK_ENABLE</a>
</td>
<td title="0.28.9">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP07">IODELAY1:DRP07[4]</a>
<a href="#tile-spartan6-IOI.BT-IODELAY1:LUMPED_DELAY_SELECT">IODELAY1:LUMPED_DELAY_SELECT</a>
</td>
<td title="0.29.9">
<a href="#tile-spartan6-IOI.BT-IOICLK1:DDR_ALIGNMENT">IOICLK1:DDR_ALIGNMENT[1]</a>
</td>
</tr>

<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.8">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</a>
</td>
<td title="0.23.8">
<a href="#tile-spartan6-IOI.BT-IODELAY1:MODE">IODELAY1:MODE[2]</a>
</td>
<td title="0.24.8">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.8">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OFF_RANK2_CLK_ENABLE">OLOGIC0:OFF_RANK2_CLK_ENABLE</a>
</td>
<td title="0.28.8">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:IFF_DELAY_ENABLE">~ILOGIC1:IFF_DELAY_ENABLE</a>
<a href="#tile-spartan6-IOI.BT-IODELAY1:DRP06">IODELAY1:DRP06[4]</a>
</td>
<td title="0.29.8">
<a href="#tile-spartan6-IOI.BT-IOICLK1:DDR_ALIGNMENT">IOICLK1:DDR_ALIGNMENT[0]</a>
</td>
</tr>

<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.7">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</a>
</td>
<td title="0.23.7">
<a href="#tile-spartan6-IOI.BT-IODELAY1:DELAYCHAIN_OSC">IODELAY1:DELAYCHAIN_OSC</a>
</td>
<td title="0.24.7">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.7">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_RANK2_CLK_ENABLE">OLOGIC0:TFF_RANK2_CLK_ENABLE</a>
</td>
<td title="0.28.7">
<a href="#tile-spartan6-IOI.BT-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[7]</a>
</td>
<td title="0.29.7">
<a href="#tile-spartan6-IOI.BT-IODELAY1:MODE">IODELAY1:MODE[3]</a>
</td>
</tr>

<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.6">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</a>
</td>
<td title="0.23.6">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ENABLE.CIN">IODELAY1:ENABLE.CIN[1]</a>
</td>
<td title="0.24.6">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.6">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_RANK1_CLK_ENABLE">OLOGIC0:TFF_RANK1_CLK_ENABLE</a>
</td>
<td title="0.28.6">
<a href="#tile-spartan6-IOI.BT-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[6]</a>
</td>
<td title="0.29.6">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:I_DELAY_ENABLE">~ILOGIC1:I_DELAY_ENABLE</a>
</td>
</tr>

<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.5">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_SR_SYNC">~OLOGIC0:TFF_SR_SYNC</a>
</td>
<td title="0.23.5">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ENABLE.CIN">IODELAY1:ENABLE.CIN[0]</a>
</td>
<td title="0.24.5">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.5">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_CE_OR_DDR">OLOGIC0:TFF_CE_OR_DDR</a>
</td>
<td title="0.28.5">
<a href="#tile-spartan6-IOI.BT-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[5]</a>
</td>
<td title="0.29.5">
<a href="#tile-spartan6-IOI.BT-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX[0]</a>
</td>
</tr>

<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.4">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_REV_ENABLE">OLOGIC0:TFF_REV_ENABLE</a>
</td>
<td title="0.23.4">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.OCE">IOICLK1:MUX.OCE[2]</a>
</td>
<td title="0.24.4">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_CE_ENABLE">OLOGIC0:TFF_CE_ENABLE</a>
</td>
<td title="0.28.4">
<a href="#tile-spartan6-IOI.BT-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[4]</a>
</td>
<td title="0.29.4">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ENABLE.ODATAIN">IODELAY1:ENABLE.ODATAIN</a>
</td>
</tr>

<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.3">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_SR_ENABLE">OLOGIC0:TFF_SR_ENABLE</a>
</td>
<td title="0.23.3">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.OCE">IOICLK1:MUX.OCE[0]</a>
</td>
<td title="0.24.3">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td title="0.26.3">
<a href="#tile-spartan6-IOI.BT-IODELAY0:MUX.IOCLK">IODELAY0:MUX.IOCLK[0]</a>
</td>
<td title="0.27.3">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TRAIN_PATTERN">OLOGIC0:TRAIN_PATTERN[3]</a>
</td>
<td title="0.28.3">
<a href="#tile-spartan6-IOI.BT-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[3]</a>
</td>
<td title="0.29.3">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.ICE">IOICLK1:MUX.ICE[2]</a>
</td>
</tr>

<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.2">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</a>
</td>
<td title="0.23.2">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.OCE">IOICLK1:MUX.OCE[1]</a>
</td>
<td title="0.24.2">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.27.2">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MUX.T">OLOGIC0:MUX.T[0]</a>
</td>
<td title="0.28.2">
<a href="#tile-spartan6-IOI.BT-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.ICE">IOICLK1:MUX.ICE[0]</a>
</td>
</tr>

<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.1">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MUX.SR">OLOGIC0:MUX.SR[0]</a>
</td>
<td>-</td>
<td title="0.24.1">
<a href="#tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td title="0.26.1">
<a href="#tile-spartan6-IOI.BT-IODELAY1:MUX.IOCLK">IODELAY1:MUX.IOCLK[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:TFF_RANK1_BYPASS">OLOGIC0:TFF_RANK1_BYPASS</a>
</td>
<td title="0.28.1">
<a href="#tile-spartan6-IOI.BT-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[1]</a>
</td>
<td title="0.29.1">
<a href="#tile-spartan6-IOI.BT-IOICLK1:MUX.ICE">IOICLK1:MUX.ICE[1]</a>
</td>
</tr>

<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.0">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:MUX.REV">OLOGIC0:MUX.REV[0]</a>
</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N[7]</a>
</td>
<td title="0.25.0">
<a href="#tile-spartan6-IOI.BT-IODELAY1:TEST_PCOUNTER">IODELAY1:TEST_PCOUNTER</a>
</td>
<td>-</td>
<td title="0.27.0">
<a href="#tile-spartan6-IOI.BT-OLOGIC0:OUTPUT_MODE">OLOGIC0:OUTPUT_MODE[0]</a>
</td>
<td title="0.28.0">
<a href="#tile-spartan6-IOI.BT-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.26.22</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:CASCADE_ENABLE">ILOGIC0:CASCADE_ENABLE</th>
<th>0.22.34</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:DDR">ILOGIC0:DDR</th>
<th>0.22.40</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:ENABLE">ILOGIC0:ENABLE</th>
<th>0.26.32</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:ENABLE.IOCE">ILOGIC0:ENABLE.IOCE</th>
<th>0.26.26</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:IFF_INIT">ILOGIC0:IFF_INIT</th>
<th>0.22.38</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.22.33</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:IFF_REV_USED">ILOGIC0:IFF_REV_USED</th>
<th>0.22.35</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:IFF_SRVAL">ILOGIC0:IFF_SRVAL</th>
<th>0.22.37</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</th>
<th>0.22.39</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:ROW1_CLK_ENABLE">ILOGIC0:ROW1_CLK_ENABLE</th>
<th>0.22.45</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:ROW2_CLK_ENABLE">ILOGIC0:ROW2_CLK_ENABLE</th>
<th>0.22.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:ROW3_CLK_ENABLE">ILOGIC0:ROW3_CLK_ENABLE</th>
<th>0.22.46</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:ROW4_CLK_ENABLE">ILOGIC0:ROW4_CLK_ENABLE</th>
<th>0.22.47</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</th>
<th>0.26.17</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:CASCADE_ENABLE">ILOGIC1:CASCADE_ENABLE</th>
<th>0.26.16</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:DDR">ILOGIC1:DDR</th>
<th>0.22.60</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:ENABLE">ILOGIC1:ENABLE</th>
<th>0.26.35</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:ENABLE.IOCE">ILOGIC1:ENABLE.IOCE</th>
<th>0.26.24</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:IFF_INIT">ILOGIC1:IFF_INIT</th>
<th>0.22.41</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</th>
<th>0.22.63</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:IFF_REV_USED">ILOGIC1:IFF_REV_USED</th>
<th>0.22.59</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:IFF_SRVAL">ILOGIC1:IFF_SRVAL</th>
<th>0.22.55</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</th>
<th>0.22.42</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:ROW1_CLK_ENABLE">ILOGIC1:ROW1_CLK_ENABLE</th>
<th>0.22.50</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:ROW2_CLK_ENABLE">ILOGIC1:ROW2_CLK_ENABLE</th>
<th>0.22.51</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:ROW3_CLK_ENABLE">ILOGIC1:ROW3_CLK_ENABLE</th>
<th>0.22.49</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:ROW4_CLK_ENABLE">ILOGIC1:ROW4_CLK_ENABLE</th>
<th>0.22.48</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:DELAYCHAIN_OSC">IODELAY0:DELAYCHAIN_OSC</th>
<th>0.23.56</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:DIFF_PHASE_DETECTOR">IODELAY0:DIFF_PHASE_DETECTOR</th>
<th>0.25.55</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:ENABLE.ODATAIN">IODELAY0:ENABLE.ODATAIN</th>
<th>0.29.59</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:IDELAY_FIXED">IODELAY0:IDELAY_FIXED</th>
<th>0.22.52</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:IDELAY_FROM_HALF_MAX">IODELAY0:IDELAY_FROM_HALF_MAX</th>
<th>0.28.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:LUMPED_DELAY">IODELAY0:LUMPED_DELAY</th>
<th>0.28.52</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:LUMPED_DELAY_SELECT">IODELAY0:LUMPED_DELAY_SELECT</th>
<th>0.28.54</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:PLUS1">IODELAY0:PLUS1</th>
<th>0.28.45</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:TEST_GLITCH_FILTER">IODELAY0:TEST_GLITCH_FILTER</th>
<th>0.29.45</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:TEST_NCOUNTER">IODELAY0:TEST_NCOUNTER</th>
<th>0.25.51</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:TEST_PCOUNTER">IODELAY0:TEST_PCOUNTER</th>
<th>0.25.49</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:DELAYCHAIN_OSC">IODELAY1:DELAYCHAIN_OSC</th>
<th>0.23.7</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:DIFF_PHASE_DETECTOR">IODELAY1:DIFF_PHASE_DETECTOR</th>
<th>0.25.20</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:ENABLE.ODATAIN">IODELAY1:ENABLE.ODATAIN</th>
<th>0.29.4</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:IDELAY_FIXED">IODELAY1:IDELAY_FIXED</th>
<th>0.22.16</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:IDELAY_FROM_HALF_MAX">IODELAY1:IDELAY_FROM_HALF_MAX</th>
<th>0.28.19</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:LUMPED_DELAY">IODELAY1:LUMPED_DELAY</th>
<th>0.28.11</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:LUMPED_DELAY_SELECT">IODELAY1:LUMPED_DELAY_SELECT</th>
<th>0.28.9</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:TEST_GLITCH_FILTER">IODELAY1:TEST_GLITCH_FILTER</th>
<th>0.29.18</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:TEST_NCOUNTER">IODELAY1:TEST_NCOUNTER</th>
<th>0.25.12</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:TEST_PCOUNTER">IODELAY1:TEST_PCOUNTER</th>
<th>0.25.0</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY_COMMON:DIFF_PHASE_DETECTOR">IODELAY_COMMON:DIFF_PHASE_DETECTOR</th>
<th>0.27.63</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY_COMMON:DRP_ENABLE">IODELAY_COMMON:DRP_ENABLE</th>
<th>0.25.28</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY_COMMON:DRP_FROM_MCB">IODELAY_COMMON:DRP_FROM_MCB</th>
<th>0.25.46</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOI:MEM_PLL_DIV_EN">IOI:MEM_PLL_DIV_EN</th>
<th>0.25.56</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK0:INV.CLK0">IOICLK0:INV.CLK0</th>
<th>0.29.38</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK0:INV.CLK1">IOICLK0:INV.CLK1</th>
<th>0.23.38</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK0:INV.CLK2">IOICLK0:INV.CLK2</th>
<th>0.29.39</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:INV.CLK0">IOICLK1:INV.CLK0</th>
<th>0.29.25</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:INV.CLK1">IOICLK1:INV.CLK1</th>
<th>0.23.25</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:INV.CLK2">IOICLK1:INV.CLK2</th>
<th>0.29.24</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:CASCADE_ENABLE">OLOGIC0:CASCADE_ENABLE</th>
<th>0.26.46</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:DDR_OPPOSITE_EDGE">OLOGIC0:DDR_OPPOSITE_EDGE</th>
<th>0.27.14</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:ENABLE">OLOGIC0:ENABLE</th>
<th>0.26.28</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:ENABLE.IOCE">OLOGIC0:ENABLE.IOCE</th>
<th>0.26.27</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:MISR_ENABLE_CLK">OLOGIC0:MISR_ENABLE_CLK</th>
<th>0.26.13</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:MISR_ENABLE_DATA">OLOGIC0:MISR_ENABLE_DATA</th>
<th>0.26.12</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</th>
<th>0.26.10</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_CE_ENABLE">OLOGIC0:OFF_CE_ENABLE</th>
<th>0.27.11</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_CE_OR_DDR">OLOGIC0:OFF_CE_OR_DDR</th>
<th>0.27.10</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.22.9</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</th>
<th>0.22.13</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_RANK1_BYPASS">OLOGIC0:OFF_RANK1_BYPASS</th>
<th>0.27.15</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_RANK1_CLK_ENABLE">OLOGIC0:OFF_RANK1_CLK_ENABLE</th>
<th>0.27.9</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_RANK2_CLK_ENABLE">OLOGIC0:OFF_RANK2_CLK_ENABLE</th>
<th>0.27.8</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_REV_ENABLE">OLOGIC0:OFF_REV_ENABLE</th>
<th>0.22.11</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.22.8</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_SR_ENABLE">OLOGIC0:OFF_SR_ENABLE</th>
<th>0.22.12</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_CE_ENABLE">OLOGIC0:TFF_CE_ENABLE</th>
<th>0.27.4</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_CE_OR_DDR">OLOGIC0:TFF_CE_OR_DDR</th>
<th>0.27.5</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.22.6</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</th>
<th>0.22.2</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_RANK1_BYPASS">OLOGIC0:TFF_RANK1_BYPASS</th>
<th>0.27.1</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_RANK1_CLK_ENABLE">OLOGIC0:TFF_RANK1_CLK_ENABLE</th>
<th>0.27.6</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_RANK2_CLK_ENABLE">OLOGIC0:TFF_RANK2_CLK_ENABLE</th>
<th>0.27.7</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_REV_ENABLE">OLOGIC0:TFF_REV_ENABLE</th>
<th>0.22.4</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</th>
<th>0.22.7</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_SR_ENABLE">OLOGIC0:TFF_SR_ENABLE</th>
<th>0.22.3</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:CASCADE_ENABLE">OLOGIC1:CASCADE_ENABLE</th>
<th>0.22.30</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:DDR_OPPOSITE_EDGE">OLOGIC1:DDR_OPPOSITE_EDGE</th>
<th>0.27.29</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:ENABLE">OLOGIC1:ENABLE</th>
<th>0.26.31</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:ENABLE.IOCE">OLOGIC1:ENABLE.IOCE</th>
<th>0.26.25</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:MISR_ENABLE_CLK">OLOGIC1:MISR_ENABLE_CLK</th>
<th>0.26.14</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:MISR_ENABLE_DATA">OLOGIC1:MISR_ENABLE_DATA</th>
<th>0.26.15</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</th>
<th>0.26.11</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_CE_ENABLE">OLOGIC1:OFF_CE_ENABLE</th>
<th>0.27.27</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_CE_OR_DDR">OLOGIC1:OFF_CE_OR_DDR</th>
<th>0.27.26</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</th>
<th>0.22.25</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</th>
<th>0.22.29</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_RANK1_BYPASS">OLOGIC1:OFF_RANK1_BYPASS</th>
<th>0.27.34</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_RANK1_CLK_ENABLE">OLOGIC1:OFF_RANK1_CLK_ENABLE</th>
<th>0.27.25</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_RANK2_CLK_ENABLE">OLOGIC1:OFF_RANK2_CLK_ENABLE</th>
<th>0.27.24</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_REV_ENABLE">OLOGIC1:OFF_REV_ENABLE</th>
<th>0.22.27</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</th>
<th>0.22.24</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_SR_ENABLE">OLOGIC1:OFF_SR_ENABLE</th>
<th>0.22.28</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_CE_ENABLE">OLOGIC1:TFF_CE_ENABLE</th>
<th>0.27.20</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_CE_OR_DDR">OLOGIC1:TFF_CE_OR_DDR</th>
<th>0.27.21</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</th>
<th>0.22.22</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</th>
<th>0.22.18</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_RANK1_BYPASS">OLOGIC1:TFF_RANK1_BYPASS</th>
<th>0.27.19</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_RANK1_CLK_ENABLE">OLOGIC1:TFF_RANK1_CLK_ENABLE</th>
<th>0.27.22</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_RANK2_CLK_ENABLE">OLOGIC1:TFF_RANK2_CLK_ENABLE</th>
<th>0.27.23</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_REV_ENABLE">OLOGIC1:TFF_REV_ENABLE</th>
<th>0.22.20</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_SRVAL">OLOGIC1:TFF_SRVAL</th>
<th>0.22.23</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_SR_ENABLE">OLOGIC1:TFF_SR_ENABLE</th>
<th>0.22.19</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:DATA_WIDTH_RELOAD">ILOGIC0:DATA_WIDTH_RELOAD</th>
<th>0.27.39</th>
<th>0.27.38</th>
</tr>

</thead>

<tbody>
<tr><td>4</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:DATA_WIDTH_START">ILOGIC0:DATA_WIDTH_START</th>
<th>0.26.23</th>
<th>0.26.21</th>
</tr>

</thead>

<tbody>
<tr><td>2</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:IFF_CE_ENABLE">ILOGIC0:IFF_CE_ENABLE</th>
<th>0.22.31</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.28.55</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:IFF_SR_SYNC">ILOGIC0:IFF_SR_SYNC</th>
<th>0.22.32</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.29.57</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:IFF_CE_ENABLE">ILOGIC1:IFF_CE_ENABLE</th>
<th>0.22.57</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</th>
<th>0.28.8</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:IFF_SR_SYNC">ILOGIC1:IFF_SR_SYNC</th>
<th>0.22.62</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</th>
<th>0.29.6</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.22.10</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.22.5</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</th>
<th>0.22.26</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</th>
<th>0.22.21</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.26.41</th>
<th>0.26.40</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK</th>
<th>0.26.43</th>
<th>0.26.42</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ICLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>ICLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:MUX.D">ILOGIC0:MUX.D</th>
<th>0.23.43</th>
<th>0.23.42</th>
</tr>

</thead>

<tbody>
<tr><td>IOB_I</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OTHER_IOB_I</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:MUX.Q1">ILOGIC0:MUX.Q1</th>
<th>0.27.46</th>
<th>0.27.47</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:MUX.Q2">ILOGIC0:MUX.Q2</th>
<th>0.27.45</th>
<th>0.27.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:MUX.Q3">ILOGIC0:MUX.Q3</th>
<th>0.27.42</th>
<th>0.27.43</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:MUX.Q4">ILOGIC0:MUX.Q4</th>
<th>0.27.41</th>
<th>0.27.40</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:MUX.Q1">ILOGIC1:MUX.Q1</th>
<th>0.27.49</th>
<th>0.27.48</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:MUX.Q2">ILOGIC1:MUX.Q2</th>
<th>0.27.50</th>
<th>0.27.51</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:MUX.Q3">ILOGIC1:MUX.Q3</th>
<th>0.27.53</th>
<th>0.27.52</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:MUX.Q4">ILOGIC1:MUX.Q4</th>
<th>0.27.54</th>
<th>0.27.55</th>
</tr>

</thead>

<tbody>
<tr><td>SHIFT_REGISTER</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NETWORKING_PIPELINED</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>RETIMED</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:MUX.SR">ILOGIC0:MUX.SR</th>
<th>0.22.36</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:MUX.SR">ILOGIC1:MUX.SR</th>
<th>0.22.58</th>
</tr>

</thead>

<tbody>
<tr><td>OLOGIC_SR</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.29.58</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</th>
<th>0.29.5</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>T</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:DATA_WIDTH_RELOAD">ILOGIC1:DATA_WIDTH_RELOAD</th>
<th>0.27.37</th>
<th>0.27.36</th>
<th>0.27.18</th>
</tr>

</thead>

<tbody>
<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-ILOGIC1:DATA_WIDTH_START">ILOGIC1:DATA_WIDTH_START</th>
<th>0.26.18</th>
<th>0.26.19</th>
<th>0.26.20</th>
</tr>

</thead>

<tbody>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY0:CAL_DELAY_MAX">IODELAY0:CAL_DELAY_MAX</th>
<th>0.28.56</th>
<th>0.28.57</th>
<th>0.28.58</th>
<th>0.28.59</th>
<th>0.28.60</th>
<th>0.28.61</th>
<th>0.28.62</th>
<th>0.28.63</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:DRP06">IODELAY0:DRP06</th>
<th>0.28.43</th>
<th>0.28.41</th>
<th>0.28.49</th>
<th>0.28.55</th>
<th>0.28.53</th>
<th>0.28.50</th>
<th>0.28.47</th>
<th>0.28.45</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:DRP07">IODELAY0:DRP07</th>
<th>0.28.42</th>
<th>0.28.40</th>
<th>0.28.48</th>
<th>0.28.54</th>
<th>0.28.52</th>
<th>0.28.51</th>
<th>0.28.46</th>
<th>0.28.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_N">IODELAY0:IDELAY_VALUE_N</th>
<th>0.24.62</th>
<th>0.24.60</th>
<th>0.24.58</th>
<th>0.24.56</th>
<th>0.24.55</th>
<th>0.24.53</th>
<th>0.24.51</th>
<th>0.24.49</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:IDELAY_VALUE_P">IODELAY0:IDELAY_VALUE_P</th>
<th>0.24.33</th>
<th>0.24.35</th>
<th>0.24.37</th>
<th>0.24.39</th>
<th>0.24.40</th>
<th>0.24.42</th>
<th>0.24.44</th>
<th>0.24.46</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_N">IODELAY0:ODELAY_VALUE_N</th>
<th>0.24.63</th>
<th>0.24.61</th>
<th>0.24.59</th>
<th>0.24.57</th>
<th>0.24.54</th>
<th>0.24.52</th>
<th>0.24.50</th>
<th>0.24.48</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY0:ODELAY_VALUE_P">IODELAY0:ODELAY_VALUE_P</th>
<th>0.24.32</th>
<th>0.24.34</th>
<th>0.24.36</th>
<th>0.24.38</th>
<th>0.24.41</th>
<th>0.24.43</th>
<th>0.24.45</th>
<th>0.24.47</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:CAL_DELAY_MAX">IODELAY1:CAL_DELAY_MAX</th>
<th>0.28.7</th>
<th>0.28.6</th>
<th>0.28.5</th>
<th>0.28.4</th>
<th>0.28.3</th>
<th>0.28.2</th>
<th>0.28.1</th>
<th>0.28.0</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:DRP06">IODELAY1:DRP06</th>
<th>0.28.20</th>
<th>0.28.22</th>
<th>0.28.14</th>
<th>0.28.8</th>
<th>0.28.10</th>
<th>0.28.13</th>
<th>0.28.16</th>
<th>0.28.18</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:DRP07">IODELAY1:DRP07</th>
<th>0.28.21</th>
<th>0.28.23</th>
<th>0.28.15</th>
<th>0.28.9</th>
<th>0.28.11</th>
<th>0.28.12</th>
<th>0.28.17</th>
<th>0.28.19</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_N">IODELAY1:IDELAY_VALUE_N</th>
<th>0.24.1</th>
<th>0.24.3</th>
<th>0.24.5</th>
<th>0.24.7</th>
<th>0.24.8</th>
<th>0.24.10</th>
<th>0.24.12</th>
<th>0.24.14</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:IDELAY_VALUE_P">IODELAY1:IDELAY_VALUE_P</th>
<th>0.24.30</th>
<th>0.24.28</th>
<th>0.24.26</th>
<th>0.24.24</th>
<th>0.24.23</th>
<th>0.24.21</th>
<th>0.24.19</th>
<th>0.24.17</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_N">IODELAY1:ODELAY_VALUE_N</th>
<th>0.24.0</th>
<th>0.24.2</th>
<th>0.24.4</th>
<th>0.24.6</th>
<th>0.24.9</th>
<th>0.24.11</th>
<th>0.24.13</th>
<th>0.24.15</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:ODELAY_VALUE_P">IODELAY1:ODELAY_VALUE_P</th>
<th>0.24.31</th>
<th>0.24.29</th>
<th>0.24.27</th>
<th>0.24.25</th>
<th>0.24.22</th>
<th>0.24.20</th>
<th>0.24.18</th>
<th>0.24.16</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY0:COUNTER_WRAPAROUND">IODELAY0:COUNTER_WRAPAROUND</th>
<th>0.28.46</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:COUNTER_WRAPAROUND">IODELAY1:COUNTER_WRAPAROUND</th>
<th>0.28.17</th>
</tr>

</thead>

<tbody>
<tr><td>WRAPAROUND</td>
<td>0</td>
</tr>

<tr><td>STAY_AT_LIMIT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th>
<th>0.25.54</th>
<th>0.25.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th>
<th>0.25.19</th>
<th>0.25.9</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:EVENT_SEL">IODELAY1:EVENT_SEL</th>
<th>0.28.16</th>
<th>0.28.18</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP</th>
<th>0.26.9</th>
<th>0.25.43</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK0:DDR_ENABLE">IOICLK0:DDR_ENABLE</th>
<th>0.29.41</th>
<th>0.29.40</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:DDR_ENABLE">IOICLK1:DDR_ENABLE</th>
<th>0.29.23</th>
<th>0.29.22</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC</th>
<th>0.28.53</th>
<th>0.28.50</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC</th>
<th>0.28.10</th>
<th>0.28.13</th>
</tr>

</thead>

<tbody>
<tr><td>IO</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ODATAIN</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IDATAIN</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY0:DRP_ADDR">IODELAY0:DRP_ADDR</th>
<th>0.28.32</th>
<th>0.28.36</th>
<th>0.28.37</th>
<th>0.28.38</th>
<th>0.28.39</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:DRP_ADDR">IODELAY1:DRP_ADDR</th>
<th>0.28.31</th>
<th>0.28.27</th>
<th>0.28.26</th>
<th>0.28.25</th>
<th>0.28.24</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY0:ENABLE.CIN">IODELAY0:ENABLE.CIN</th>
<th>0.23.58</th>
<th>0.23.57</th>
<th>0.23.41</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:ENABLE.CIN">IODELAY1:ENABLE.CIN</th>
<th>0.23.22</th>
<th>0.23.6</th>
<th>0.23.5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY0:IDELAY_MODE">IODELAY0:IDELAY_MODE</th>
<th>0.23.54</th>
<th>0.23.44</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:IDELAY_MODE">IODELAY1:IDELAY_MODE</th>
<th>0.23.19</th>
<th>0.23.9</th>
</tr>

</thead>

<tbody>
<tr><td>NORMAL</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY0:IODELAY_CHANGE">IODELAY0:IODELAY_CHANGE</th>
<th>0.28.51</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:IODELAY_CHANGE">IODELAY1:IODELAY_CHANGE</th>
<th>0.28.12</th>
</tr>

</thead>

<tbody>
<tr><td>CHANGE_ON_CLOCK</td>
<td>0</td>
</tr>

<tr><td>CHANGE_ON_DATA</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY0:MODE">IODELAY0:MODE</th>
<th>0.29.56</th>
<th>0.23.55</th>
<th>0.29.44</th>
<th>0.29.42</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:MODE">IODELAY1:MODE</th>
<th>0.29.7</th>
<th>0.23.8</th>
<th>0.29.21</th>
<th>0.29.19</th>
</tr>

</thead>

<tbody>
<tr><td>IODRP2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IODELAY2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>IODRP2_MCB</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY0:MUX.IOCLK">IODELAY0:MUX.IOCLK</th>
<th>0.26.3</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IODELAY1:MUX.IOCLK">IODELAY1:MUX.IOCLK</th>
<th>0.26.1</th>
</tr>

</thead>

<tbody>
<tr><td>ILOGIC_CLK</td>
<td>0</td>
</tr>

<tr><td>OLOGIC_CLK</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS</th>
<th>0.25.47</th>
<th>0.25.39</th>
<th>0.25.26</th>
<th>0.25.24</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TRAIN_PATTERN">OLOGIC0:TRAIN_PATTERN</th>
<th>0.27.3</th>
<th>0.27.13</th>
<th>0.27.17</th>
<th>0.27.16</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TRAIN_PATTERN">OLOGIC1:TRAIN_PATTERN</th>
<th>0.27.30</th>
<th>0.27.31</th>
<th>0.27.32</th>
<th>0.27.33</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IOI:MEM_PLL_POL_SEL">IOI:MEM_PLL_POL_SEL</th>
<th>0.25.57</th>
</tr>

</thead>

<tbody>
<tr><td>INVERTED</td>
<td>0</td>
</tr>

<tr><td>NOTINVERTED</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IOICLK0:DDR_ALIGNMENT">IOICLK0:DDR_ALIGNMENT</th>
<th>0.29.54</th>
<th>0.29.55</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:DDR_ALIGNMENT">IOICLK1:DDR_ALIGNMENT</th>
<th>0.29.9</th>
<th>0.29.8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IOICLK0:MUX.CE0">IOICLK0:MUX.CE0</th>
<th>0.29.53</th>
<th>0.29.52</th>
<th>0.29.50</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:MUX.CE0">IOICLK1:MUX.CE0</th>
<th>0.29.10</th>
<th>0.29.11</th>
<th>0.29.13</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCE0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCE2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCE0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IOICLK0:MUX.CE1">IOICLK0:MUX.CE1</th>
<th>0.23.53</th>
<th>0.23.52</th>
<th>0.23.51</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:MUX.CE1">IOICLK1:MUX.CE1</th>
<th>0.23.10</th>
<th>0.23.11</th>
<th>0.23.12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCE1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCE3</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCE1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IOICLK0:MUX.CLK0">IOICLK0:MUX.CLK0</th>
<th>0.29.37</th>
<th>0.29.35</th>
<th>0.29.36</th>
<th>0.29.32</th>
<th>0.29.33</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:MUX.CLK0">IOICLK1:MUX.CLK0</th>
<th>0.29.26</th>
<th>0.29.28</th>
<th>0.29.27</th>
<th>0.29.31</th>
<th>0.29.30</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IOICLK0:MUX.CLK1">IOICLK0:MUX.CLK1</th>
<th>0.23.35</th>
<th>0.23.37</th>
<th>0.23.36</th>
<th>0.23.32</th>
<th>0.23.33</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:MUX.CLK1">IOICLK1:MUX.CLK1</th>
<th>0.23.28</th>
<th>0.23.26</th>
<th>0.23.27</th>
<th>0.23.31</th>
<th>0.23.30</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IOICLK0:MUX.CLK2">IOICLK0:MUX.CLK2</th>
<th>0.23.40</th>
<th>0.23.39</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:MUX.CLK2">IOICLK1:MUX.CLK2</th>
<th>0.23.23</th>
<th>0.23.24</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PLLCLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PLLCLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IOICLK0:MUX.ICE">IOICLK0:MUX.ICE</th>
<th>0.29.60</th>
<th>0.29.62</th>
<th>0.29.61</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK0:MUX.OCE">IOICLK0:MUX.OCE</th>
<th>0.23.59</th>
<th>0.23.61</th>
<th>0.23.60</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:MUX.ICE">IOICLK1:MUX.ICE</th>
<th>0.29.3</th>
<th>0.29.1</th>
<th>0.29.2</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:MUX.OCE">IOICLK1:MUX.OCE</th>
<th>0.23.4</th>
<th>0.23.2</th>
<th>0.23.3</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CE0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CE1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-IOICLK0:MUX.ICLK">IOICLK0:MUX.ICLK</th>
<th>0.29.48</th>
<th>0.29.49</th>
<th>0.23.46</th>
<th>0.23.47</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK0:MUX.OCLK">IOICLK0:MUX.OCLK</th>
<th>0.23.49</th>
<th>0.23.50</th>
<th>0.23.45</th>
<th>0.23.48</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:MUX.ICLK">IOICLK1:MUX.ICLK</th>
<th>0.29.15</th>
<th>0.29.14</th>
<th>0.23.17</th>
<th>0.23.16</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-IOICLK1:MUX.OCLK">IOICLK1:MUX.OCLK</th>
<th>0.23.14</th>
<th>0.23.13</th>
<th>0.23.18</th>
<th>0.23.15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.26.37</th>
<th>0.26.36</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK</th>
<th>0.26.39</th>
<th>0.26.38</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OCLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OCLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:MUX.D">OLOGIC0:MUX.D</th>
<th>0.27.12</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:MUX.T">OLOGIC0:MUX.T</th>
<th>0.27.2</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:MUX.D">OLOGIC1:MUX.D</th>
<th>0.27.35</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:MUX.T">OLOGIC1:MUX.T</th>
<th>0.27.28</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
</tr>

<tr><td>MCB</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:MUX.OCE">OLOGIC0:MUX.OCE</th>
<th>0.28.43</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:MUX.OCE">OLOGIC1:MUX.OCE</th>
<th>0.28.20</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
</tr>

<tr><td>PCI_CE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:MUX.REV">OLOGIC0:MUX.REV</th>
<th>0.22.0</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:MUX.SR">OLOGIC0:MUX.SR</th>
<th>0.22.1</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:MUX.REV">OLOGIC1:MUX.REV</th>
<th>0.22.14</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:MUX.SR">OLOGIC1:MUX.SR</th>
<th>0.22.15</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:MUX.TRAIN">OLOGIC0:MUX.TRAIN</th>
<th>0.26.47</th>
<th>0.26.45</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:MUX.TRAIN">OLOGIC1:MUX.TRAIN</th>
<th>0.26.48</th>
<th>0.26.44</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MCB</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.28.49</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:OMUX">OLOGIC1:OMUX</th>
<th>0.28.14</th>
</tr>

</thead>

<tbody>
<tr><td>OUTFF</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:OUTPUT_MODE">OLOGIC0:OUTPUT_MODE</th>
<th>0.27.0</th>
</tr>

</thead>

<tbody>
<tr><td>SINGLE_ENDED</td>
<td>0</td>
</tr>

<tr><td>DIFFERENTIAL</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI.BT-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.28.41</th>
</tr>

<tr><th id="tile-spartan6-IOI.BT-OLOGIC1:TMUX">OLOGIC1:TMUX</th>
<th>0.28.22</th>
</tr>

</thead>

<tbody>
<tr><td>TFF</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob"><a class="header" href="#tile-iob">Tile IOB</a></h2>
<p>Cells: 0</p>
<h3 id="bel-iob0"><a class="header" href="#bel-iob0">Bel IOB0</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOB bel IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-iob1"><a class="header" href="#bel-iob1">Bel IOB1</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOB bel IOB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOB bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>0</th>
</tr>

</thead>

<tbody>
<tr><td>127</td>
<td title="0.0.127">
<a href="#tile-spartan6-IOB-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE</a>
</td>
</tr>

<tr><td>126</td>
<td>-</td>
</tr>

<tr><td>125</td>
<td title="0.0.125">
<a href="#tile-spartan6-IOB-IOB1:INV.I">IOB1:INV.I</a>
</td>
</tr>

<tr><td>124</td>
<td title="0.0.124">
<a href="#tile-spartan6-IOB-IOB1:PCI_INPUT">IOB1:PCI_INPUT</a>
</td>
</tr>

<tr><td>123</td>
<td title="0.0.123">
<a href="#tile-spartan6-IOB-IOB1:VREF_HV">IOB1:VREF_HV</a>
</td>
</tr>

<tr><td>122</td>
<td title="0.0.122">
<a href="#tile-spartan6-IOB-IOB1:IBUF_MODE">IOB1:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>121</td>
<td title="0.0.121">
<a href="#tile-spartan6-IOB-IOB1:IBUF_MODE">IOB1:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>120</td>
<td title="0.0.120">
<a href="#tile-spartan6-IOB-IOB1:IBUF_MODE">IOB1:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>119</td>
<td title="0.0.119">
<a href="#tile-spartan6-IOB-IOB1:SUSPEND">IOB1:SUSPEND[4]</a>
</td>
</tr>

<tr><td>118</td>
<td title="0.0.118">
<a href="#tile-spartan6-IOB-IOB1:SUSPEND">IOB1:SUSPEND[3]</a>
</td>
</tr>

<tr><td>117</td>
<td title="0.0.117">
<a href="#tile-spartan6-IOB-IOB1:SUSPEND">IOB1:SUSPEND[2]</a>
</td>
</tr>

<tr><td>116</td>
<td title="0.0.116">
<a href="#tile-spartan6-IOB-IOB1:SUSPEND">IOB1:SUSPEND[1]</a>
</td>
</tr>

<tr><td>115</td>
<td title="0.0.115">
<a href="#tile-spartan6-IOB-IOB1:SUSPEND">IOB1:SUSPEND[0]</a>
</td>
</tr>

<tr><td>114</td>
<td title="0.0.114">
<a href="#tile-spartan6-IOB-IOB1:PULLTYPE">IOB1:PULLTYPE[2]</a>
</td>
</tr>

<tr><td>113</td>
<td title="0.0.113">
<a href="#tile-spartan6-IOB-IOB1:PULLTYPE">IOB1:PULLTYPE[1]</a>
</td>
</tr>

<tr><td>112</td>
<td title="0.0.112">
<a href="#tile-spartan6-IOB-IOB1:PULLTYPE">IOB1:PULLTYPE[0]</a>
</td>
</tr>

<tr><td>111</td>
<td title="0.0.111">
<a href="#tile-spartan6-IOB-IOB1:PCI_CLAMP">IOB1:PCI_CLAMP</a>
</td>
</tr>

<tr><td>110</td>
<td title="0.0.110">
<a href="#tile-spartan6-IOB-IOB1:OUTPUT_LOW_VOLTAGE">IOB1:OUTPUT_LOW_VOLTAGE</a>
</td>
</tr>

<tr><td>109</td>
<td title="0.0.109">
<a href="#tile-spartan6-IOB-IOB1:PRE_EMPHASIS">IOB1:PRE_EMPHASIS</a>
</td>
</tr>

<tr><td>108</td>
<td>-</td>
</tr>

<tr><td>107</td>
<td title="0.0.107">
<a href="#tile-spartan6-IOB-IOB1:DIFF_MODE">IOB1:DIFF_MODE[1]</a>
</td>
</tr>

<tr><td>106</td>
<td title="0.0.106">
<a href="#tile-spartan6-IOB-IOB1:DIFF_MODE">IOB1:DIFF_MODE[0]</a>
</td>
</tr>

<tr><td>105</td>
<td title="0.0.105">
<a href="#tile-spartan6-IOB-IOB1:LVDS_GROUP">IOB1:LVDS_GROUP</a>
</td>
</tr>

<tr><td>104</td>
<td title="0.0.104">
<a href="#tile-spartan6-IOB-IOB1:DIFF_OUTPUT_ENABLE">IOB1:DIFF_OUTPUT_ENABLE</a>
</td>
</tr>

<tr><td>103</td>
<td title="0.0.103">
<a href="#tile-spartan6-IOB-IOB1:NSLEW">IOB1:NSLEW[3]</a>
</td>
</tr>

<tr><td>102</td>
<td title="0.0.102">
<a href="#tile-spartan6-IOB-IOB1:NSLEW">~IOB1:NSLEW[2]</a>
</td>
</tr>

<tr><td>101</td>
<td title="0.0.101">
<a href="#tile-spartan6-IOB-IOB1:NSLEW">IOB1:NSLEW[1]</a>
</td>
</tr>

<tr><td>100</td>
<td title="0.0.100">
<a href="#tile-spartan6-IOB-IOB1:NSLEW">IOB1:NSLEW[0]</a>
</td>
</tr>

<tr><td>99</td>
<td title="0.0.99">
<a href="#tile-spartan6-IOB-IOB1:PSLEW">IOB1:PSLEW[3]</a>
</td>
</tr>

<tr><td>98</td>
<td title="0.0.98">
<a href="#tile-spartan6-IOB-IOB1:PSLEW">~IOB1:PSLEW[2]</a>
</td>
</tr>

<tr><td>97</td>
<td title="0.0.97">
<a href="#tile-spartan6-IOB-IOB1:PSLEW">IOB1:PSLEW[1]</a>
</td>
</tr>

<tr><td>96</td>
<td title="0.0.96">
<a href="#tile-spartan6-IOB-IOB1:PSLEW">IOB1:PSLEW[0]</a>
</td>
</tr>

<tr><td>95</td>
<td>-</td>
</tr>

<tr><td>94</td>
<td title="0.0.94">
<a href="#tile-spartan6-IOB-IOB1:NTERM">IOB1:NTERM[6]</a>
</td>
</tr>

<tr><td>93</td>
<td title="0.0.93">
<a href="#tile-spartan6-IOB-IOB1:NTERM">IOB1:NTERM[5]</a>
</td>
</tr>

<tr><td>92</td>
<td title="0.0.92">
<a href="#tile-spartan6-IOB-IOB1:NTERM">IOB1:NTERM[4]</a>
</td>
</tr>

<tr><td>91</td>
<td title="0.0.91">
<a href="#tile-spartan6-IOB-IOB1:NTERM">IOB1:NTERM[3]</a>
</td>
</tr>

<tr><td>90</td>
<td title="0.0.90">
<a href="#tile-spartan6-IOB-IOB1:NTERM">IOB1:NTERM[2]</a>
</td>
</tr>

<tr><td>89</td>
<td title="0.0.89">
<a href="#tile-spartan6-IOB-IOB1:NTERM">IOB1:NTERM[1]</a>
</td>
</tr>

<tr><td>88</td>
<td title="0.0.88">
<a href="#tile-spartan6-IOB-IOB1:NTERM">IOB1:NTERM[0]</a>
</td>
</tr>

<tr><td>87</td>
<td>-</td>
</tr>

<tr><td>86</td>
<td title="0.0.86">
<a href="#tile-spartan6-IOB-IOB1:NDRIVE">IOB1:NDRIVE[6]</a>
</td>
</tr>

<tr><td>85</td>
<td title="0.0.85">
<a href="#tile-spartan6-IOB-IOB1:NDRIVE">~IOB1:NDRIVE[5]</a>
</td>
</tr>

<tr><td>84</td>
<td title="0.0.84">
<a href="#tile-spartan6-IOB-IOB1:NDRIVE">IOB1:NDRIVE[4]</a>
</td>
</tr>

<tr><td>83</td>
<td title="0.0.83">
<a href="#tile-spartan6-IOB-IOB1:NDRIVE">IOB1:NDRIVE[3]</a>
</td>
</tr>

<tr><td>82</td>
<td title="0.0.82">
<a href="#tile-spartan6-IOB-IOB1:NDRIVE">~IOB1:NDRIVE[2]</a>
</td>
</tr>

<tr><td>81</td>
<td title="0.0.81">
<a href="#tile-spartan6-IOB-IOB1:NDRIVE">IOB1:NDRIVE[1]</a>
</td>
</tr>

<tr><td>80</td>
<td title="0.0.80">
<a href="#tile-spartan6-IOB-IOB1:NDRIVE">IOB1:NDRIVE[0]</a>
</td>
</tr>

<tr><td>79</td>
<td title="0.0.79">
<a href="#tile-spartan6-IOB-IOB1:TML">IOB1:TML</a>
</td>
</tr>

<tr><td>78</td>
<td>-</td>
</tr>

<tr><td>77</td>
<td title="0.0.77">
<a href="#tile-spartan6-IOB-IOB1:PTERM">IOB1:PTERM[5]</a>
</td>
</tr>

<tr><td>76</td>
<td title="0.0.76">
<a href="#tile-spartan6-IOB-IOB1:PTERM">IOB1:PTERM[4]</a>
</td>
</tr>

<tr><td>75</td>
<td title="0.0.75">
<a href="#tile-spartan6-IOB-IOB1:PTERM">IOB1:PTERM[3]</a>
</td>
</tr>

<tr><td>74</td>
<td title="0.0.74">
<a href="#tile-spartan6-IOB-IOB1:PTERM">IOB1:PTERM[2]</a>
</td>
</tr>

<tr><td>73</td>
<td title="0.0.73">
<a href="#tile-spartan6-IOB-IOB1:PTERM">IOB1:PTERM[1]</a>
</td>
</tr>

<tr><td>72</td>
<td title="0.0.72">
<a href="#tile-spartan6-IOB-IOB1:PTERM">IOB1:PTERM[0]</a>
</td>
</tr>

<tr><td>71</td>
<td>-</td>
</tr>

<tr><td>70</td>
<td>-</td>
</tr>

<tr><td>69</td>
<td title="0.0.69">
<a href="#tile-spartan6-IOB-IOB1:PDRIVE">IOB1:PDRIVE[5]</a>
</td>
</tr>

<tr><td>68</td>
<td title="0.0.68">
<a href="#tile-spartan6-IOB-IOB1:PDRIVE">IOB1:PDRIVE[4]</a>
</td>
</tr>

<tr><td>67</td>
<td title="0.0.67">
<a href="#tile-spartan6-IOB-IOB1:PDRIVE">~IOB1:PDRIVE[3]</a>
</td>
</tr>

<tr><td>66</td>
<td title="0.0.66">
<a href="#tile-spartan6-IOB-IOB1:PDRIVE">IOB1:PDRIVE[2]</a>
</td>
</tr>

<tr><td>65</td>
<td title="0.0.65">
<a href="#tile-spartan6-IOB-IOB1:PDRIVE">~IOB1:PDRIVE[1]</a>
</td>
</tr>

<tr><td>64</td>
<td title="0.0.64">
<a href="#tile-spartan6-IOB-IOB1:PDRIVE">~IOB1:PDRIVE[0]</a>
</td>
</tr>

<tr><td>63</td>
<td title="0.0.63">
<a href="#tile-spartan6-IOB-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</a>
</td>
</tr>

<tr><td>62</td>
<td title="0.0.62">
<a href="#tile-spartan6-IOB-IOB0:VREF">IOB0:VREF</a>
</td>
</tr>

<tr><td>61</td>
<td title="0.0.61">
<a href="#tile-spartan6-IOB-IOB0:INV.I">IOB0:INV.I</a>
</td>
</tr>

<tr><td>60</td>
<td title="0.0.60">
<a href="#tile-spartan6-IOB-IOB0:PCI_INPUT">IOB0:PCI_INPUT</a>
</td>
</tr>

<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-spartan6-IOB-IOB0:VREF_HV">IOB0:VREF_HV</a>
</td>
</tr>

<tr><td>58</td>
<td title="0.0.58">
<a href="#tile-spartan6-IOB-IOB0:IBUF_MODE">IOB0:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>57</td>
<td title="0.0.57">
<a href="#tile-spartan6-IOB-IOB0:IBUF_MODE">IOB0:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>56</td>
<td title="0.0.56">
<a href="#tile-spartan6-IOB-IOB0:IBUF_MODE">IOB0:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>55</td>
<td title="0.0.55">
<a href="#tile-spartan6-IOB-IOB0:SUSPEND">IOB0:SUSPEND[4]</a>
</td>
</tr>

<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-spartan6-IOB-IOB0:SUSPEND">IOB0:SUSPEND[3]</a>
</td>
</tr>

<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-spartan6-IOB-IOB0:SUSPEND">IOB0:SUSPEND[2]</a>
</td>
</tr>

<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-spartan6-IOB-IOB0:SUSPEND">IOB0:SUSPEND[1]</a>
</td>
</tr>

<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-spartan6-IOB-IOB0:SUSPEND">IOB0:SUSPEND[0]</a>
</td>
</tr>

<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-spartan6-IOB-IOB0:PULLTYPE">IOB0:PULLTYPE[2]</a>
</td>
</tr>

<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-spartan6-IOB-IOB0:PULLTYPE">IOB0:PULLTYPE[1]</a>
</td>
</tr>

<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-spartan6-IOB-IOB0:PULLTYPE">IOB0:PULLTYPE[0]</a>
</td>
</tr>

<tr><td>47</td>
<td title="0.0.47">
<a href="#tile-spartan6-IOB-IOB0:PCI_CLAMP">IOB0:PCI_CLAMP</a>
</td>
</tr>

<tr><td>46</td>
<td title="0.0.46">
<a href="#tile-spartan6-IOB-IOB0:OUTPUT_LOW_VOLTAGE">IOB0:OUTPUT_LOW_VOLTAGE</a>
</td>
</tr>

<tr><td>45</td>
<td title="0.0.45">
<a href="#tile-spartan6-IOB-IOB0:PRE_EMPHASIS">IOB0:PRE_EMPHASIS</a>
</td>
</tr>

<tr><td>44</td>
<td>-</td>
</tr>

<tr><td>43</td>
<td>-</td>
</tr>

<tr><td>42</td>
<td>-</td>
</tr>

<tr><td>41</td>
<td>-</td>
</tr>

<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-spartan6-IOB-IOB0:DIFF_TERM">IOB0:DIFF_TERM</a>
</td>
</tr>

<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-spartan6-IOB-IOB0:NSLEW">IOB0:NSLEW[3]</a>
</td>
</tr>

<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-spartan6-IOB-IOB0:NSLEW">~IOB0:NSLEW[2]</a>
</td>
</tr>

<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-spartan6-IOB-IOB0:NSLEW">IOB0:NSLEW[1]</a>
</td>
</tr>

<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-spartan6-IOB-IOB0:NSLEW">IOB0:NSLEW[0]</a>
</td>
</tr>

<tr><td>35</td>
<td title="0.0.35">
<a href="#tile-spartan6-IOB-IOB0:PSLEW">IOB0:PSLEW[3]</a>
</td>
</tr>

<tr><td>34</td>
<td title="0.0.34">
<a href="#tile-spartan6-IOB-IOB0:PSLEW">~IOB0:PSLEW[2]</a>
</td>
</tr>

<tr><td>33</td>
<td title="0.0.33">
<a href="#tile-spartan6-IOB-IOB0:PSLEW">IOB0:PSLEW[1]</a>
</td>
</tr>

<tr><td>32</td>
<td title="0.0.32">
<a href="#tile-spartan6-IOB-IOB0:PSLEW">IOB0:PSLEW[0]</a>
</td>
</tr>

<tr><td>31</td>
<td>-</td>
</tr>

<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-spartan6-IOB-IOB0:NTERM">IOB0:NTERM[6]</a>
</td>
</tr>

<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-spartan6-IOB-IOB0:NTERM">IOB0:NTERM[5]</a>
</td>
</tr>

<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-spartan6-IOB-IOB0:NTERM">IOB0:NTERM[4]</a>
</td>
</tr>

<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-spartan6-IOB-IOB0:NTERM">IOB0:NTERM[3]</a>
</td>
</tr>

<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-spartan6-IOB-IOB0:NTERM">IOB0:NTERM[2]</a>
</td>
</tr>

<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-spartan6-IOB-IOB0:NTERM">IOB0:NTERM[1]</a>
</td>
</tr>

<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-spartan6-IOB-IOB0:NTERM">IOB0:NTERM[0]</a>
</td>
</tr>

<tr><td>23</td>
<td>-</td>
</tr>

<tr><td>22</td>
<td title="0.0.22">
<a href="#tile-spartan6-IOB-IOB0:NDRIVE">IOB0:NDRIVE[6]</a>
</td>
</tr>

<tr><td>21</td>
<td title="0.0.21">
<a href="#tile-spartan6-IOB-IOB0:NDRIVE">~IOB0:NDRIVE[5]</a>
</td>
</tr>

<tr><td>20</td>
<td title="0.0.20">
<a href="#tile-spartan6-IOB-IOB0:NDRIVE">IOB0:NDRIVE[4]</a>
</td>
</tr>

<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-spartan6-IOB-IOB0:NDRIVE">IOB0:NDRIVE[3]</a>
</td>
</tr>

<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-spartan6-IOB-IOB0:NDRIVE">~IOB0:NDRIVE[2]</a>
</td>
</tr>

<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-spartan6-IOB-IOB0:NDRIVE">IOB0:NDRIVE[1]</a>
</td>
</tr>

<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-spartan6-IOB-IOB0:NDRIVE">IOB0:NDRIVE[0]</a>
</td>
</tr>

<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-spartan6-IOB-IOB0:TML">IOB0:TML</a>
</td>
</tr>

<tr><td>14</td>
<td>-</td>
</tr>

<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-spartan6-IOB-IOB0:PTERM">IOB0:PTERM[5]</a>
</td>
</tr>

<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-spartan6-IOB-IOB0:PTERM">IOB0:PTERM[4]</a>
</td>
</tr>

<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-spartan6-IOB-IOB0:PTERM">IOB0:PTERM[3]</a>
</td>
</tr>

<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-spartan6-IOB-IOB0:PTERM">IOB0:PTERM[2]</a>
</td>
</tr>

<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-spartan6-IOB-IOB0:PTERM">IOB0:PTERM[1]</a>
</td>
</tr>

<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-spartan6-IOB-IOB0:PTERM">IOB0:PTERM[0]</a>
</td>
</tr>

<tr><td>7</td>
<td>-</td>
</tr>

<tr><td>6</td>
<td>-</td>
</tr>

<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-spartan6-IOB-IOB0:PDRIVE">IOB0:PDRIVE[5]</a>
</td>
</tr>

<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-spartan6-IOB-IOB0:PDRIVE">IOB0:PDRIVE[4]</a>
</td>
</tr>

<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-spartan6-IOB-IOB0:PDRIVE">~IOB0:PDRIVE[3]</a>
</td>
</tr>

<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-spartan6-IOB-IOB0:PDRIVE">IOB0:PDRIVE[2]</a>
</td>
</tr>

<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-spartan6-IOB-IOB0:PDRIVE">~IOB0:PDRIVE[1]</a>
</td>
</tr>

<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-spartan6-IOB-IOB0:PDRIVE">~IOB0:PDRIVE[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB0:DIFF_TERM">IOB0:DIFF_TERM</th>
<th>0.0.40</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB0:INV.I">IOB0:INV.I</th>
<th>0.0.61</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</th>
<th>0.0.63</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB0:OUTPUT_LOW_VOLTAGE">IOB0:OUTPUT_LOW_VOLTAGE</th>
<th>0.0.46</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB0:PCI_CLAMP">IOB0:PCI_CLAMP</th>
<th>0.0.47</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB0:PCI_INPUT">IOB0:PCI_INPUT</th>
<th>0.0.60</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB0:PRE_EMPHASIS">IOB0:PRE_EMPHASIS</th>
<th>0.0.45</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB0:TML">IOB0:TML</th>
<th>0.0.15</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB0:VREF">IOB0:VREF</th>
<th>0.0.62</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB0:VREF_HV">IOB0:VREF_HV</th>
<th>0.0.59</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:DIFF_OUTPUT_ENABLE">IOB1:DIFF_OUTPUT_ENABLE</th>
<th>0.0.104</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:INV.I">IOB1:INV.I</th>
<th>0.0.125</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:LVDS_GROUP">IOB1:LVDS_GROUP</th>
<th>0.0.105</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE</th>
<th>0.0.127</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:OUTPUT_LOW_VOLTAGE">IOB1:OUTPUT_LOW_VOLTAGE</th>
<th>0.0.110</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:PCI_CLAMP">IOB1:PCI_CLAMP</th>
<th>0.0.111</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:PCI_INPUT">IOB1:PCI_INPUT</th>
<th>0.0.124</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:PRE_EMPHASIS">IOB1:PRE_EMPHASIS</th>
<th>0.0.109</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:TML">IOB1:TML</th>
<th>0.0.79</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:VREF_HV">IOB1:VREF_HV</th>
<th>0.0.123</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB0:IBUF_MODE">IOB0:IBUF_MODE</th>
<th>0.0.58</th>
<th>0.0.57</th>
<th>0.0.56</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:IBUF_MODE">IOB1:IBUF_MODE</th>
<th>0.0.122</th>
<th>0.0.121</th>
<th>0.0.120</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>BYPASS_T</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>BYPASS_O</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS_VCCINT</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS_VCCO</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS_VCCAUX</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB0:NDRIVE">IOB0:NDRIVE</th>
<th>0.0.22</th>
<th>0.0.21</th>
<th>0.0.20</th>
<th>0.0.19</th>
<th>0.0.18</th>
<th>0.0.17</th>
<th>0.0.16</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:NDRIVE">IOB1:NDRIVE</th>
<th>0.0.86</th>
<th>0.0.85</th>
<th>0.0.84</th>
<th>0.0.83</th>
<th>0.0.82</th>
<th>0.0.81</th>
<th>0.0.80</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB0:NSLEW">IOB0:NSLEW</th>
<th>0.0.39</th>
<th>0.0.38</th>
<th>0.0.37</th>
<th>0.0.36</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB0:PSLEW">IOB0:PSLEW</th>
<th>0.0.35</th>
<th>0.0.34</th>
<th>0.0.33</th>
<th>0.0.32</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:NSLEW">IOB1:NSLEW</th>
<th>0.0.103</th>
<th>0.0.102</th>
<th>0.0.101</th>
<th>0.0.100</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:PSLEW">IOB1:PSLEW</th>
<th>0.0.99</th>
<th>0.0.98</th>
<th>0.0.97</th>
<th>0.0.96</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB0:NTERM">IOB0:NTERM</th>
<th>0.0.30</th>
<th>0.0.29</th>
<th>0.0.28</th>
<th>0.0.27</th>
<th>0.0.26</th>
<th>0.0.25</th>
<th>0.0.24</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:NTERM">IOB1:NTERM</th>
<th>0.0.94</th>
<th>0.0.93</th>
<th>0.0.92</th>
<th>0.0.91</th>
<th>0.0.90</th>
<th>0.0.89</th>
<th>0.0.88</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB0:PDRIVE">IOB0:PDRIVE</th>
<th>0.0.5</th>
<th>0.0.4</th>
<th>0.0.3</th>
<th>0.0.2</th>
<th>0.0.1</th>
<th>0.0.0</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:PDRIVE">IOB1:PDRIVE</th>
<th>0.0.69</th>
<th>0.0.68</th>
<th>0.0.67</th>
<th>0.0.66</th>
<th>0.0.65</th>
<th>0.0.64</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB0:PTERM">IOB0:PTERM</th>
<th>0.0.13</th>
<th>0.0.12</th>
<th>0.0.11</th>
<th>0.0.10</th>
<th>0.0.9</th>
<th>0.0.8</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:PTERM">IOB1:PTERM</th>
<th>0.0.77</th>
<th>0.0.76</th>
<th>0.0.75</th>
<th>0.0.74</th>
<th>0.0.73</th>
<th>0.0.72</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB0:PULLTYPE">IOB0:PULLTYPE</th>
<th>0.0.50</th>
<th>0.0.49</th>
<th>0.0.48</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:PULLTYPE">IOB1:PULLTYPE</th>
<th>0.0.114</th>
<th>0.0.113</th>
<th>0.0.112</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB0:SUSPEND">IOB0:SUSPEND</th>
<th>0.0.55</th>
<th>0.0.54</th>
<th>0.0.53</th>
<th>0.0.52</th>
<th>0.0.51</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB1:SUSPEND">IOB1:SUSPEND</th>
<th>0.0.119</th>
<th>0.0.118</th>
<th>0.0.117</th>
<th>0.0.116</th>
<th>0.0.115</th>
</tr>

</thead>

<tbody>
<tr><td>3STATE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DRIVE_LAST_VALUE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3STATE_PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3STATE_PULLUP</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3STATE_KEEPER</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3STATE_OCT_ON</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB1:DIFF_MODE">IOB1:DIFF_MODE</th>
<th>0.0.107</th>
<th>0.0.106</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDS</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TMDS</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-lrioi_clk"><a class="header" href="#tile-lrioi_clk">Tile LRIOI_CLK</a></h2>
<p>Cells: 0</p>
<h3 id="bel-lrioi_clk"><a class="header" href="#bel-lrioi_clk">Bel LRIOI_CLK</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 LRIOI_CLK bel LRIOI_CLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-lrioi_clk_term"><a class="header" href="#bel-lrioi_clk_term">Bel LRIOI_CLK_TERM</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 LRIOI_CLK bel LRIOI_CLK_TERM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h2 id="tile-btioi_clk"><a class="header" href="#tile-btioi_clk">Tile BTIOI_CLK</a></h2>
<p>Cells: 0</p>
<h3 id="bel-btioi_clk"><a class="header" href="#bel-btioi_clk">Bel BTIOI_CLK</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 BTIOI_CLK bel BTIOI_CLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h2 id="tile-clkpin_buf"><a class="header" href="#tile-clkpin_buf">Tile CLKPIN_BUF</a></h2>
<p>Cells: 0</p>
<h3 id="bel-clkpin_buf"><a class="header" href="#bel-clkpin_buf">Bel CLKPIN_BUF</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLKPIN_BUF bel CLKPIN_BUF</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h2 id="tables"><a class="header" href="#tables">Tables</a></h2>
<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="6">IOSTD:PDRIVE</th>
<th colspan="7">IOSTD:NDRIVE</th>
</tr>

<tr>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>BLVDS_25.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF_MOBILE_DDR.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF_MOBILE_DDR.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DISPLAY_PORT.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DISPLAY_PORT.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_18.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_18.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_18.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>I2C.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>I2C.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.12.2.5</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.12.3.3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.2.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.2.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.4.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.4.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.6.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.6.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.8.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.12.2.5</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12_JEDEC.12.3.3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.2.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12_JEDEC.2.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12_JEDEC.4.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.4.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.6.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12_JEDEC.6.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12_JEDEC.8.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.8.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.12.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.12.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15_JEDEC.16.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15_JEDEC.16.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15_JEDEC.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.4.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.4.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.6.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.6.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.8.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.8.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.12.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.16.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.24.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.24.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.6.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.6.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.12.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.12.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18_JEDEC.16.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.16.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18_JEDEC.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.24.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.24.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.4.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.4.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.6.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.6.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.8.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.8.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.12.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.12.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.16.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.24.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.24.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.4.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.6.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.6.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.8.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.8.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.12.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.12.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.16.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.24.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.24.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.4.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.4.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.6.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.6.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.8.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.12.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.12.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.16.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.16.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.24.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.4.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.4.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.6.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.6.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.8.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MOBILE_DDR.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MOBILE_DDR.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI66_3.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SDIO.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SDIO.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SMBUS.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SMBUS.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_II.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_II.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL3_I.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL3_I.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL3_II.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL3_II.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TML_33.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_25.1200.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_25.1200.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_25.1500.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_25.1500.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_25.1800.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_25.1800.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_25.2500.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_25.2500.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_25.3300.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_25.3300.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.1200.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.1200.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_50.1500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.1500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_50.1800.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_50.1800.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.2500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.2500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_50.3300.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.3300.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1200.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1200.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1800.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1800.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.2500.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_75.2500.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_75.3300.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_75.3300.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="6">IOSTD:PTERM</th>
<th colspan="7">IOSTD:NTERM</th>
</tr>

<tr>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TML_33.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1200.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1200.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1500.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1500.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1800.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1800.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.2500.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.2500.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.3300.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.3300.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1200.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1200.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1500.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1800.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1800.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.2500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.2500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.3300.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.3300.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1200.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1200.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1800.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1800.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.2500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.2500.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.3300.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.3300.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="4">IOSTD:PSLEW</th>
<th colspan="4">IOSTD:NSLEW</th>
</tr>

<tr>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DIFF_MOBILE_DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DISPLAY_PORT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>I2C</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IN_TERM</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18_JEDEC.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18_JEDEC.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18_JEDEC.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MOBILE_DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PCI66_3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SDIO</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SMBUS</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_II</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL3_I</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL3_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TML_33</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="12">IOSTD:LVDSBIAS</th>
</tr>

<tr>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LVDS_25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDS_33</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MINI_LVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MINI_LVDS_33</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PPDS_25</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PPDS_33</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>RSDS_25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RSDS_33</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TMDS_33</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TML_33</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../spartan6/clock/spine.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../spartan6/pcilogicse.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../spartan6/clock/spine.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../spartan6/pcilogicse.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
