$comment
	File created using the following command:
		vcd file ula_mips.msim.vcd -direction
$end
$date
	Thu Nov 22 17:32:23 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module mips_teste_vlg_vec_tst $end
$var reg 1 ! CLOCK_50 $end
$var reg 4 " KEY [3:0] $end
$var reg 18 # SW [17:0] $end
$var wire 1 $ clko $end
$var wire 1 % dadolido [31] $end
$var wire 1 & dadolido [30] $end
$var wire 1 ' dadolido [29] $end
$var wire 1 ( dadolido [28] $end
$var wire 1 ) dadolido [27] $end
$var wire 1 * dadolido [26] $end
$var wire 1 + dadolido [25] $end
$var wire 1 , dadolido [24] $end
$var wire 1 - dadolido [23] $end
$var wire 1 . dadolido [22] $end
$var wire 1 / dadolido [21] $end
$var wire 1 0 dadolido [20] $end
$var wire 1 1 dadolido [19] $end
$var wire 1 2 dadolido [18] $end
$var wire 1 3 dadolido [17] $end
$var wire 1 4 dadolido [16] $end
$var wire 1 5 dadolido [15] $end
$var wire 1 6 dadolido [14] $end
$var wire 1 7 dadolido [13] $end
$var wire 1 8 dadolido [12] $end
$var wire 1 9 dadolido [11] $end
$var wire 1 : dadolido [10] $end
$var wire 1 ; dadolido [9] $end
$var wire 1 < dadolido [8] $end
$var wire 1 = dadolido [7] $end
$var wire 1 > dadolido [6] $end
$var wire 1 ? dadolido [5] $end
$var wire 1 @ dadolido [4] $end
$var wire 1 A dadolido [3] $end
$var wire 1 B dadolido [2] $end
$var wire 1 C dadolido [1] $end
$var wire 1 D dadolido [0] $end
$var wire 1 E end1 [4] $end
$var wire 1 F end1 [3] $end
$var wire 1 G end1 [2] $end
$var wire 1 H end1 [1] $end
$var wire 1 I end1 [0] $end
$var wire 1 J end2 [4] $end
$var wire 1 K end2 [3] $end
$var wire 1 L end2 [2] $end
$var wire 1 M end2 [1] $end
$var wire 1 N end2 [0] $end
$var wire 1 O end3 [4] $end
$var wire 1 P end3 [3] $end
$var wire 1 Q end3 [2] $end
$var wire 1 R end3 [1] $end
$var wire 1 S end3 [0] $end
$var wire 1 T entrada1_ULA [31] $end
$var wire 1 U entrada1_ULA [30] $end
$var wire 1 V entrada1_ULA [29] $end
$var wire 1 W entrada1_ULA [28] $end
$var wire 1 X entrada1_ULA [27] $end
$var wire 1 Y entrada1_ULA [26] $end
$var wire 1 Z entrada1_ULA [25] $end
$var wire 1 [ entrada1_ULA [24] $end
$var wire 1 \ entrada1_ULA [23] $end
$var wire 1 ] entrada1_ULA [22] $end
$var wire 1 ^ entrada1_ULA [21] $end
$var wire 1 _ entrada1_ULA [20] $end
$var wire 1 ` entrada1_ULA [19] $end
$var wire 1 a entrada1_ULA [18] $end
$var wire 1 b entrada1_ULA [17] $end
$var wire 1 c entrada1_ULA [16] $end
$var wire 1 d entrada1_ULA [15] $end
$var wire 1 e entrada1_ULA [14] $end
$var wire 1 f entrada1_ULA [13] $end
$var wire 1 g entrada1_ULA [12] $end
$var wire 1 h entrada1_ULA [11] $end
$var wire 1 i entrada1_ULA [10] $end
$var wire 1 j entrada1_ULA [9] $end
$var wire 1 k entrada1_ULA [8] $end
$var wire 1 l entrada1_ULA [7] $end
$var wire 1 m entrada1_ULA [6] $end
$var wire 1 n entrada1_ULA [5] $end
$var wire 1 o entrada1_ULA [4] $end
$var wire 1 p entrada1_ULA [3] $end
$var wire 1 q entrada1_ULA [2] $end
$var wire 1 r entrada1_ULA [1] $end
$var wire 1 s entrada1_ULA [0] $end
$var wire 1 t entrada2_ULA [31] $end
$var wire 1 u entrada2_ULA [30] $end
$var wire 1 v entrada2_ULA [29] $end
$var wire 1 w entrada2_ULA [28] $end
$var wire 1 x entrada2_ULA [27] $end
$var wire 1 y entrada2_ULA [26] $end
$var wire 1 z entrada2_ULA [25] $end
$var wire 1 { entrada2_ULA [24] $end
$var wire 1 | entrada2_ULA [23] $end
$var wire 1 } entrada2_ULA [22] $end
$var wire 1 ~ entrada2_ULA [21] $end
$var wire 1 !! entrada2_ULA [20] $end
$var wire 1 "! entrada2_ULA [19] $end
$var wire 1 #! entrada2_ULA [18] $end
$var wire 1 $! entrada2_ULA [17] $end
$var wire 1 %! entrada2_ULA [16] $end
$var wire 1 &! entrada2_ULA [15] $end
$var wire 1 '! entrada2_ULA [14] $end
$var wire 1 (! entrada2_ULA [13] $end
$var wire 1 )! entrada2_ULA [12] $end
$var wire 1 *! entrada2_ULA [11] $end
$var wire 1 +! entrada2_ULA [10] $end
$var wire 1 ,! entrada2_ULA [9] $end
$var wire 1 -! entrada2_ULA [8] $end
$var wire 1 .! entrada2_ULA [7] $end
$var wire 1 /! entrada2_ULA [6] $end
$var wire 1 0! entrada2_ULA [5] $end
$var wire 1 1! entrada2_ULA [4] $end
$var wire 1 2! entrada2_ULA [3] $end
$var wire 1 3! entrada2_ULA [2] $end
$var wire 1 4! entrada2_ULA [1] $end
$var wire 1 5! entrada2_ULA [0] $end
$var wire 1 6! HEX0 [6] $end
$var wire 1 7! HEX0 [5] $end
$var wire 1 8! HEX0 [4] $end
$var wire 1 9! HEX0 [3] $end
$var wire 1 :! HEX0 [2] $end
$var wire 1 ;! HEX0 [1] $end
$var wire 1 <! HEX0 [0] $end
$var wire 1 =! HEX1 [6] $end
$var wire 1 >! HEX1 [5] $end
$var wire 1 ?! HEX1 [4] $end
$var wire 1 @! HEX1 [3] $end
$var wire 1 A! HEX1 [2] $end
$var wire 1 B! HEX1 [1] $end
$var wire 1 C! HEX1 [0] $end
$var wire 1 D! HEX2 [6] $end
$var wire 1 E! HEX2 [5] $end
$var wire 1 F! HEX2 [4] $end
$var wire 1 G! HEX2 [3] $end
$var wire 1 H! HEX2 [2] $end
$var wire 1 I! HEX2 [1] $end
$var wire 1 J! HEX2 [0] $end
$var wire 1 K! HEX3 [6] $end
$var wire 1 L! HEX3 [5] $end
$var wire 1 M! HEX3 [4] $end
$var wire 1 N! HEX3 [3] $end
$var wire 1 O! HEX3 [2] $end
$var wire 1 P! HEX3 [1] $end
$var wire 1 Q! HEX3 [0] $end
$var wire 1 R! HEX4 [6] $end
$var wire 1 S! HEX4 [5] $end
$var wire 1 T! HEX4 [4] $end
$var wire 1 U! HEX4 [3] $end
$var wire 1 V! HEX4 [2] $end
$var wire 1 W! HEX4 [1] $end
$var wire 1 X! HEX4 [0] $end
$var wire 1 Y! HEX5 [6] $end
$var wire 1 Z! HEX5 [5] $end
$var wire 1 [! HEX5 [4] $end
$var wire 1 \! HEX5 [3] $end
$var wire 1 ]! HEX5 [2] $end
$var wire 1 ^! HEX5 [1] $end
$var wire 1 _! HEX5 [0] $end
$var wire 1 `! HEX6 [6] $end
$var wire 1 a! HEX6 [5] $end
$var wire 1 b! HEX6 [4] $end
$var wire 1 c! HEX6 [3] $end
$var wire 1 d! HEX6 [2] $end
$var wire 1 e! HEX6 [1] $end
$var wire 1 f! HEX6 [0] $end
$var wire 1 g! HEX7 [6] $end
$var wire 1 h! HEX7 [5] $end
$var wire 1 i! HEX7 [4] $end
$var wire 1 j! HEX7 [3] $end
$var wire 1 k! HEX7 [2] $end
$var wire 1 l! HEX7 [1] $end
$var wire 1 m! HEX7 [0] $end
$var wire 1 n! instrucao [31] $end
$var wire 1 o! instrucao [30] $end
$var wire 1 p! instrucao [29] $end
$var wire 1 q! instrucao [28] $end
$var wire 1 r! instrucao [27] $end
$var wire 1 s! instrucao [26] $end
$var wire 1 t! instrucao [25] $end
$var wire 1 u! instrucao [24] $end
$var wire 1 v! instrucao [23] $end
$var wire 1 w! instrucao [22] $end
$var wire 1 x! instrucao [21] $end
$var wire 1 y! instrucao [20] $end
$var wire 1 z! instrucao [19] $end
$var wire 1 {! instrucao [18] $end
$var wire 1 |! instrucao [17] $end
$var wire 1 }! instrucao [16] $end
$var wire 1 ~! instrucao [15] $end
$var wire 1 !" instrucao [14] $end
$var wire 1 "" instrucao [13] $end
$var wire 1 #" instrucao [12] $end
$var wire 1 $" instrucao [11] $end
$var wire 1 %" instrucao [10] $end
$var wire 1 &" instrucao [9] $end
$var wire 1 '" instrucao [8] $end
$var wire 1 (" instrucao [7] $end
$var wire 1 )" instrucao [6] $end
$var wire 1 *" instrucao [5] $end
$var wire 1 +" instrucao [4] $end
$var wire 1 ," instrucao [3] $end
$var wire 1 -" instrucao [2] $end
$var wire 1 ." instrucao [1] $end
$var wire 1 /" instrucao [0] $end
$var wire 1 0" LEDG [7] $end
$var wire 1 1" LEDG [6] $end
$var wire 1 2" LEDG [5] $end
$var wire 1 3" LEDG [4] $end
$var wire 1 4" LEDG [3] $end
$var wire 1 5" LEDG [2] $end
$var wire 1 6" LEDG [1] $end
$var wire 1 7" LEDG [0] $end
$var wire 1 8" LEDR [17] $end
$var wire 1 9" LEDR [16] $end
$var wire 1 :" LEDR [15] $end
$var wire 1 ;" LEDR [14] $end
$var wire 1 <" LEDR [13] $end
$var wire 1 =" LEDR [12] $end
$var wire 1 >" LEDR [11] $end
$var wire 1 ?" LEDR [10] $end
$var wire 1 @" LEDR [9] $end
$var wire 1 A" LEDR [8] $end
$var wire 1 B" LEDR [7] $end
$var wire 1 C" LEDR [6] $end
$var wire 1 D" LEDR [5] $end
$var wire 1 E" LEDR [4] $end
$var wire 1 F" LEDR [3] $end
$var wire 1 G" LEDR [2] $end
$var wire 1 H" LEDR [1] $end
$var wire 1 I" LEDR [0] $end
$var wire 1 J" mux_ulamem $end
$var wire 1 K" Reg3 [31] $end
$var wire 1 L" Reg3 [30] $end
$var wire 1 M" Reg3 [29] $end
$var wire 1 N" Reg3 [28] $end
$var wire 1 O" Reg3 [27] $end
$var wire 1 P" Reg3 [26] $end
$var wire 1 Q" Reg3 [25] $end
$var wire 1 R" Reg3 [24] $end
$var wire 1 S" Reg3 [23] $end
$var wire 1 T" Reg3 [22] $end
$var wire 1 U" Reg3 [21] $end
$var wire 1 V" Reg3 [20] $end
$var wire 1 W" Reg3 [19] $end
$var wire 1 X" Reg3 [18] $end
$var wire 1 Y" Reg3 [17] $end
$var wire 1 Z" Reg3 [16] $end
$var wire 1 [" Reg3 [15] $end
$var wire 1 \" Reg3 [14] $end
$var wire 1 ]" Reg3 [13] $end
$var wire 1 ^" Reg3 [12] $end
$var wire 1 _" Reg3 [11] $end
$var wire 1 `" Reg3 [10] $end
$var wire 1 a" Reg3 [9] $end
$var wire 1 b" Reg3 [8] $end
$var wire 1 c" Reg3 [7] $end
$var wire 1 d" Reg3 [6] $end
$var wire 1 e" Reg3 [5] $end
$var wire 1 f" Reg3 [4] $end
$var wire 1 g" Reg3 [3] $end
$var wire 1 h" Reg3 [2] $end
$var wire 1 i" Reg3 [1] $end
$var wire 1 j" Reg3 [0] $end
$var wire 1 k" saida [31] $end
$var wire 1 l" saida [30] $end
$var wire 1 m" saida [29] $end
$var wire 1 n" saida [28] $end
$var wire 1 o" saida [27] $end
$var wire 1 p" saida [26] $end
$var wire 1 q" saida [25] $end
$var wire 1 r" saida [24] $end
$var wire 1 s" saida [23] $end
$var wire 1 t" saida [22] $end
$var wire 1 u" saida [21] $end
$var wire 1 v" saida [20] $end
$var wire 1 w" saida [19] $end
$var wire 1 x" saida [18] $end
$var wire 1 y" saida [17] $end
$var wire 1 z" saida [16] $end
$var wire 1 {" saida [15] $end
$var wire 1 |" saida [14] $end
$var wire 1 }" saida [13] $end
$var wire 1 ~" saida [12] $end
$var wire 1 !# saida [11] $end
$var wire 1 "# saida [10] $end
$var wire 1 ## saida [9] $end
$var wire 1 $# saida [8] $end
$var wire 1 %# saida [7] $end
$var wire 1 &# saida [6] $end
$var wire 1 '# saida [5] $end
$var wire 1 (# saida [4] $end
$var wire 1 )# saida [3] $end
$var wire 1 *# saida [2] $end
$var wire 1 +# saida [1] $end
$var wire 1 ,# saida [0] $end
$var wire 1 -# saida2Regs [31] $end
$var wire 1 .# saida2Regs [30] $end
$var wire 1 /# saida2Regs [29] $end
$var wire 1 0# saida2Regs [28] $end
$var wire 1 1# saida2Regs [27] $end
$var wire 1 2# saida2Regs [26] $end
$var wire 1 3# saida2Regs [25] $end
$var wire 1 4# saida2Regs [24] $end
$var wire 1 5# saida2Regs [23] $end
$var wire 1 6# saida2Regs [22] $end
$var wire 1 7# saida2Regs [21] $end
$var wire 1 8# saida2Regs [20] $end
$var wire 1 9# saida2Regs [19] $end
$var wire 1 :# saida2Regs [18] $end
$var wire 1 ;# saida2Regs [17] $end
$var wire 1 <# saida2Regs [16] $end
$var wire 1 =# saida2Regs [15] $end
$var wire 1 ># saida2Regs [14] $end
$var wire 1 ?# saida2Regs [13] $end
$var wire 1 @# saida2Regs [12] $end
$var wire 1 A# saida2Regs [11] $end
$var wire 1 B# saida2Regs [10] $end
$var wire 1 C# saida2Regs [9] $end
$var wire 1 D# saida2Regs [8] $end
$var wire 1 E# saida2Regs [7] $end
$var wire 1 F# saida2Regs [6] $end
$var wire 1 G# saida2Regs [5] $end
$var wire 1 H# saida2Regs [4] $end
$var wire 1 I# saida2Regs [3] $end
$var wire 1 J# saida2Regs [2] $end
$var wire 1 K# saida2Regs [1] $end
$var wire 1 L# saida2Regs [0] $end
$var wire 1 M# saida_habEscReg $end
$var wire 1 N# saida_habLeMem $end
$var wire 1 O# saida_mux2 $end
$var wire 1 P# saidaExtensor [31] $end
$var wire 1 Q# saidaExtensor [30] $end
$var wire 1 R# saidaExtensor [29] $end
$var wire 1 S# saidaExtensor [28] $end
$var wire 1 T# saidaExtensor [27] $end
$var wire 1 U# saidaExtensor [26] $end
$var wire 1 V# saidaExtensor [25] $end
$var wire 1 W# saidaExtensor [24] $end
$var wire 1 X# saidaExtensor [23] $end
$var wire 1 Y# saidaExtensor [22] $end
$var wire 1 Z# saidaExtensor [21] $end
$var wire 1 [# saidaExtensor [20] $end
$var wire 1 \# saidaExtensor [19] $end
$var wire 1 ]# saidaExtensor [18] $end
$var wire 1 ^# saidaExtensor [17] $end
$var wire 1 _# saidaExtensor [16] $end
$var wire 1 `# saidaExtensor [15] $end
$var wire 1 a# saidaExtensor [14] $end
$var wire 1 b# saidaExtensor [13] $end
$var wire 1 c# saidaExtensor [12] $end
$var wire 1 d# saidaExtensor [11] $end
$var wire 1 e# saidaExtensor [10] $end
$var wire 1 f# saidaExtensor [9] $end
$var wire 1 g# saidaExtensor [8] $end
$var wire 1 h# saidaExtensor [7] $end
$var wire 1 i# saidaExtensor [6] $end
$var wire 1 j# saidaExtensor [5] $end
$var wire 1 k# saidaExtensor [4] $end
$var wire 1 l# saidaExtensor [3] $end
$var wire 1 m# saidaExtensor [2] $end
$var wire 1 n# saidaExtensor [1] $end
$var wire 1 o# saidaExtensor [0] $end
$var wire 1 p# teste_PC [31] $end
$var wire 1 q# teste_PC [30] $end
$var wire 1 r# teste_PC [29] $end
$var wire 1 s# teste_PC [28] $end
$var wire 1 t# teste_PC [27] $end
$var wire 1 u# teste_PC [26] $end
$var wire 1 v# teste_PC [25] $end
$var wire 1 w# teste_PC [24] $end
$var wire 1 x# teste_PC [23] $end
$var wire 1 y# teste_PC [22] $end
$var wire 1 z# teste_PC [21] $end
$var wire 1 {# teste_PC [20] $end
$var wire 1 |# teste_PC [19] $end
$var wire 1 }# teste_PC [18] $end
$var wire 1 ~# teste_PC [17] $end
$var wire 1 !$ teste_PC [16] $end
$var wire 1 "$ teste_PC [15] $end
$var wire 1 #$ teste_PC [14] $end
$var wire 1 $$ teste_PC [13] $end
$var wire 1 %$ teste_PC [12] $end
$var wire 1 &$ teste_PC [11] $end
$var wire 1 '$ teste_PC [10] $end
$var wire 1 ($ teste_PC [9] $end
$var wire 1 )$ teste_PC [8] $end
$var wire 1 *$ teste_PC [7] $end
$var wire 1 +$ teste_PC [6] $end
$var wire 1 ,$ teste_PC [5] $end
$var wire 1 -$ teste_PC [4] $end
$var wire 1 .$ teste_PC [3] $end
$var wire 1 /$ teste_PC [2] $end
$var wire 1 0$ teste_PC [1] $end
$var wire 1 1$ teste_PC [0] $end
$var wire 1 2$ ula_control [3] $end
$var wire 1 3$ ula_control [2] $end
$var wire 1 4$ ula_control [1] $end
$var wire 1 5$ ula_control [0] $end
$var wire 1 6$ zero $end

$scope module i1 $end
$var wire 1 7$ gnd $end
$var wire 1 8$ vcc $end
$var wire 1 9$ unknown $end
$var tri1 1 :$ devclrn $end
$var tri1 1 ;$ devpor $end
$var tri1 1 <$ devoe $end
$var wire 1 =$ CLOCK_50~input_o $end
$var wire 1 >$ PC|q[2]~30_combout $end
$var wire 1 ?$ PC|q[2]~31 $end
$var wire 1 @$ PC|q[3]~32_combout $end
$var wire 1 A$ PC|q[3]~33 $end
$var wire 1 B$ PC|q[4]~34_combout $end
$var wire 1 C$ PC|q[4]~35 $end
$var wire 1 D$ PC|q[5]~36_combout $end
$var wire 1 E$ PC|q[5]~37 $end
$var wire 1 F$ PC|q[6]~38_combout $end
$var wire 1 G$ PC|q[6]~39 $end
$var wire 1 H$ PC|q[7]~40_combout $end
$var wire 1 I$ PC|q[7]~41 $end
$var wire 1 J$ PC|q[8]~42_combout $end
$var wire 1 K$ PC|q[8]~43 $end
$var wire 1 L$ PC|q[9]~44_combout $end
$var wire 1 M$ memoriaInst|rom~15_combout $end
$var wire 1 N$ memoriaInst|rom~38_combout $end
$var wire 1 O$ memoriaInst|rom~39_combout $end
$var wire 1 P$ memoriaInst|rom~40_combout $end
$var wire 1 Q$ memoriaInst|rom~14_combout $end
$var wire 1 R$ memoriaInst|rom~24_combout $end
$var wire 1 S$ memoriaInst|rom~41_combout $end
$var wire 1 T$ memoriaInst|rom~16_combout $end
$var wire 1 U$ memoriaInst|rom~61_combout $end
$var wire 1 V$ memoriaInst|rom~32_combout $end
$var wire 1 W$ memoriaInst|rom~60_combout $end
$var wire 1 X$ mux_RtRd|Y[0]~0_combout $end
$var wire 1 Y$ memoriaInst|rom~42_combout $end
$var wire 1 Z$ memoriaInst|rom~43_combout $end
$var wire 1 [$ memoriaInst|rom~44_combout $end
$var wire 1 \$ memoriaInst|rom~65_combout $end
$var wire 1 ]$ memoriaInst|rom~62_combout $end
$var wire 1 ^$ memoriaInst|rom~17_combout $end
$var wire 1 _$ memoriaInst|rom~18_combout $end
$var wire 1 `$ memoriaInst|rom~19_combout $end
$var wire 1 a$ mux_RtRd|Y[1]~1_combout $end
$var wire 1 b$ memoriaInst|rom~20_combout $end
$var wire 1 c$ memoriaInst|rom~21_combout $end
$var wire 1 d$ mux_RtRd|Y[2]~2_combout $end
$var wire 1 e$ memoriaInst|rom~45_combout $end
$var wire 1 f$ memoriaInst|rom~46_combout $end
$var wire 1 g$ memoriaInst|rom~22_combout $end
$var wire 1 h$ memoriaInst|rom~23_combout $end
$var wire 1 i$ mux_RtRd|Y[3]~3_combout $end
$var wire 1 j$ memoriaInst|rom~47_combout $end
$var wire 1 k$ memoriaInst|rom~48_combout $end
$var wire 1 l$ memoriaInst|rom~49_combout $end
$var wire 1 m$ memoriaInst|rom~66_combout $end
$var wire 1 n$ mux_RtRd|Y[4]~4_combout $end
$var wire 1 o$ ~GND~combout $end
$var wire 1 p$ regs|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 q$ regs|registrador~38_combout $end
$var wire 1 r$ regs|registrador~39_combout $end
$var wire 1 s$ regs|registrador~40_combout $end
$var wire 1 t$ regs|saidaB[0]~0_combout $end
$var wire 1 u$ regs|Equal1~0_combout $end
$var wire 1 v$ regs|saidaB[0]~1_combout $end
$var wire 1 w$ memoriaInst|rom~50_combout $end
$var wire 1 x$ memoriaInst|rom~51_combout $end
$var wire 1 y$ memoriaInst|rom~52_combout $end
$var wire 1 z$ memoriaInst|rom~53_combout $end
$var wire 1 {$ memoriaInst|rom~54_combout $end
$var wire 1 |$ memoriaInst|rom~55_combout $end
$var wire 1 }$ memoriaInst|rom~56_combout $end
$var wire 1 ~$ memoriaInst|rom~57_combout $end
$var wire 1 !% memoriaInst|rom~58_combout $end
$var wire 1 "% memoriaInst|rom~29_combout $end
$var wire 1 #% memoriaInst|rom~59_combout $end
$var wire 1 $% regs|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 %% regs|registrador~41_combout $end
$var wire 1 &% regs|registrador~42_combout $end
$var wire 1 '% regs|registrador~43_combout $end
$var wire 1 (% regs|saidaA[0]~0_combout $end
$var wire 1 )% regs|Equal0~0_combout $end
$var wire 1 *% regs|saidaA[0]~1_combout $end
$var wire 1 +% ula|mux4|Mux31~0_combout $end
$var wire 1 ,% regs|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout $end
$var wire 1 -% regs|saidaB[2]~4_combout $end
$var wire 1 .% regs|saidaB[2]~5_combout $end
$var wire 1 /% regs|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout $end
$var wire 1 0% regs|saidaB[3]~6_combout $end
$var wire 1 1% regs|saidaB[3]~7_combout $end
$var wire 1 2% regs|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout $end
$var wire 1 3% regs|saidaB[5]~10_combout $end
$var wire 1 4% regs|saidaB[5]~11_combout $end
$var wire 1 5% memoriaDados|ram_rtl_0|auto_generated|ram_block1a7~portbdataout $end
$var wire 1 6% memoriaDados|ram~46_combout $end
$var wire 1 7% mux_ULA|Y[7]~7_combout $end
$var wire 1 8% regs|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout $end
$var wire 1 9% regs|saidaB[7]~14_combout $end
$var wire 1 :% regs|saidaB[7]~15_combout $end
$var wire 1 ;% regs|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout $end
$var wire 1 <% regs|saidaA[7]~14_combout $end
$var wire 1 =% regs|saidaA[7]~15_combout $end
$var wire 1 >% memoriaInst|rom~25_combout $end
$var wire 1 ?% memoriaInst|rom~26_combout $end
$var wire 1 @% mux_Rt_im|Y[5]~5_combout $end
$var wire 1 A% mux_Rt_im|Y[0]~0_combout $end
$var wire 1 B% regs|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout $end
$var wire 1 C% regs|saidaB[1]~2_combout $end
$var wire 1 D% regs|saidaB[1]~3_combout $end
$var wire 1 E% mux_Rt_im|Y[1]~1_combout $end
$var wire 1 F% ula|mux4|Mux30~0_combout $end
$var wire 1 G% memoriaDados|ram_rtl_0|auto_generated|ram_block1a1~portbdataout $end
$var wire 1 H% memoriaDados|ram~40_combout $end
$var wire 1 I% mux_ULA|Y[1]~1_combout $end
$var wire 1 J% regs|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout $end
$var wire 1 K% regs|saidaA[1]~2_combout $end
$var wire 1 L% regs|saidaA[1]~3_combout $end
$var wire 1 M% ula|full_adder|c_out[1]~0_combout $end
$var wire 1 N% ula|full_adder|c_out[2]~1_combout $end
$var wire 1 O% mux_Rt_im|Y[2]~2_combout $end
$var wire 1 P% ula|full_adder|c_out[2]~2_combout $end
$var wire 1 Q% mux_Rt_im|Y[3]~3_combout $end
$var wire 1 R% ula|full_adder|c_out[3]~3_combout $end
$var wire 1 S% regs|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout $end
$var wire 1 T% regs|saidaA[4]~8_combout $end
$var wire 1 U% regs|saidaA[4]~9_combout $end
$var wire 1 V% ula|full_adder|c_out[4]~4_combout $end
$var wire 1 W% ula|full_adder|c_out[5]~5_combout $end
$var wire 1 X% regs|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout $end
$var wire 1 Y% regs|saidaA[6]~12_combout $end
$var wire 1 Z% regs|saidaA[6]~13_combout $end
$var wire 1 [% ula|full_adder|c_out[6]~6_combout $end
$var wire 1 \% ula|mux4|Mux24~0_combout $end
$var wire 1 ]% memoriaDados|ram_rtl_0|auto_generated|ram_block1a6~portbdataout $end
$var wire 1 ^% memoriaDados|ram~45_combout $end
$var wire 1 _% mux_ULA|Y[6]~6_combout $end
$var wire 1 `% regs|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout $end
$var wire 1 a% regs|saidaB[6]~12_combout $end
$var wire 1 b% regs|saidaB[6]~13_combout $end
$var wire 1 c% ula|mux4|Mux25~0_combout $end
$var wire 1 d% memoriaDados|ram_rtl_0|auto_generated|ram_block1a5~portbdataout $end
$var wire 1 e% memoriaDados|ram~44_combout $end
$var wire 1 f% mux_ULA|Y[5]~5_combout $end
$var wire 1 g% regs|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout $end
$var wire 1 h% regs|saidaA[5]~10_combout $end
$var wire 1 i% regs|saidaA[5]~11_combout $end
$var wire 1 j% ula|mux4|Mux26~0_combout $end
$var wire 1 k% ula|mux4|Mux26~1_combout $end
$var wire 1 l% memoriaDados|ram_rtl_0|auto_generated|ram_block1a4~portbdataout $end
$var wire 1 m% memoriaDados|ram~43_combout $end
$var wire 1 n% mux_ULA|Y[4]~4_combout $end
$var wire 1 o% regs|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout $end
$var wire 1 p% regs|saidaB[4]~8_combout $end
$var wire 1 q% regs|saidaB[4]~9_combout $end
$var wire 1 r% ula|mux4|Mux27~0_combout $end
$var wire 1 s% memoriaDados|ram_rtl_0|auto_generated|ram_block1a3~portbdataout $end
$var wire 1 t% memoriaDados|ram~42_combout $end
$var wire 1 u% mux_ULA|Y[3]~3_combout $end
$var wire 1 v% regs|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout $end
$var wire 1 w% regs|saidaA[3]~6_combout $end
$var wire 1 x% regs|saidaA[3]~7_combout $end
$var wire 1 y% ula|mux4|Mux28~0_combout $end
$var wire 1 z% memoriaDados|ram_rtl_0|auto_generated|ram_block1a2~portbdataout $end
$var wire 1 {% memoriaDados|ram~41_combout $end
$var wire 1 |% mux_ULA|Y[2]~2_combout $end
$var wire 1 }% regs|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout $end
$var wire 1 ~% regs|saidaA[2]~4_combout $end
$var wire 1 !& regs|saidaA[2]~5_combout $end
$var wire 1 "& ula|mux4|Mux29~0_combout $end
$var wire 1 #& ula|mux4|Mux29~1_combout $end
$var wire 1 $& memoriaDados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 %& memoriaDados|ram_rtl_0_bypass[13]~0_combout $end
$var wire 1 && memoriaDados|ram~39_combout $end
$var wire 1 '& mux_ULA|Y[0]~0_combout $end
$var wire 1 (& regs|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout $end
$var wire 1 )& regs|saidaB[8]~16_combout $end
$var wire 1 *& regs|saidaB[8]~17_combout $end
$var wire 1 +& regs|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout $end
$var wire 1 ,& regs|saidaA[8]~16_combout $end
$var wire 1 -& regs|saidaA[8]~17_combout $end
$var wire 1 .& ula|full_adder|c_out[7]~7_combout $end
$var wire 1 /& ula|mux4|Mux23~0_combout $end
$var wire 1 0& memoriaDados|ram_rtl_0|auto_generated|ram_block1a8~portbdataout $end
$var wire 1 1& memoriaDados|ram~47_combout $end
$var wire 1 2& mux_ULA|Y[8]~8_combout $end
$var wire 1 3& regs|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout $end
$var wire 1 4& regs|saidaB[9]~18_combout $end
$var wire 1 5& regs|saidaB[9]~19_combout $end
$var wire 1 6& regs|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout $end
$var wire 1 7& regs|saidaA[9]~18_combout $end
$var wire 1 8& regs|saidaA[9]~19_combout $end
$var wire 1 9& ula|full_adder|c_out[8]~8_combout $end
$var wire 1 :& ula|mux4|Mux22~0_combout $end
$var wire 1 ;& memoriaDados|ram_rtl_0|auto_generated|ram_block1a9~portbdataout $end
$var wire 1 <& memoriaDados|ram~48_combout $end
$var wire 1 =& mux_ULA|Y[9]~9_combout $end
$var wire 1 >& regs|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout $end
$var wire 1 ?& regs|saidaB[10]~20_combout $end
$var wire 1 @& regs|saidaB[10]~21_combout $end
$var wire 1 A& regs|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout $end
$var wire 1 B& regs|saidaA[10]~20_combout $end
$var wire 1 C& regs|saidaA[10]~21_combout $end
$var wire 1 D& ula|full_adder|c_out[9]~9_combout $end
$var wire 1 E& ula|mux4|Mux21~0_combout $end
$var wire 1 F& memoriaDados|ram_rtl_0|auto_generated|ram_block1a10~portbdataout $end
$var wire 1 G& memoriaDados|ram~49_combout $end
$var wire 1 H& mux_ULA|Y[10]~10_combout $end
$var wire 1 I& regs|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout $end
$var wire 1 J& regs|saidaA[11]~22_combout $end
$var wire 1 K& regs|saidaA[11]~23_combout $end
$var wire 1 L& memoriaInst|rom~27_combout $end
$var wire 1 M& memoriaInst|rom~28_combout $end
$var wire 1 N& memoriaInst|rom~30_combout $end
$var wire 1 O& memoriaInst|rom~31_combout $end
$var wire 1 P& memoriaInst|rom~63_combout $end
$var wire 1 Q& regs|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout $end
$var wire 1 R& regs|saidaB[11]~22_combout $end
$var wire 1 S& regs|saidaB[11]~23_combout $end
$var wire 1 T& mux_Rt_im|Y[11]~11_combout $end
$var wire 1 U& ula|full_adder|c_out[10]~10_combout $end
$var wire 1 V& ula|mux4|Mux20~0_combout $end
$var wire 1 W& ula|mux4|Mux20~1_combout $end
$var wire 1 X& memoriaDados|ram_rtl_0|auto_generated|ram_block1a11~portbdataout $end
$var wire 1 Y& memoriaDados|ram~50_combout $end
$var wire 1 Z& mux_ULA|Y[11]~11_combout $end
$var wire 1 [& regs|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout $end
$var wire 1 \& regs|saidaA[12]~24_combout $end
$var wire 1 ]& regs|saidaA[12]~25_combout $end
$var wire 1 ^& memoriaInst|rom~33_combout $end
$var wire 1 _& regs|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout $end
$var wire 1 `& regs|saidaB[12]~24_combout $end
$var wire 1 a& regs|saidaB[12]~25_combout $end
$var wire 1 b& mux_Rt_im|Y[12]~12_combout $end
$var wire 1 c& ula|full_adder|c_out[11]~11_combout $end
$var wire 1 d& ula|full_adder|c_out[11]~12_combout $end
$var wire 1 e& ula|mux4|Mux19~0_combout $end
$var wire 1 f& memoriaDados|ram_rtl_0|auto_generated|ram_block1a12~portbdataout $end
$var wire 1 g& memoriaDados|ram~51_combout $end
$var wire 1 h& mux_ULA|Y[12]~12_combout $end
$var wire 1 i& regs|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout $end
$var wire 1 j& regs|saidaB[13]~26_combout $end
$var wire 1 k& regs|saidaB[13]~27_combout $end
$var wire 1 l& regs|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout $end
$var wire 1 m& regs|saidaA[13]~26_combout $end
$var wire 1 n& regs|saidaA[13]~27_combout $end
$var wire 1 o& ula|full_adder|c_out[12]~13_combout $end
$var wire 1 p& ula|mux4|Mux18~0_combout $end
$var wire 1 q& memoriaDados|ram_rtl_0|auto_generated|ram_block1a13~portbdataout $end
$var wire 1 r& memoriaDados|ram~52_combout $end
$var wire 1 s& mux_ULA|Y[13]~13_combout $end
$var wire 1 t& regs|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout $end
$var wire 1 u& regs|saidaA[14]~28_combout $end
$var wire 1 v& regs|saidaA[14]~29_combout $end
$var wire 1 w& memoriaInst|rom~34_combout $end
$var wire 1 x& memoriaInst|rom~35_combout $end
$var wire 1 y& memoriaInst|rom~36_combout $end
$var wire 1 z& memoriaInst|rom~64_combout $end
$var wire 1 {& regs|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout $end
$var wire 1 |& regs|saidaB[14]~28_combout $end
$var wire 1 }& regs|saidaB[14]~29_combout $end
$var wire 1 ~& mux_Rt_im|Y[14]~14_combout $end
$var wire 1 !' ula|full_adder|c_out[13]~14_combout $end
$var wire 1 "' ula|full_adder|c_out[13]~15_combout $end
$var wire 1 #' ula|mux4|Mux17~0_combout $end
$var wire 1 $' ula|mux4|Mux17~1_combout $end
$var wire 1 %' memoriaDados|ram_rtl_0|auto_generated|ram_block1a14~portbdataout $end
$var wire 1 &' memoriaDados|ram~53_combout $end
$var wire 1 '' mux_ULA|Y[14]~14_combout $end
$var wire 1 (' regs|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout $end
$var wire 1 )' regs|saidaA[15]~30_combout $end
$var wire 1 *' regs|saidaA[15]~31_combout $end
$var wire 1 +' memoriaInst|rom~37_combout $end
$var wire 1 ,' regs|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout $end
$var wire 1 -' regs|saidaB[15]~30_combout $end
$var wire 1 .' regs|saidaB[15]~31_combout $end
$var wire 1 /' mux_Rt_im|Y[15]~15_combout $end
$var wire 1 0' ula|full_adder|c_out[14]~16_combout $end
$var wire 1 1' ula|full_adder|c_out[14]~17_combout $end
$var wire 1 2' ula|mux4|Mux16~0_combout $end
$var wire 1 3' memoriaDados|ram_rtl_0|auto_generated|ram_block1a15~portbdataout $end
$var wire 1 4' memoriaDados|ram~54_combout $end
$var wire 1 5' mux_ULA|Y[15]~15_combout $end
$var wire 1 6' regs|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout $end
$var wire 1 7' regs|saidaB[16]~32_combout $end
$var wire 1 8' regs|saidaB[16]~33_combout $end
$var wire 1 9' regs|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout $end
$var wire 1 :' regs|saidaA[16]~32_combout $end
$var wire 1 ;' regs|saidaA[16]~33_combout $end
$var wire 1 <' ula|full_adder|c_out[15]~18_combout $end
$var wire 1 =' ula|mux4|Mux15~0_combout $end
$var wire 1 >' memoriaDados|ram_rtl_0|auto_generated|ram_block1a16~portbdataout $end
$var wire 1 ?' memoriaDados|ram~55_combout $end
$var wire 1 @' mux_ULA|Y[16]~16_combout $end
$var wire 1 A' regs|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout $end
$var wire 1 B' regs|saidaB[17]~34_combout $end
$var wire 1 C' regs|saidaB[17]~35_combout $end
$var wire 1 D' regs|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout $end
$var wire 1 E' regs|saidaA[17]~34_combout $end
$var wire 1 F' regs|saidaA[17]~35_combout $end
$var wire 1 G' ula|full_adder|c_out[16]~19_combout $end
$var wire 1 H' ula|mux4|Mux14~0_combout $end
$var wire 1 I' memoriaDados|ram_rtl_0|auto_generated|ram_block1a17~portbdataout $end
$var wire 1 J' memoriaDados|ram~56_combout $end
$var wire 1 K' mux_ULA|Y[17]~17_combout $end
$var wire 1 L' regs|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout $end
$var wire 1 M' regs|saidaB[18]~36_combout $end
$var wire 1 N' regs|saidaB[18]~37_combout $end
$var wire 1 O' regs|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout $end
$var wire 1 P' regs|saidaA[18]~36_combout $end
$var wire 1 Q' regs|saidaA[18]~37_combout $end
$var wire 1 R' ula|full_adder|c_out[17]~20_combout $end
$var wire 1 S' ula|mux4|Mux13~0_combout $end
$var wire 1 T' memoriaDados|ram_rtl_0|auto_generated|ram_block1a18~portbdataout $end
$var wire 1 U' memoriaDados|ram~57_combout $end
$var wire 1 V' mux_ULA|Y[18]~18_combout $end
$var wire 1 W' regs|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout $end
$var wire 1 X' regs|saidaB[19]~38_combout $end
$var wire 1 Y' regs|saidaB[19]~39_combout $end
$var wire 1 Z' regs|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout $end
$var wire 1 [' regs|saidaA[19]~38_combout $end
$var wire 1 \' regs|saidaA[19]~39_combout $end
$var wire 1 ]' ula|full_adder|c_out[18]~21_combout $end
$var wire 1 ^' ula|mux4|Mux12~0_combout $end
$var wire 1 _' memoriaDados|ram_rtl_0|auto_generated|ram_block1a19~portbdataout $end
$var wire 1 `' memoriaDados|ram~58_combout $end
$var wire 1 a' mux_ULA|Y[19]~19_combout $end
$var wire 1 b' regs|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout $end
$var wire 1 c' regs|saidaB[20]~40_combout $end
$var wire 1 d' regs|saidaB[20]~41_combout $end
$var wire 1 e' regs|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout $end
$var wire 1 f' regs|saidaA[20]~40_combout $end
$var wire 1 g' regs|saidaA[20]~41_combout $end
$var wire 1 h' ula|full_adder|c_out[19]~22_combout $end
$var wire 1 i' ula|mux4|Mux11~0_combout $end
$var wire 1 j' memoriaDados|ram_rtl_0|auto_generated|ram_block1a20~portbdataout $end
$var wire 1 k' memoriaDados|ram~59_combout $end
$var wire 1 l' mux_ULA|Y[20]~20_combout $end
$var wire 1 m' regs|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout $end
$var wire 1 n' regs|saidaB[21]~42_combout $end
$var wire 1 o' regs|saidaB[21]~43_combout $end
$var wire 1 p' regs|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout $end
$var wire 1 q' regs|saidaA[21]~42_combout $end
$var wire 1 r' regs|saidaA[21]~43_combout $end
$var wire 1 s' ula|full_adder|c_out[20]~23_combout $end
$var wire 1 t' ula|mux4|Mux10~0_combout $end
$var wire 1 u' memoriaDados|ram_rtl_0|auto_generated|ram_block1a21~portbdataout $end
$var wire 1 v' memoriaDados|ram~60_combout $end
$var wire 1 w' mux_ULA|Y[21]~21_combout $end
$var wire 1 x' regs|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout $end
$var wire 1 y' regs|saidaB[22]~44_combout $end
$var wire 1 z' regs|saidaB[22]~45_combout $end
$var wire 1 {' regs|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout $end
$var wire 1 |' regs|saidaA[22]~44_combout $end
$var wire 1 }' regs|saidaA[22]~45_combout $end
$var wire 1 ~' ula|full_adder|c_out[21]~24_combout $end
$var wire 1 !( ula|mux4|Mux9~0_combout $end
$var wire 1 "( memoriaDados|ram_rtl_0|auto_generated|ram_block1a22~portbdataout $end
$var wire 1 #( memoriaDados|ram~61_combout $end
$var wire 1 $( mux_ULA|Y[22]~22_combout $end
$var wire 1 %( regs|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout $end
$var wire 1 &( regs|saidaB[23]~46_combout $end
$var wire 1 '( regs|saidaB[23]~47_combout $end
$var wire 1 (( regs|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout $end
$var wire 1 )( regs|saidaA[23]~46_combout $end
$var wire 1 *( regs|saidaA[23]~47_combout $end
$var wire 1 +( ula|full_adder|c_out[22]~25_combout $end
$var wire 1 ,( ula|mux4|Mux8~0_combout $end
$var wire 1 -( memoriaDados|ram_rtl_0|auto_generated|ram_block1a23~portbdataout $end
$var wire 1 .( memoriaDados|ram~62_combout $end
$var wire 1 /( mux_ULA|Y[23]~23_combout $end
$var wire 1 0( regs|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout $end
$var wire 1 1( regs|saidaB[24]~48_combout $end
$var wire 1 2( regs|saidaB[24]~49_combout $end
$var wire 1 3( regs|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout $end
$var wire 1 4( regs|saidaA[24]~48_combout $end
$var wire 1 5( regs|saidaA[24]~49_combout $end
$var wire 1 6( ula|full_adder|c_out[23]~26_combout $end
$var wire 1 7( ula|mux4|Mux7~0_combout $end
$var wire 1 8( memoriaDados|ram_rtl_0|auto_generated|ram_block1a24~portbdataout $end
$var wire 1 9( memoriaDados|ram~63_combout $end
$var wire 1 :( mux_ULA|Y[24]~24_combout $end
$var wire 1 ;( regs|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout $end
$var wire 1 <( regs|saidaB[25]~50_combout $end
$var wire 1 =( regs|saidaB[25]~51_combout $end
$var wire 1 >( regs|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout $end
$var wire 1 ?( regs|saidaA[25]~50_combout $end
$var wire 1 @( regs|saidaA[25]~51_combout $end
$var wire 1 A( ula|full_adder|c_out[24]~27_combout $end
$var wire 1 B( ula|mux4|Mux6~0_combout $end
$var wire 1 C( memoriaDados|ram_rtl_0|auto_generated|ram_block1a25~portbdataout $end
$var wire 1 D( memoriaDados|ram~64_combout $end
$var wire 1 E( mux_ULA|Y[25]~25_combout $end
$var wire 1 F( regs|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout $end
$var wire 1 G( regs|saidaB[26]~52_combout $end
$var wire 1 H( regs|saidaB[26]~53_combout $end
$var wire 1 I( regs|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout $end
$var wire 1 J( regs|saidaA[26]~52_combout $end
$var wire 1 K( regs|saidaA[26]~53_combout $end
$var wire 1 L( ula|full_adder|c_out[25]~28_combout $end
$var wire 1 M( ula|mux4|Mux5~0_combout $end
$var wire 1 N( memoriaDados|ram_rtl_0|auto_generated|ram_block1a26~portbdataout $end
$var wire 1 O( memoriaDados|ram~65_combout $end
$var wire 1 P( mux_ULA|Y[26]~26_combout $end
$var wire 1 Q( regs|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout $end
$var wire 1 R( regs|saidaB[27]~54_combout $end
$var wire 1 S( regs|saidaB[27]~55_combout $end
$var wire 1 T( regs|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout $end
$var wire 1 U( regs|saidaA[27]~54_combout $end
$var wire 1 V( regs|saidaA[27]~55_combout $end
$var wire 1 W( ula|full_adder|c_out[26]~29_combout $end
$var wire 1 X( ula|mux4|Mux4~0_combout $end
$var wire 1 Y( memoriaDados|ram_rtl_0|auto_generated|ram_block1a27~portbdataout $end
$var wire 1 Z( memoriaDados|ram~66_combout $end
$var wire 1 [( mux_ULA|Y[27]~27_combout $end
$var wire 1 \( regs|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout $end
$var wire 1 ]( regs|saidaB[28]~56_combout $end
$var wire 1 ^( regs|saidaB[28]~57_combout $end
$var wire 1 _( regs|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout $end
$var wire 1 `( regs|saidaA[28]~56_combout $end
$var wire 1 a( regs|saidaA[28]~57_combout $end
$var wire 1 b( ula|full_adder|c_out[27]~30_combout $end
$var wire 1 c( ula|mux4|Mux3~0_combout $end
$var wire 1 d( memoriaDados|ram_rtl_0|auto_generated|ram_block1a28~portbdataout $end
$var wire 1 e( memoriaDados|ram~67_combout $end
$var wire 1 f( mux_ULA|Y[28]~28_combout $end
$var wire 1 g( regs|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout $end
$var wire 1 h( regs|saidaB[29]~58_combout $end
$var wire 1 i( regs|saidaB[29]~59_combout $end
$var wire 1 j( regs|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout $end
$var wire 1 k( regs|saidaA[29]~58_combout $end
$var wire 1 l( regs|saidaA[29]~59_combout $end
$var wire 1 m( ula|full_adder|c_out[28]~31_combout $end
$var wire 1 n( ula|mux4|Mux2~0_combout $end
$var wire 1 o( memoriaDados|ram_rtl_0|auto_generated|ram_block1a29~portbdataout $end
$var wire 1 p( memoriaDados|ram~68_combout $end
$var wire 1 q( mux_ULA|Y[29]~29_combout $end
$var wire 1 r( regs|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout $end
$var wire 1 s( regs|saidaB[30]~60_combout $end
$var wire 1 t( regs|saidaB[30]~61_combout $end
$var wire 1 u( regs|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout $end
$var wire 1 v( regs|saidaA[30]~60_combout $end
$var wire 1 w( regs|saidaA[30]~61_combout $end
$var wire 1 x( ula|full_adder|c_out[29]~32_combout $end
$var wire 1 y( ula|mux4|Mux1~0_combout $end
$var wire 1 z( memoriaDados|ram_rtl_0|auto_generated|ram_block1a30~portbdataout $end
$var wire 1 {( memoriaDados|ram~69_combout $end
$var wire 1 |( mux_ULA|Y[30]~30_combout $end
$var wire 1 }( regs|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout $end
$var wire 1 ~( regs|saidaB[31]~62_combout $end
$var wire 1 !) regs|saidaB[31]~63_combout $end
$var wire 1 ") regs|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout $end
$var wire 1 #) regs|saidaA[31]~62_combout $end
$var wire 1 $) regs|saidaA[31]~63_combout $end
$var wire 1 %) ula|full_adder|c_out[30]~33_combout $end
$var wire 1 &) ula|mux4|Mux0~0_combout $end
$var wire 1 ') memoriaDados|ram_rtl_0|auto_generated|ram_block1a31~portbdataout $end
$var wire 1 () memoriaDados|ram~70_combout $end
$var wire 1 )) mux_ULA|Y[31]~31_combout $end
$var wire 1 *) mux_Rt_im|Y[4]~4_combout $end
$var wire 1 +) mux_Rt_im|Y[6]~6_combout $end
$var wire 1 ,) mux_Rt_im|Y[7]~7_combout $end
$var wire 1 -) mux_Rt_im|Y[8]~8_combout $end
$var wire 1 .) mux_Rt_im|Y[9]~9_combout $end
$var wire 1 /) mux_Rt_im|Y[10]~10_combout $end
$var wire 1 0) mux_Rt_im|Y[13]~13_combout $end
$var wire 1 1) mux_Rt_im|Y[16]~16_combout $end
$var wire 1 2) mux_Rt_im|Y[17]~17_combout $end
$var wire 1 3) mux_Rt_im|Y[18]~18_combout $end
$var wire 1 4) mux_Rt_im|Y[19]~19_combout $end
$var wire 1 5) mux_Rt_im|Y[20]~20_combout $end
$var wire 1 6) mux_Rt_im|Y[21]~21_combout $end
$var wire 1 7) mux_Rt_im|Y[22]~22_combout $end
$var wire 1 8) mux_Rt_im|Y[23]~23_combout $end
$var wire 1 9) mux_Rt_im|Y[24]~24_combout $end
$var wire 1 :) mux_Rt_im|Y[25]~25_combout $end
$var wire 1 ;) mux_Rt_im|Y[26]~26_combout $end
$var wire 1 <) mux_Rt_im|Y[27]~27_combout $end
$var wire 1 =) mux_Rt_im|Y[28]~28_combout $end
$var wire 1 >) mux_Rt_im|Y[29]~29_combout $end
$var wire 1 ?) mux_Rt_im|Y[30]~30_combout $end
$var wire 1 @) mux_Rt_im|Y[31]~31_combout $end
$var wire 1 A) controlador1|decodificador1|LessThan0~0_combout $end
$var wire 1 B) controlador1|decodificador1|LessThan0~1_combout $end
$var wire 1 C) controlador1|decodificador1|LessThan0~2_combout $end
$var wire 1 D) controlador1|decodificador1|LessThan0~3_combout $end
$var wire 1 E) controlador1|decodificador1|LessThan0~4_combout $end
$var wire 1 F) controlador1|decodificador1|LessThan0~5_combout $end
$var wire 1 G) controlador1|decodificador1|seg7~0_combout $end
$var wire 1 H) controlador1|decodificador1|seg7~1_combout $end
$var wire 1 I) controlador1|decodificador1|seg7~2_combout $end
$var wire 1 J) controlador1|decodificador1|seg7~3_combout $end
$var wire 1 K) controlador1|decodificador1|seg7~4_combout $end
$var wire 1 L) controlador1|decodificador1|sw~0_combout $end
$var wire 1 M) SW[0]~input_o $end
$var wire 1 N) controlador1|decodificador1|LessThan0~6_combout $end
$var wire 1 O) controlador1|decodificador1|LessThan0~7_combout $end
$var wire 1 P) controlador1|dado_lido[0]~0_combout $end
$var wire 1 Q) KEY[0]~input_o $end
$var wire 1 R) controlador1|dado_lido[3]~1_combout $end
$var wire 1 S) controlador1|dado_lido[0]~2_combout $end
$var wire 1 T) SW[1]~input_o $end
$var wire 1 U) controlador1|dado_lido[1]~3_combout $end
$var wire 1 V) KEY[1]~input_o $end
$var wire 1 W) controlador1|dado_lido[1]~4_combout $end
$var wire 1 X) SW[2]~input_o $end
$var wire 1 Y) controlador1|dado_lido[2]~5_combout $end
$var wire 1 Z) KEY[2]~input_o $end
$var wire 1 [) controlador1|dado_lido[2]~6_combout $end
$var wire 1 \) SW[3]~input_o $end
$var wire 1 ]) controlador1|dado_lido[3]~7_combout $end
$var wire 1 ^) KEY[3]~input_o $end
$var wire 1 _) controlador1|dado_lido[3]~8_combout $end
$var wire 1 `) SW[4]~input_o $end
$var wire 1 a) controlador1|dado_lido[4]~9_combout $end
$var wire 1 b) SW[5]~input_o $end
$var wire 1 c) controlador1|dado_lido[5]~10_combout $end
$var wire 1 d) SW[6]~input_o $end
$var wire 1 e) controlador1|dado_lido[6]~11_combout $end
$var wire 1 f) SW[7]~input_o $end
$var wire 1 g) controlador1|dado_lido[7]~12_combout $end
$var wire 1 h) SW[8]~input_o $end
$var wire 1 i) controlador1|dado_lido[8]~13_combout $end
$var wire 1 j) SW[9]~input_o $end
$var wire 1 k) controlador1|dado_lido[9]~14_combout $end
$var wire 1 l) SW[10]~input_o $end
$var wire 1 m) controlador1|dado_lido[10]~15_combout $end
$var wire 1 n) SW[11]~input_o $end
$var wire 1 o) controlador1|dado_lido[11]~16_combout $end
$var wire 1 p) SW[12]~input_o $end
$var wire 1 q) controlador1|dado_lido[12]~17_combout $end
$var wire 1 r) SW[13]~input_o $end
$var wire 1 s) controlador1|dado_lido[13]~18_combout $end
$var wire 1 t) SW[14]~input_o $end
$var wire 1 u) controlador1|dado_lido[14]~19_combout $end
$var wire 1 v) SW[15]~input_o $end
$var wire 1 w) controlador1|dado_lido[15]~20_combout $end
$var wire 1 x) SW[16]~input_o $end
$var wire 1 y) controlador1|dado_lido[16]~21_combout $end
$var wire 1 z) SW[17]~input_o $end
$var wire 1 {) controlador1|dado_lido[17]~22_combout $end
$var wire 1 |) controlador1|dado_lido[18]~23_combout $end
$var wire 1 }) controlador1|dado_lido[19]~24_combout $end
$var wire 1 ~) controlador1|dado_lido[20]~25_combout $end
$var wire 1 !* controlador1|dado_lido[21]~26_combout $end
$var wire 1 "* controlador1|dado_lido[22]~27_combout $end
$var wire 1 #* controlador1|dado_lido[23]~28_combout $end
$var wire 1 $* controlador1|dado_lido[24]~29_combout $end
$var wire 1 %* controlador1|dado_lido[25]~30_combout $end
$var wire 1 &* controlador1|dado_lido[26]~31_combout $end
$var wire 1 '* controlador1|dado_lido[27]~32_combout $end
$var wire 1 (* controlador1|dado_lido[28]~33_combout $end
$var wire 1 )* controlador1|dado_lido[29]~34_combout $end
$var wire 1 ** controlador1|dado_lido[30]~35_combout $end
$var wire 1 +* controlador1|dado_lido[31]~36_combout $end
$var wire 1 ,* PC|q[9]~45 $end
$var wire 1 -* PC|q[10]~46_combout $end
$var wire 1 .* PC|q[10]~47 $end
$var wire 1 /* PC|q[11]~48_combout $end
$var wire 1 0* PC|q[11]~49 $end
$var wire 1 1* PC|q[12]~50_combout $end
$var wire 1 2* PC|q[12]~51 $end
$var wire 1 3* PC|q[13]~52_combout $end
$var wire 1 4* PC|q[13]~53 $end
$var wire 1 5* PC|q[14]~54_combout $end
$var wire 1 6* PC|q[14]~55 $end
$var wire 1 7* PC|q[15]~56_combout $end
$var wire 1 8* PC|q[15]~57 $end
$var wire 1 9* PC|q[16]~58_combout $end
$var wire 1 :* PC|q[16]~59 $end
$var wire 1 ;* PC|q[17]~60_combout $end
$var wire 1 <* PC|q[17]~61 $end
$var wire 1 =* PC|q[18]~62_combout $end
$var wire 1 >* PC|q[18]~63 $end
$var wire 1 ?* PC|q[19]~64_combout $end
$var wire 1 @* PC|q[19]~65 $end
$var wire 1 A* PC|q[20]~66_combout $end
$var wire 1 B* PC|q[20]~67 $end
$var wire 1 C* PC|q[21]~68_combout $end
$var wire 1 D* PC|q[21]~69 $end
$var wire 1 E* PC|q[22]~70_combout $end
$var wire 1 F* PC|q[22]~71 $end
$var wire 1 G* PC|q[23]~72_combout $end
$var wire 1 H* PC|q[23]~73 $end
$var wire 1 I* PC|q[24]~74_combout $end
$var wire 1 J* PC|q[24]~75 $end
$var wire 1 K* PC|q[25]~76_combout $end
$var wire 1 L* PC|q[25]~77 $end
$var wire 1 M* PC|q[26]~78_combout $end
$var wire 1 N* PC|q[26]~79 $end
$var wire 1 O* PC|q[27]~80_combout $end
$var wire 1 P* PC|q[27]~81 $end
$var wire 1 Q* PC|q[28]~82_combout $end
$var wire 1 R* PC|q[28]~83 $end
$var wire 1 S* PC|q[29]~84_combout $end
$var wire 1 T* PC|q[29]~85 $end
$var wire 1 U* PC|q[30]~86_combout $end
$var wire 1 V* PC|q[30]~87 $end
$var wire 1 W* PC|q[31]~88_combout $end
$var wire 1 X* controlador1|decodificador1|leds~0_combout $end
$var wire 1 Y* controlador1|decodificador1|seg7~5_combout $end
$var wire 1 Z* controlador1|conv_HEX0|rascSaida7seg[0]~0_combout $end
$var wire 1 [* controlador1|conv_HEX0|rascSaida7seg[1]~1_combout $end
$var wire 1 \* controlador1|conv_HEX0|rascSaida7seg[2]~2_combout $end
$var wire 1 ]* controlador1|conv_HEX0|rascSaida7seg[3]~3_combout $end
$var wire 1 ^* controlador1|conv_HEX0|rascSaida7seg[4]~4_combout $end
$var wire 1 _* controlador1|conv_HEX0|rascSaida7seg[5]~5_combout $end
$var wire 1 `* controlador1|conv_HEX0|rascSaida7seg[6]~6_combout $end
$var wire 1 a* controlador1|conv_HEX1|rascSaida7seg[0]~0_combout $end
$var wire 1 b* controlador1|conv_HEX1|rascSaida7seg[1]~1_combout $end
$var wire 1 c* controlador1|conv_HEX1|rascSaida7seg[2]~2_combout $end
$var wire 1 d* controlador1|conv_HEX1|rascSaida7seg[3]~3_combout $end
$var wire 1 e* controlador1|conv_HEX1|rascSaida7seg[4]~4_combout $end
$var wire 1 f* controlador1|conv_HEX1|rascSaida7seg[5]~5_combout $end
$var wire 1 g* controlador1|conv_HEX1|rascSaida7seg[6]~6_combout $end
$var wire 1 h* controlador1|conv_HEX2|rascSaida7seg[0]~0_combout $end
$var wire 1 i* controlador1|conv_HEX2|rascSaida7seg[1]~1_combout $end
$var wire 1 j* controlador1|conv_HEX2|rascSaida7seg[2]~2_combout $end
$var wire 1 k* controlador1|conv_HEX2|rascSaida7seg[3]~3_combout $end
$var wire 1 l* controlador1|conv_HEX2|rascSaida7seg[4]~4_combout $end
$var wire 1 m* controlador1|conv_HEX2|rascSaida7seg[5]~5_combout $end
$var wire 1 n* controlador1|conv_HEX2|rascSaida7seg[6]~6_combout $end
$var wire 1 o* controlador1|conv_HEX3|rascSaida7seg[0]~0_combout $end
$var wire 1 p* controlador1|conv_HEX3|rascSaida7seg[1]~1_combout $end
$var wire 1 q* controlador1|conv_HEX3|rascSaida7seg[2]~2_combout $end
$var wire 1 r* controlador1|conv_HEX3|rascSaida7seg[3]~3_combout $end
$var wire 1 s* controlador1|conv_HEX3|rascSaida7seg[4]~4_combout $end
$var wire 1 t* controlador1|conv_HEX3|rascSaida7seg[5]~5_combout $end
$var wire 1 u* controlador1|conv_HEX3|rascSaida7seg[6]~6_combout $end
$var wire 1 v* controlador1|conv_HEX4|rascSaida7seg[0]~0_combout $end
$var wire 1 w* controlador1|conv_HEX4|rascSaida7seg[1]~1_combout $end
$var wire 1 x* controlador1|conv_HEX4|rascSaida7seg[2]~2_combout $end
$var wire 1 y* controlador1|conv_HEX4|rascSaida7seg[3]~3_combout $end
$var wire 1 z* controlador1|conv_HEX4|rascSaida7seg[4]~4_combout $end
$var wire 1 {* controlador1|conv_HEX4|rascSaida7seg[5]~5_combout $end
$var wire 1 |* controlador1|conv_HEX4|rascSaida7seg[6]~6_combout $end
$var wire 1 }* controlador1|conv_HEX5|rascSaida7seg[0]~0_combout $end
$var wire 1 ~* controlador1|conv_HEX5|rascSaida7seg[1]~1_combout $end
$var wire 1 !+ controlador1|conv_HEX5|rascSaida7seg[2]~2_combout $end
$var wire 1 "+ controlador1|conv_HEX5|rascSaida7seg[3]~3_combout $end
$var wire 1 #+ controlador1|conv_HEX5|rascSaida7seg[4]~4_combout $end
$var wire 1 $+ controlador1|conv_HEX5|rascSaida7seg[5]~5_combout $end
$var wire 1 %+ controlador1|conv_HEX5|rascSaida7seg[6]~6_combout $end
$var wire 1 &+ controlador1|conv_HEX6|rascSaida7seg[0]~0_combout $end
$var wire 1 '+ controlador1|conv_HEX6|rascSaida7seg[1]~1_combout $end
$var wire 1 (+ controlador1|conv_HEX6|rascSaida7seg[2]~2_combout $end
$var wire 1 )+ controlador1|conv_HEX6|rascSaida7seg[3]~3_combout $end
$var wire 1 *+ controlador1|conv_HEX6|rascSaida7seg[4]~4_combout $end
$var wire 1 ++ controlador1|conv_HEX6|rascSaida7seg[5]~5_combout $end
$var wire 1 ,+ controlador1|conv_HEX6|rascSaida7seg[6]~6_combout $end
$var wire 1 -+ controlador1|conv_HEX7|rascSaida7seg[0]~0_combout $end
$var wire 1 .+ controlador1|conv_HEX7|rascSaida7seg[1]~1_combout $end
$var wire 1 /+ controlador1|conv_HEX7|rascSaida7seg[2]~2_combout $end
$var wire 1 0+ controlador1|conv_HEX7|rascSaida7seg[3]~3_combout $end
$var wire 1 1+ controlador1|conv_HEX7|rascSaida7seg[4]~4_combout $end
$var wire 1 2+ controlador1|conv_HEX7|rascSaida7seg[5]~5_combout $end
$var wire 1 3+ controlador1|conv_HEX7|rascSaida7seg[6]~6_combout $end
$var wire 1 4+ PC|q [31] $end
$var wire 1 5+ PC|q [30] $end
$var wire 1 6+ PC|q [29] $end
$var wire 1 7+ PC|q [28] $end
$var wire 1 8+ PC|q [27] $end
$var wire 1 9+ PC|q [26] $end
$var wire 1 :+ PC|q [25] $end
$var wire 1 ;+ PC|q [24] $end
$var wire 1 <+ PC|q [23] $end
$var wire 1 =+ PC|q [22] $end
$var wire 1 >+ PC|q [21] $end
$var wire 1 ?+ PC|q [20] $end
$var wire 1 @+ PC|q [19] $end
$var wire 1 A+ PC|q [18] $end
$var wire 1 B+ PC|q [17] $end
$var wire 1 C+ PC|q [16] $end
$var wire 1 D+ PC|q [15] $end
$var wire 1 E+ PC|q [14] $end
$var wire 1 F+ PC|q [13] $end
$var wire 1 G+ PC|q [12] $end
$var wire 1 H+ PC|q [11] $end
$var wire 1 I+ PC|q [10] $end
$var wire 1 J+ PC|q [9] $end
$var wire 1 K+ PC|q [8] $end
$var wire 1 L+ PC|q [7] $end
$var wire 1 M+ PC|q [6] $end
$var wire 1 N+ PC|q [5] $end
$var wire 1 O+ PC|q [4] $end
$var wire 1 P+ PC|q [3] $end
$var wire 1 Q+ PC|q [2] $end
$var wire 1 R+ PC|q [1] $end
$var wire 1 S+ PC|q [0] $end
$var wire 1 T+ MEM_WB|q [70] $end
$var wire 1 U+ MEM_WB|q [69] $end
$var wire 1 V+ MEM_WB|q [68] $end
$var wire 1 W+ MEM_WB|q [67] $end
$var wire 1 X+ MEM_WB|q [66] $end
$var wire 1 Y+ MEM_WB|q [65] $end
$var wire 1 Z+ MEM_WB|q [64] $end
$var wire 1 [+ MEM_WB|q [63] $end
$var wire 1 \+ MEM_WB|q [62] $end
$var wire 1 ]+ MEM_WB|q [61] $end
$var wire 1 ^+ MEM_WB|q [60] $end
$var wire 1 _+ MEM_WB|q [59] $end
$var wire 1 `+ MEM_WB|q [58] $end
$var wire 1 a+ MEM_WB|q [57] $end
$var wire 1 b+ MEM_WB|q [56] $end
$var wire 1 c+ MEM_WB|q [55] $end
$var wire 1 d+ MEM_WB|q [54] $end
$var wire 1 e+ MEM_WB|q [53] $end
$var wire 1 f+ MEM_WB|q [52] $end
$var wire 1 g+ MEM_WB|q [51] $end
$var wire 1 h+ MEM_WB|q [50] $end
$var wire 1 i+ MEM_WB|q [49] $end
$var wire 1 j+ MEM_WB|q [48] $end
$var wire 1 k+ MEM_WB|q [47] $end
$var wire 1 l+ MEM_WB|q [46] $end
$var wire 1 m+ MEM_WB|q [45] $end
$var wire 1 n+ MEM_WB|q [44] $end
$var wire 1 o+ MEM_WB|q [43] $end
$var wire 1 p+ MEM_WB|q [42] $end
$var wire 1 q+ MEM_WB|q [41] $end
$var wire 1 r+ MEM_WB|q [40] $end
$var wire 1 s+ MEM_WB|q [39] $end
$var wire 1 t+ MEM_WB|q [38] $end
$var wire 1 u+ MEM_WB|q [37] $end
$var wire 1 v+ MEM_WB|q [36] $end
$var wire 1 w+ MEM_WB|q [35] $end
$var wire 1 x+ MEM_WB|q [34] $end
$var wire 1 y+ MEM_WB|q [33] $end
$var wire 1 z+ MEM_WB|q [32] $end
$var wire 1 {+ MEM_WB|q [31] $end
$var wire 1 |+ MEM_WB|q [30] $end
$var wire 1 }+ MEM_WB|q [29] $end
$var wire 1 ~+ MEM_WB|q [28] $end
$var wire 1 !, MEM_WB|q [27] $end
$var wire 1 ", MEM_WB|q [26] $end
$var wire 1 #, MEM_WB|q [25] $end
$var wire 1 $, MEM_WB|q [24] $end
$var wire 1 %, MEM_WB|q [23] $end
$var wire 1 &, MEM_WB|q [22] $end
$var wire 1 ', MEM_WB|q [21] $end
$var wire 1 (, MEM_WB|q [20] $end
$var wire 1 ), MEM_WB|q [19] $end
$var wire 1 *, MEM_WB|q [18] $end
$var wire 1 +, MEM_WB|q [17] $end
$var wire 1 ,, MEM_WB|q [16] $end
$var wire 1 -, MEM_WB|q [15] $end
$var wire 1 ., MEM_WB|q [14] $end
$var wire 1 /, MEM_WB|q [13] $end
$var wire 1 0, MEM_WB|q [12] $end
$var wire 1 1, MEM_WB|q [11] $end
$var wire 1 2, MEM_WB|q [10] $end
$var wire 1 3, MEM_WB|q [9] $end
$var wire 1 4, MEM_WB|q [8] $end
$var wire 1 5, MEM_WB|q [7] $end
$var wire 1 6, MEM_WB|q [6] $end
$var wire 1 7, MEM_WB|q [5] $end
$var wire 1 8, MEM_WB|q [4] $end
$var wire 1 9, MEM_WB|q [3] $end
$var wire 1 :, MEM_WB|q [2] $end
$var wire 1 ;, MEM_WB|q [1] $end
$var wire 1 <, MEM_WB|q [0] $end
$var wire 1 =, controlador1|reg_leds|q [25] $end
$var wire 1 >, controlador1|reg_leds|q [24] $end
$var wire 1 ?, controlador1|reg_leds|q [23] $end
$var wire 1 @, controlador1|reg_leds|q [22] $end
$var wire 1 A, controlador1|reg_leds|q [21] $end
$var wire 1 B, controlador1|reg_leds|q [20] $end
$var wire 1 C, controlador1|reg_leds|q [19] $end
$var wire 1 D, controlador1|reg_leds|q [18] $end
$var wire 1 E, controlador1|reg_leds|q [17] $end
$var wire 1 F, controlador1|reg_leds|q [16] $end
$var wire 1 G, controlador1|reg_leds|q [15] $end
$var wire 1 H, controlador1|reg_leds|q [14] $end
$var wire 1 I, controlador1|reg_leds|q [13] $end
$var wire 1 J, controlador1|reg_leds|q [12] $end
$var wire 1 K, controlador1|reg_leds|q [11] $end
$var wire 1 L, controlador1|reg_leds|q [10] $end
$var wire 1 M, controlador1|reg_leds|q [9] $end
$var wire 1 N, controlador1|reg_leds|q [8] $end
$var wire 1 O, controlador1|reg_leds|q [7] $end
$var wire 1 P, controlador1|reg_leds|q [6] $end
$var wire 1 Q, controlador1|reg_leds|q [5] $end
$var wire 1 R, controlador1|reg_leds|q [4] $end
$var wire 1 S, controlador1|reg_leds|q [3] $end
$var wire 1 T, controlador1|reg_leds|q [2] $end
$var wire 1 U, controlador1|reg_leds|q [1] $end
$var wire 1 V, controlador1|reg_leds|q [0] $end
$var wire 1 W, ula|full_adder|result [31] $end
$var wire 1 X, ula|full_adder|result [30] $end
$var wire 1 Y, ula|full_adder|result [29] $end
$var wire 1 Z, ula|full_adder|result [28] $end
$var wire 1 [, ula|full_adder|result [27] $end
$var wire 1 \, ula|full_adder|result [26] $end
$var wire 1 ], ula|full_adder|result [25] $end
$var wire 1 ^, ula|full_adder|result [24] $end
$var wire 1 _, ula|full_adder|result [23] $end
$var wire 1 `, ula|full_adder|result [22] $end
$var wire 1 a, ula|full_adder|result [21] $end
$var wire 1 b, ula|full_adder|result [20] $end
$var wire 1 c, ula|full_adder|result [19] $end
$var wire 1 d, ula|full_adder|result [18] $end
$var wire 1 e, ula|full_adder|result [17] $end
$var wire 1 f, ula|full_adder|result [16] $end
$var wire 1 g, ula|full_adder|result [15] $end
$var wire 1 h, ula|full_adder|result [14] $end
$var wire 1 i, ula|full_adder|result [13] $end
$var wire 1 j, ula|full_adder|result [12] $end
$var wire 1 k, ula|full_adder|result [11] $end
$var wire 1 l, ula|full_adder|result [10] $end
$var wire 1 m, ula|full_adder|result [9] $end
$var wire 1 n, ula|full_adder|result [8] $end
$var wire 1 o, ula|full_adder|result [7] $end
$var wire 1 p, ula|full_adder|result [6] $end
$var wire 1 q, ula|full_adder|result [5] $end
$var wire 1 r, ula|full_adder|result [4] $end
$var wire 1 s, ula|full_adder|result [3] $end
$var wire 1 t, ula|full_adder|result [2] $end
$var wire 1 u, ula|full_adder|result [1] $end
$var wire 1 v, ula|full_adder|result [0] $end
$var wire 1 w, memoriaDados|ram_rtl_0_bypass [0] $end
$var wire 1 x, memoriaDados|ram_rtl_0_bypass [1] $end
$var wire 1 y, memoriaDados|ram_rtl_0_bypass [2] $end
$var wire 1 z, memoriaDados|ram_rtl_0_bypass [3] $end
$var wire 1 {, memoriaDados|ram_rtl_0_bypass [4] $end
$var wire 1 |, memoriaDados|ram_rtl_0_bypass [5] $end
$var wire 1 }, memoriaDados|ram_rtl_0_bypass [6] $end
$var wire 1 ~, memoriaDados|ram_rtl_0_bypass [7] $end
$var wire 1 !- memoriaDados|ram_rtl_0_bypass [8] $end
$var wire 1 "- memoriaDados|ram_rtl_0_bypass [9] $end
$var wire 1 #- memoriaDados|ram_rtl_0_bypass [10] $end
$var wire 1 $- memoriaDados|ram_rtl_0_bypass [11] $end
$var wire 1 %- memoriaDados|ram_rtl_0_bypass [12] $end
$var wire 1 &- memoriaDados|ram_rtl_0_bypass [13] $end
$var wire 1 '- memoriaDados|ram_rtl_0_bypass [14] $end
$var wire 1 (- memoriaDados|ram_rtl_0_bypass [15] $end
$var wire 1 )- memoriaDados|ram_rtl_0_bypass [16] $end
$var wire 1 *- memoriaDados|ram_rtl_0_bypass [17] $end
$var wire 1 +- memoriaDados|ram_rtl_0_bypass [18] $end
$var wire 1 ,- memoriaDados|ram_rtl_0_bypass [19] $end
$var wire 1 -- memoriaDados|ram_rtl_0_bypass [20] $end
$var wire 1 .- memoriaDados|ram_rtl_0_bypass [21] $end
$var wire 1 /- memoriaDados|ram_rtl_0_bypass [22] $end
$var wire 1 0- memoriaDados|ram_rtl_0_bypass [23] $end
$var wire 1 1- memoriaDados|ram_rtl_0_bypass [24] $end
$var wire 1 2- memoriaDados|ram_rtl_0_bypass [25] $end
$var wire 1 3- memoriaDados|ram_rtl_0_bypass [26] $end
$var wire 1 4- memoriaDados|ram_rtl_0_bypass [27] $end
$var wire 1 5- memoriaDados|ram_rtl_0_bypass [28] $end
$var wire 1 6- memoriaDados|ram_rtl_0_bypass [29] $end
$var wire 1 7- memoriaDados|ram_rtl_0_bypass [30] $end
$var wire 1 8- memoriaDados|ram_rtl_0_bypass [31] $end
$var wire 1 9- memoriaDados|ram_rtl_0_bypass [32] $end
$var wire 1 :- memoriaDados|ram_rtl_0_bypass [33] $end
$var wire 1 ;- memoriaDados|ram_rtl_0_bypass [34] $end
$var wire 1 <- memoriaDados|ram_rtl_0_bypass [35] $end
$var wire 1 =- memoriaDados|ram_rtl_0_bypass [36] $end
$var wire 1 >- memoriaDados|ram_rtl_0_bypass [37] $end
$var wire 1 ?- memoriaDados|ram_rtl_0_bypass [38] $end
$var wire 1 @- memoriaDados|ram_rtl_0_bypass [39] $end
$var wire 1 A- memoriaDados|ram_rtl_0_bypass [40] $end
$var wire 1 B- memoriaDados|ram_rtl_0_bypass [41] $end
$var wire 1 C- memoriaDados|ram_rtl_0_bypass [42] $end
$var wire 1 D- memoriaDados|ram_rtl_0_bypass [43] $end
$var wire 1 E- memoriaDados|ram_rtl_0_bypass [44] $end
$var wire 1 F- memoriaDados|ram_rtl_0_bypass [45] $end
$var wire 1 G- memoriaDados|ram_rtl_0_bypass [46] $end
$var wire 1 H- memoriaDados|ram_rtl_0_bypass [47] $end
$var wire 1 I- memoriaDados|ram_rtl_0_bypass [48] $end
$var wire 1 J- memoriaDados|ram_rtl_0_bypass [49] $end
$var wire 1 K- memoriaDados|ram_rtl_0_bypass [50] $end
$var wire 1 L- memoriaDados|ram_rtl_0_bypass [51] $end
$var wire 1 M- memoriaDados|ram_rtl_0_bypass [52] $end
$var wire 1 N- memoriaDados|ram_rtl_0_bypass [53] $end
$var wire 1 O- memoriaDados|ram_rtl_0_bypass [54] $end
$var wire 1 P- memoriaDados|ram_rtl_0_bypass [55] $end
$var wire 1 Q- memoriaDados|ram_rtl_0_bypass [56] $end
$var wire 1 R- memoriaDados|ram_rtl_0_bypass [57] $end
$var wire 1 S- memoriaDados|ram_rtl_0_bypass [58] $end
$var wire 1 T- memoriaDados|ram_rtl_0_bypass [59] $end
$var wire 1 U- memoriaDados|ram_rtl_0_bypass [60] $end
$var wire 1 V- memoriaDados|ram_rtl_0_bypass [61] $end
$var wire 1 W- memoriaDados|ram_rtl_0_bypass [62] $end
$var wire 1 X- memoriaDados|ram_rtl_0_bypass [63] $end
$var wire 1 Y- memoriaDados|ram_rtl_0_bypass [64] $end
$var wire 1 Z- memoriaDados|ram_rtl_0_bypass [65] $end
$var wire 1 [- memoriaDados|ram_rtl_0_bypass [66] $end
$var wire 1 \- memoriaDados|ram_rtl_0_bypass [67] $end
$var wire 1 ]- memoriaDados|ram_rtl_0_bypass [68] $end
$var wire 1 ^- memoriaDados|ram_rtl_0_bypass [69] $end
$var wire 1 _- memoriaDados|ram_rtl_0_bypass [70] $end
$var wire 1 `- memoriaDados|ram_rtl_0_bypass [71] $end
$var wire 1 a- memoriaDados|ram_rtl_0_bypass [72] $end
$var wire 1 b- memoriaDados|ram_rtl_0_bypass [73] $end
$var wire 1 c- memoriaDados|ram_rtl_0_bypass [74] $end
$var wire 1 d- memoriaDados|ram_rtl_0_bypass [75] $end
$var wire 1 e- memoriaDados|ram_rtl_0_bypass [76] $end
$var wire 1 f- IF_ID|q [63] $end
$var wire 1 g- IF_ID|q [62] $end
$var wire 1 h- IF_ID|q [61] $end
$var wire 1 i- IF_ID|q [60] $end
$var wire 1 j- IF_ID|q [59] $end
$var wire 1 k- IF_ID|q [58] $end
$var wire 1 l- IF_ID|q [57] $end
$var wire 1 m- IF_ID|q [56] $end
$var wire 1 n- IF_ID|q [55] $end
$var wire 1 o- IF_ID|q [54] $end
$var wire 1 p- IF_ID|q [53] $end
$var wire 1 q- IF_ID|q [52] $end
$var wire 1 r- IF_ID|q [51] $end
$var wire 1 s- IF_ID|q [50] $end
$var wire 1 t- IF_ID|q [49] $end
$var wire 1 u- IF_ID|q [48] $end
$var wire 1 v- IF_ID|q [47] $end
$var wire 1 w- IF_ID|q [46] $end
$var wire 1 x- IF_ID|q [45] $end
$var wire 1 y- IF_ID|q [44] $end
$var wire 1 z- IF_ID|q [43] $end
$var wire 1 {- IF_ID|q [42] $end
$var wire 1 |- IF_ID|q [41] $end
$var wire 1 }- IF_ID|q [40] $end
$var wire 1 ~- IF_ID|q [39] $end
$var wire 1 !. IF_ID|q [38] $end
$var wire 1 ". IF_ID|q [37] $end
$var wire 1 #. IF_ID|q [36] $end
$var wire 1 $. IF_ID|q [35] $end
$var wire 1 %. IF_ID|q [34] $end
$var wire 1 &. IF_ID|q [33] $end
$var wire 1 '. IF_ID|q [32] $end
$var wire 1 (. IF_ID|q [31] $end
$var wire 1 ). IF_ID|q [30] $end
$var wire 1 *. IF_ID|q [29] $end
$var wire 1 +. IF_ID|q [28] $end
$var wire 1 ,. IF_ID|q [27] $end
$var wire 1 -. IF_ID|q [26] $end
$var wire 1 .. IF_ID|q [25] $end
$var wire 1 /. IF_ID|q [24] $end
$var wire 1 0. IF_ID|q [23] $end
$var wire 1 1. IF_ID|q [22] $end
$var wire 1 2. IF_ID|q [21] $end
$var wire 1 3. IF_ID|q [20] $end
$var wire 1 4. IF_ID|q [19] $end
$var wire 1 5. IF_ID|q [18] $end
$var wire 1 6. IF_ID|q [17] $end
$var wire 1 7. IF_ID|q [16] $end
$var wire 1 8. IF_ID|q [15] $end
$var wire 1 9. IF_ID|q [14] $end
$var wire 1 :. IF_ID|q [13] $end
$var wire 1 ;. IF_ID|q [12] $end
$var wire 1 <. IF_ID|q [11] $end
$var wire 1 =. IF_ID|q [10] $end
$var wire 1 >. IF_ID|q [9] $end
$var wire 1 ?. IF_ID|q [8] $end
$var wire 1 @. IF_ID|q [7] $end
$var wire 1 A. IF_ID|q [6] $end
$var wire 1 B. IF_ID|q [5] $end
$var wire 1 C. IF_ID|q [4] $end
$var wire 1 D. IF_ID|q [3] $end
$var wire 1 E. IF_ID|q [2] $end
$var wire 1 F. IF_ID|q [1] $end
$var wire 1 G. IF_ID|q [0] $end
$var wire 1 H. regs|registrador_rtl_1_bypass [0] $end
$var wire 1 I. regs|registrador_rtl_1_bypass [1] $end
$var wire 1 J. regs|registrador_rtl_1_bypass [2] $end
$var wire 1 K. regs|registrador_rtl_1_bypass [3] $end
$var wire 1 L. regs|registrador_rtl_1_bypass [4] $end
$var wire 1 M. regs|registrador_rtl_1_bypass [5] $end
$var wire 1 N. regs|registrador_rtl_1_bypass [6] $end
$var wire 1 O. regs|registrador_rtl_1_bypass [7] $end
$var wire 1 P. regs|registrador_rtl_1_bypass [8] $end
$var wire 1 Q. regs|registrador_rtl_1_bypass [9] $end
$var wire 1 R. regs|registrador_rtl_1_bypass [10] $end
$var wire 1 S. regs|registrador_rtl_1_bypass [11] $end
$var wire 1 T. regs|registrador_rtl_1_bypass [12] $end
$var wire 1 U. regs|registrador_rtl_1_bypass [13] $end
$var wire 1 V. regs|registrador_rtl_1_bypass [14] $end
$var wire 1 W. regs|registrador_rtl_1_bypass [15] $end
$var wire 1 X. regs|registrador_rtl_1_bypass [16] $end
$var wire 1 Y. regs|registrador_rtl_1_bypass [17] $end
$var wire 1 Z. regs|registrador_rtl_1_bypass [18] $end
$var wire 1 [. regs|registrador_rtl_1_bypass [19] $end
$var wire 1 \. regs|registrador_rtl_1_bypass [20] $end
$var wire 1 ]. regs|registrador_rtl_1_bypass [21] $end
$var wire 1 ^. regs|registrador_rtl_1_bypass [22] $end
$var wire 1 _. regs|registrador_rtl_1_bypass [23] $end
$var wire 1 `. regs|registrador_rtl_1_bypass [24] $end
$var wire 1 a. regs|registrador_rtl_1_bypass [25] $end
$var wire 1 b. regs|registrador_rtl_1_bypass [26] $end
$var wire 1 c. regs|registrador_rtl_1_bypass [27] $end
$var wire 1 d. regs|registrador_rtl_1_bypass [28] $end
$var wire 1 e. regs|registrador_rtl_1_bypass [29] $end
$var wire 1 f. regs|registrador_rtl_1_bypass [30] $end
$var wire 1 g. regs|registrador_rtl_1_bypass [31] $end
$var wire 1 h. regs|registrador_rtl_1_bypass [32] $end
$var wire 1 i. regs|registrador_rtl_1_bypass [33] $end
$var wire 1 j. regs|registrador_rtl_1_bypass [34] $end
$var wire 1 k. regs|registrador_rtl_1_bypass [35] $end
$var wire 1 l. regs|registrador_rtl_1_bypass [36] $end
$var wire 1 m. regs|registrador_rtl_1_bypass [37] $end
$var wire 1 n. regs|registrador_rtl_1_bypass [38] $end
$var wire 1 o. regs|registrador_rtl_1_bypass [39] $end
$var wire 1 p. regs|registrador_rtl_1_bypass [40] $end
$var wire 1 q. regs|registrador_rtl_1_bypass [41] $end
$var wire 1 r. regs|registrador_rtl_1_bypass [42] $end
$var wire 1 s. regs|registrador_rtl_1_bypass [43] $end
$var wire 1 t. regs|registrador_rtl_1_bypass [44] $end
$var wire 1 u. regs|registrador_rtl_1_bypass [45] $end
$var wire 1 v. regs|registrador_rtl_1_bypass [46] $end
$var wire 1 w. regs|registrador_rtl_1_bypass [47] $end
$var wire 1 x. regs|registrador_rtl_1_bypass [48] $end
$var wire 1 y. regs|registrador_rtl_1_bypass [49] $end
$var wire 1 z. regs|registrador_rtl_1_bypass [50] $end
$var wire 1 {. regs|registrador_rtl_1_bypass [51] $end
$var wire 1 |. regs|registrador_rtl_1_bypass [52] $end
$var wire 1 }. regs|registrador_rtl_1_bypass [53] $end
$var wire 1 ~. regs|registrador_rtl_1_bypass [54] $end
$var wire 1 !/ regs|registrador_rtl_1_bypass [55] $end
$var wire 1 "/ regs|registrador_rtl_1_bypass [56] $end
$var wire 1 #/ regs|registrador_rtl_1_bypass [57] $end
$var wire 1 $/ regs|registrador_rtl_1_bypass [58] $end
$var wire 1 %/ regs|registrador_rtl_1_bypass [59] $end
$var wire 1 &/ regs|registrador_rtl_1_bypass [60] $end
$var wire 1 '/ regs|registrador_rtl_1_bypass [61] $end
$var wire 1 (/ regs|registrador_rtl_1_bypass [62] $end
$var wire 1 )/ regs|registrador_rtl_1_bypass [63] $end
$var wire 1 */ regs|registrador_rtl_1_bypass [64] $end
$var wire 1 +/ regs|registrador_rtl_1_bypass [65] $end
$var wire 1 ,/ regs|registrador_rtl_1_bypass [66] $end
$var wire 1 -/ regs|registrador_rtl_1_bypass [67] $end
$var wire 1 ./ regs|registrador_rtl_1_bypass [68] $end
$var wire 1 // regs|registrador_rtl_1_bypass [69] $end
$var wire 1 0/ regs|registrador_rtl_1_bypass [70] $end
$var wire 1 1/ regs|registrador_rtl_1_bypass [71] $end
$var wire 1 2/ regs|registrador_rtl_1_bypass [72] $end
$var wire 1 3/ regs|registrador_rtl_1_bypass [73] $end
$var wire 1 4/ regs|registrador_rtl_1_bypass [74] $end
$var wire 1 5/ ID_EX|q [146] $end
$var wire 1 6/ ID_EX|q [145] $end
$var wire 1 7/ ID_EX|q [144] $end
$var wire 1 8/ ID_EX|q [143] $end
$var wire 1 9/ ID_EX|q [142] $end
$var wire 1 :/ ID_EX|q [141] $end
$var wire 1 ;/ ID_EX|q [140] $end
$var wire 1 </ ID_EX|q [139] $end
$var wire 1 =/ ID_EX|q [138] $end
$var wire 1 >/ ID_EX|q [137] $end
$var wire 1 ?/ ID_EX|q [136] $end
$var wire 1 @/ ID_EX|q [135] $end
$var wire 1 A/ ID_EX|q [134] $end
$var wire 1 B/ ID_EX|q [133] $end
$var wire 1 C/ ID_EX|q [132] $end
$var wire 1 D/ ID_EX|q [131] $end
$var wire 1 E/ ID_EX|q [130] $end
$var wire 1 F/ ID_EX|q [129] $end
$var wire 1 G/ ID_EX|q [128] $end
$var wire 1 H/ ID_EX|q [127] $end
$var wire 1 I/ ID_EX|q [126] $end
$var wire 1 J/ ID_EX|q [125] $end
$var wire 1 K/ ID_EX|q [124] $end
$var wire 1 L/ ID_EX|q [123] $end
$var wire 1 M/ ID_EX|q [122] $end
$var wire 1 N/ ID_EX|q [121] $end
$var wire 1 O/ ID_EX|q [120] $end
$var wire 1 P/ ID_EX|q [119] $end
$var wire 1 Q/ ID_EX|q [118] $end
$var wire 1 R/ ID_EX|q [117] $end
$var wire 1 S/ ID_EX|q [116] $end
$var wire 1 T/ ID_EX|q [115] $end
$var wire 1 U/ ID_EX|q [114] $end
$var wire 1 V/ ID_EX|q [113] $end
$var wire 1 W/ ID_EX|q [112] $end
$var wire 1 X/ ID_EX|q [111] $end
$var wire 1 Y/ ID_EX|q [110] $end
$var wire 1 Z/ ID_EX|q [109] $end
$var wire 1 [/ ID_EX|q [108] $end
$var wire 1 \/ ID_EX|q [107] $end
$var wire 1 ]/ ID_EX|q [106] $end
$var wire 1 ^/ ID_EX|q [105] $end
$var wire 1 _/ ID_EX|q [104] $end
$var wire 1 `/ ID_EX|q [103] $end
$var wire 1 a/ ID_EX|q [102] $end
$var wire 1 b/ ID_EX|q [101] $end
$var wire 1 c/ ID_EX|q [100] $end
$var wire 1 d/ ID_EX|q [99] $end
$var wire 1 e/ ID_EX|q [98] $end
$var wire 1 f/ ID_EX|q [97] $end
$var wire 1 g/ ID_EX|q [96] $end
$var wire 1 h/ ID_EX|q [95] $end
$var wire 1 i/ ID_EX|q [94] $end
$var wire 1 j/ ID_EX|q [93] $end
$var wire 1 k/ ID_EX|q [92] $end
$var wire 1 l/ ID_EX|q [91] $end
$var wire 1 m/ ID_EX|q [90] $end
$var wire 1 n/ ID_EX|q [89] $end
$var wire 1 o/ ID_EX|q [88] $end
$var wire 1 p/ ID_EX|q [87] $end
$var wire 1 q/ ID_EX|q [86] $end
$var wire 1 r/ ID_EX|q [85] $end
$var wire 1 s/ ID_EX|q [84] $end
$var wire 1 t/ ID_EX|q [83] $end
$var wire 1 u/ ID_EX|q [82] $end
$var wire 1 v/ ID_EX|q [81] $end
$var wire 1 w/ ID_EX|q [80] $end
$var wire 1 x/ ID_EX|q [79] $end
$var wire 1 y/ ID_EX|q [78] $end
$var wire 1 z/ ID_EX|q [77] $end
$var wire 1 {/ ID_EX|q [76] $end
$var wire 1 |/ ID_EX|q [75] $end
$var wire 1 }/ ID_EX|q [74] $end
$var wire 1 ~/ ID_EX|q [73] $end
$var wire 1 !0 ID_EX|q [72] $end
$var wire 1 "0 ID_EX|q [71] $end
$var wire 1 #0 ID_EX|q [70] $end
$var wire 1 $0 ID_EX|q [69] $end
$var wire 1 %0 ID_EX|q [68] $end
$var wire 1 &0 ID_EX|q [67] $end
$var wire 1 '0 ID_EX|q [66] $end
$var wire 1 (0 ID_EX|q [65] $end
$var wire 1 )0 ID_EX|q [64] $end
$var wire 1 *0 ID_EX|q [63] $end
$var wire 1 +0 ID_EX|q [62] $end
$var wire 1 ,0 ID_EX|q [61] $end
$var wire 1 -0 ID_EX|q [60] $end
$var wire 1 .0 ID_EX|q [59] $end
$var wire 1 /0 ID_EX|q [58] $end
$var wire 1 00 ID_EX|q [57] $end
$var wire 1 10 ID_EX|q [56] $end
$var wire 1 20 ID_EX|q [55] $end
$var wire 1 30 ID_EX|q [54] $end
$var wire 1 40 ID_EX|q [53] $end
$var wire 1 50 ID_EX|q [52] $end
$var wire 1 60 ID_EX|q [51] $end
$var wire 1 70 ID_EX|q [50] $end
$var wire 1 80 ID_EX|q [49] $end
$var wire 1 90 ID_EX|q [48] $end
$var wire 1 :0 ID_EX|q [47] $end
$var wire 1 ;0 ID_EX|q [46] $end
$var wire 1 <0 ID_EX|q [45] $end
$var wire 1 =0 ID_EX|q [44] $end
$var wire 1 >0 ID_EX|q [43] $end
$var wire 1 ?0 ID_EX|q [42] $end
$var wire 1 @0 ID_EX|q [41] $end
$var wire 1 A0 ID_EX|q [40] $end
$var wire 1 B0 ID_EX|q [39] $end
$var wire 1 C0 ID_EX|q [38] $end
$var wire 1 D0 ID_EX|q [37] $end
$var wire 1 E0 ID_EX|q [36] $end
$var wire 1 F0 ID_EX|q [35] $end
$var wire 1 G0 ID_EX|q [34] $end
$var wire 1 H0 ID_EX|q [33] $end
$var wire 1 I0 ID_EX|q [32] $end
$var wire 1 J0 ID_EX|q [31] $end
$var wire 1 K0 ID_EX|q [30] $end
$var wire 1 L0 ID_EX|q [29] $end
$var wire 1 M0 ID_EX|q [28] $end
$var wire 1 N0 ID_EX|q [27] $end
$var wire 1 O0 ID_EX|q [26] $end
$var wire 1 P0 ID_EX|q [25] $end
$var wire 1 Q0 ID_EX|q [24] $end
$var wire 1 R0 ID_EX|q [23] $end
$var wire 1 S0 ID_EX|q [22] $end
$var wire 1 T0 ID_EX|q [21] $end
$var wire 1 U0 ID_EX|q [20] $end
$var wire 1 V0 ID_EX|q [19] $end
$var wire 1 W0 ID_EX|q [18] $end
$var wire 1 X0 ID_EX|q [17] $end
$var wire 1 Y0 ID_EX|q [16] $end
$var wire 1 Z0 ID_EX|q [15] $end
$var wire 1 [0 ID_EX|q [14] $end
$var wire 1 \0 ID_EX|q [13] $end
$var wire 1 ]0 ID_EX|q [12] $end
$var wire 1 ^0 ID_EX|q [11] $end
$var wire 1 _0 ID_EX|q [10] $end
$var wire 1 `0 ID_EX|q [9] $end
$var wire 1 a0 ID_EX|q [8] $end
$var wire 1 b0 ID_EX|q [7] $end
$var wire 1 c0 ID_EX|q [6] $end
$var wire 1 d0 ID_EX|q [5] $end
$var wire 1 e0 ID_EX|q [4] $end
$var wire 1 f0 ID_EX|q [3] $end
$var wire 1 g0 ID_EX|q [2] $end
$var wire 1 h0 ID_EX|q [1] $end
$var wire 1 i0 ID_EX|q [0] $end
$var wire 1 j0 controlador1|reg_seg7|q [31] $end
$var wire 1 k0 controlador1|reg_seg7|q [30] $end
$var wire 1 l0 controlador1|reg_seg7|q [29] $end
$var wire 1 m0 controlador1|reg_seg7|q [28] $end
$var wire 1 n0 controlador1|reg_seg7|q [27] $end
$var wire 1 o0 controlador1|reg_seg7|q [26] $end
$var wire 1 p0 controlador1|reg_seg7|q [25] $end
$var wire 1 q0 controlador1|reg_seg7|q [24] $end
$var wire 1 r0 controlador1|reg_seg7|q [23] $end
$var wire 1 s0 controlador1|reg_seg7|q [22] $end
$var wire 1 t0 controlador1|reg_seg7|q [21] $end
$var wire 1 u0 controlador1|reg_seg7|q [20] $end
$var wire 1 v0 controlador1|reg_seg7|q [19] $end
$var wire 1 w0 controlador1|reg_seg7|q [18] $end
$var wire 1 x0 controlador1|reg_seg7|q [17] $end
$var wire 1 y0 controlador1|reg_seg7|q [16] $end
$var wire 1 z0 controlador1|reg_seg7|q [15] $end
$var wire 1 {0 controlador1|reg_seg7|q [14] $end
$var wire 1 |0 controlador1|reg_seg7|q [13] $end
$var wire 1 }0 controlador1|reg_seg7|q [12] $end
$var wire 1 ~0 controlador1|reg_seg7|q [11] $end
$var wire 1 !1 controlador1|reg_seg7|q [10] $end
$var wire 1 "1 controlador1|reg_seg7|q [9] $end
$var wire 1 #1 controlador1|reg_seg7|q [8] $end
$var wire 1 $1 controlador1|reg_seg7|q [7] $end
$var wire 1 %1 controlador1|reg_seg7|q [6] $end
$var wire 1 &1 controlador1|reg_seg7|q [5] $end
$var wire 1 '1 controlador1|reg_seg7|q [4] $end
$var wire 1 (1 controlador1|reg_seg7|q [3] $end
$var wire 1 )1 controlador1|reg_seg7|q [2] $end
$var wire 1 *1 controlador1|reg_seg7|q [1] $end
$var wire 1 +1 controlador1|reg_seg7|q [0] $end
$var wire 1 ,1 EX_MEM|q [106] $end
$var wire 1 -1 EX_MEM|q [105] $end
$var wire 1 .1 EX_MEM|q [104] $end
$var wire 1 /1 EX_MEM|q [103] $end
$var wire 1 01 EX_MEM|q [102] $end
$var wire 1 11 EX_MEM|q [101] $end
$var wire 1 21 EX_MEM|q [100] $end
$var wire 1 31 EX_MEM|q [99] $end
$var wire 1 41 EX_MEM|q [98] $end
$var wire 1 51 EX_MEM|q [97] $end
$var wire 1 61 EX_MEM|q [96] $end
$var wire 1 71 EX_MEM|q [95] $end
$var wire 1 81 EX_MEM|q [94] $end
$var wire 1 91 EX_MEM|q [93] $end
$var wire 1 :1 EX_MEM|q [92] $end
$var wire 1 ;1 EX_MEM|q [91] $end
$var wire 1 <1 EX_MEM|q [90] $end
$var wire 1 =1 EX_MEM|q [89] $end
$var wire 1 >1 EX_MEM|q [88] $end
$var wire 1 ?1 EX_MEM|q [87] $end
$var wire 1 @1 EX_MEM|q [86] $end
$var wire 1 A1 EX_MEM|q [85] $end
$var wire 1 B1 EX_MEM|q [84] $end
$var wire 1 C1 EX_MEM|q [83] $end
$var wire 1 D1 EX_MEM|q [82] $end
$var wire 1 E1 EX_MEM|q [81] $end
$var wire 1 F1 EX_MEM|q [80] $end
$var wire 1 G1 EX_MEM|q [79] $end
$var wire 1 H1 EX_MEM|q [78] $end
$var wire 1 I1 EX_MEM|q [77] $end
$var wire 1 J1 EX_MEM|q [76] $end
$var wire 1 K1 EX_MEM|q [75] $end
$var wire 1 L1 EX_MEM|q [74] $end
$var wire 1 M1 EX_MEM|q [73] $end
$var wire 1 N1 EX_MEM|q [72] $end
$var wire 1 O1 EX_MEM|q [71] $end
$var wire 1 P1 EX_MEM|q [70] $end
$var wire 1 Q1 EX_MEM|q [69] $end
$var wire 1 R1 EX_MEM|q [68] $end
$var wire 1 S1 EX_MEM|q [67] $end
$var wire 1 T1 EX_MEM|q [66] $end
$var wire 1 U1 EX_MEM|q [65] $end
$var wire 1 V1 EX_MEM|q [64] $end
$var wire 1 W1 EX_MEM|q [63] $end
$var wire 1 X1 EX_MEM|q [62] $end
$var wire 1 Y1 EX_MEM|q [61] $end
$var wire 1 Z1 EX_MEM|q [60] $end
$var wire 1 [1 EX_MEM|q [59] $end
$var wire 1 \1 EX_MEM|q [58] $end
$var wire 1 ]1 EX_MEM|q [57] $end
$var wire 1 ^1 EX_MEM|q [56] $end
$var wire 1 _1 EX_MEM|q [55] $end
$var wire 1 `1 EX_MEM|q [54] $end
$var wire 1 a1 EX_MEM|q [53] $end
$var wire 1 b1 EX_MEM|q [52] $end
$var wire 1 c1 EX_MEM|q [51] $end
$var wire 1 d1 EX_MEM|q [50] $end
$var wire 1 e1 EX_MEM|q [49] $end
$var wire 1 f1 EX_MEM|q [48] $end
$var wire 1 g1 EX_MEM|q [47] $end
$var wire 1 h1 EX_MEM|q [46] $end
$var wire 1 i1 EX_MEM|q [45] $end
$var wire 1 j1 EX_MEM|q [44] $end
$var wire 1 k1 EX_MEM|q [43] $end
$var wire 1 l1 EX_MEM|q [42] $end
$var wire 1 m1 EX_MEM|q [41] $end
$var wire 1 n1 EX_MEM|q [40] $end
$var wire 1 o1 EX_MEM|q [39] $end
$var wire 1 p1 EX_MEM|q [38] $end
$var wire 1 q1 EX_MEM|q [37] $end
$var wire 1 r1 EX_MEM|q [36] $end
$var wire 1 s1 EX_MEM|q [35] $end
$var wire 1 t1 EX_MEM|q [34] $end
$var wire 1 u1 EX_MEM|q [33] $end
$var wire 1 v1 EX_MEM|q [32] $end
$var wire 1 w1 EX_MEM|q [31] $end
$var wire 1 x1 EX_MEM|q [30] $end
$var wire 1 y1 EX_MEM|q [29] $end
$var wire 1 z1 EX_MEM|q [28] $end
$var wire 1 {1 EX_MEM|q [27] $end
$var wire 1 |1 EX_MEM|q [26] $end
$var wire 1 }1 EX_MEM|q [25] $end
$var wire 1 ~1 EX_MEM|q [24] $end
$var wire 1 !2 EX_MEM|q [23] $end
$var wire 1 "2 EX_MEM|q [22] $end
$var wire 1 #2 EX_MEM|q [21] $end
$var wire 1 $2 EX_MEM|q [20] $end
$var wire 1 %2 EX_MEM|q [19] $end
$var wire 1 &2 EX_MEM|q [18] $end
$var wire 1 '2 EX_MEM|q [17] $end
$var wire 1 (2 EX_MEM|q [16] $end
$var wire 1 )2 EX_MEM|q [15] $end
$var wire 1 *2 EX_MEM|q [14] $end
$var wire 1 +2 EX_MEM|q [13] $end
$var wire 1 ,2 EX_MEM|q [12] $end
$var wire 1 -2 EX_MEM|q [11] $end
$var wire 1 .2 EX_MEM|q [10] $end
$var wire 1 /2 EX_MEM|q [9] $end
$var wire 1 02 EX_MEM|q [8] $end
$var wire 1 12 EX_MEM|q [7] $end
$var wire 1 22 EX_MEM|q [6] $end
$var wire 1 32 EX_MEM|q [5] $end
$var wire 1 42 EX_MEM|q [4] $end
$var wire 1 52 EX_MEM|q [3] $end
$var wire 1 62 EX_MEM|q [2] $end
$var wire 1 72 EX_MEM|q [1] $end
$var wire 1 82 EX_MEM|q [0] $end
$var wire 1 92 regs|registrador_rtl_0_bypass [0] $end
$var wire 1 :2 regs|registrador_rtl_0_bypass [1] $end
$var wire 1 ;2 regs|registrador_rtl_0_bypass [2] $end
$var wire 1 <2 regs|registrador_rtl_0_bypass [3] $end
$var wire 1 =2 regs|registrador_rtl_0_bypass [4] $end
$var wire 1 >2 regs|registrador_rtl_0_bypass [5] $end
$var wire 1 ?2 regs|registrador_rtl_0_bypass [6] $end
$var wire 1 @2 regs|registrador_rtl_0_bypass [7] $end
$var wire 1 A2 regs|registrador_rtl_0_bypass [8] $end
$var wire 1 B2 regs|registrador_rtl_0_bypass [9] $end
$var wire 1 C2 regs|registrador_rtl_0_bypass [10] $end
$var wire 1 D2 regs|registrador_rtl_0_bypass [11] $end
$var wire 1 E2 regs|registrador_rtl_0_bypass [12] $end
$var wire 1 F2 regs|registrador_rtl_0_bypass [13] $end
$var wire 1 G2 regs|registrador_rtl_0_bypass [14] $end
$var wire 1 H2 regs|registrador_rtl_0_bypass [15] $end
$var wire 1 I2 regs|registrador_rtl_0_bypass [16] $end
$var wire 1 J2 regs|registrador_rtl_0_bypass [17] $end
$var wire 1 K2 regs|registrador_rtl_0_bypass [18] $end
$var wire 1 L2 regs|registrador_rtl_0_bypass [19] $end
$var wire 1 M2 regs|registrador_rtl_0_bypass [20] $end
$var wire 1 N2 regs|registrador_rtl_0_bypass [21] $end
$var wire 1 O2 regs|registrador_rtl_0_bypass [22] $end
$var wire 1 P2 regs|registrador_rtl_0_bypass [23] $end
$var wire 1 Q2 regs|registrador_rtl_0_bypass [24] $end
$var wire 1 R2 regs|registrador_rtl_0_bypass [25] $end
$var wire 1 S2 regs|registrador_rtl_0_bypass [26] $end
$var wire 1 T2 regs|registrador_rtl_0_bypass [27] $end
$var wire 1 U2 regs|registrador_rtl_0_bypass [28] $end
$var wire 1 V2 regs|registrador_rtl_0_bypass [29] $end
$var wire 1 W2 regs|registrador_rtl_0_bypass [30] $end
$var wire 1 X2 regs|registrador_rtl_0_bypass [31] $end
$var wire 1 Y2 regs|registrador_rtl_0_bypass [32] $end
$var wire 1 Z2 regs|registrador_rtl_0_bypass [33] $end
$var wire 1 [2 regs|registrador_rtl_0_bypass [34] $end
$var wire 1 \2 regs|registrador_rtl_0_bypass [35] $end
$var wire 1 ]2 regs|registrador_rtl_0_bypass [36] $end
$var wire 1 ^2 regs|registrador_rtl_0_bypass [37] $end
$var wire 1 _2 regs|registrador_rtl_0_bypass [38] $end
$var wire 1 `2 regs|registrador_rtl_0_bypass [39] $end
$var wire 1 a2 regs|registrador_rtl_0_bypass [40] $end
$var wire 1 b2 regs|registrador_rtl_0_bypass [41] $end
$var wire 1 c2 regs|registrador_rtl_0_bypass [42] $end
$var wire 1 d2 regs|registrador_rtl_0_bypass [43] $end
$var wire 1 e2 regs|registrador_rtl_0_bypass [44] $end
$var wire 1 f2 regs|registrador_rtl_0_bypass [45] $end
$var wire 1 g2 regs|registrador_rtl_0_bypass [46] $end
$var wire 1 h2 regs|registrador_rtl_0_bypass [47] $end
$var wire 1 i2 regs|registrador_rtl_0_bypass [48] $end
$var wire 1 j2 regs|registrador_rtl_0_bypass [49] $end
$var wire 1 k2 regs|registrador_rtl_0_bypass [50] $end
$var wire 1 l2 regs|registrador_rtl_0_bypass [51] $end
$var wire 1 m2 regs|registrador_rtl_0_bypass [52] $end
$var wire 1 n2 regs|registrador_rtl_0_bypass [53] $end
$var wire 1 o2 regs|registrador_rtl_0_bypass [54] $end
$var wire 1 p2 regs|registrador_rtl_0_bypass [55] $end
$var wire 1 q2 regs|registrador_rtl_0_bypass [56] $end
$var wire 1 r2 regs|registrador_rtl_0_bypass [57] $end
$var wire 1 s2 regs|registrador_rtl_0_bypass [58] $end
$var wire 1 t2 regs|registrador_rtl_0_bypass [59] $end
$var wire 1 u2 regs|registrador_rtl_0_bypass [60] $end
$var wire 1 v2 regs|registrador_rtl_0_bypass [61] $end
$var wire 1 w2 regs|registrador_rtl_0_bypass [62] $end
$var wire 1 x2 regs|registrador_rtl_0_bypass [63] $end
$var wire 1 y2 regs|registrador_rtl_0_bypass [64] $end
$var wire 1 z2 regs|registrador_rtl_0_bypass [65] $end
$var wire 1 {2 regs|registrador_rtl_0_bypass [66] $end
$var wire 1 |2 regs|registrador_rtl_0_bypass [67] $end
$var wire 1 }2 regs|registrador_rtl_0_bypass [68] $end
$var wire 1 ~2 regs|registrador_rtl_0_bypass [69] $end
$var wire 1 !3 regs|registrador_rtl_0_bypass [70] $end
$var wire 1 "3 regs|registrador_rtl_0_bypass [71] $end
$var wire 1 #3 regs|registrador_rtl_0_bypass [72] $end
$var wire 1 $3 regs|registrador_rtl_0_bypass [73] $end
$var wire 1 %3 regs|registrador_rtl_0_bypass [74] $end
$var wire 1 &3 regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 '3 regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0] $end
$var wire 1 (3 regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0] $end
$var wire 1 )3 regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0] $end
$var wire 1 *3 regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0] $end
$var wire 1 +3 regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0] $end
$var wire 1 ,3 regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0] $end
$var wire 1 -3 regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0] $end
$var wire 1 .3 regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0] $end
$var wire 1 /3 regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0] $end
$var wire 1 03 regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0] $end
$var wire 1 13 regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0] $end
$var wire 1 23 regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0] $end
$var wire 1 33 regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0] $end
$var wire 1 43 regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0] $end
$var wire 1 53 regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0] $end
$var wire 1 63 regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0] $end
$var wire 1 73 regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0] $end
$var wire 1 83 regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0] $end
$var wire 1 93 regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0] $end
$var wire 1 :3 regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0] $end
$var wire 1 ;3 regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0] $end
$var wire 1 <3 regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0] $end
$var wire 1 =3 regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0] $end
$var wire 1 >3 regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0] $end
$var wire 1 ?3 regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0] $end
$var wire 1 @3 regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0] $end
$var wire 1 A3 regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0] $end
$var wire 1 B3 regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0] $end
$var wire 1 C3 regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0] $end
$var wire 1 D3 regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0] $end
$var wire 1 E3 regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0] $end
$var wire 1 F3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 G3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0] $end
$var wire 1 H3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0] $end
$var wire 1 I3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0] $end
$var wire 1 J3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0] $end
$var wire 1 K3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0] $end
$var wire 1 L3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0] $end
$var wire 1 M3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0] $end
$var wire 1 N3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0] $end
$var wire 1 O3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0] $end
$var wire 1 P3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0] $end
$var wire 1 Q3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0] $end
$var wire 1 R3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0] $end
$var wire 1 S3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0] $end
$var wire 1 T3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0] $end
$var wire 1 U3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0] $end
$var wire 1 V3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0] $end
$var wire 1 W3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0] $end
$var wire 1 X3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0] $end
$var wire 1 Y3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0] $end
$var wire 1 Z3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0] $end
$var wire 1 [3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0] $end
$var wire 1 \3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0] $end
$var wire 1 ]3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0] $end
$var wire 1 ^3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0] $end
$var wire 1 _3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0] $end
$var wire 1 `3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0] $end
$var wire 1 a3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0] $end
$var wire 1 b3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0] $end
$var wire 1 c3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0] $end
$var wire 1 d3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0] $end
$var wire 1 e3 memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0] $end
$var wire 1 f3 regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 g3 regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0] $end
$var wire 1 h3 regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0] $end
$var wire 1 i3 regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0] $end
$var wire 1 j3 regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0] $end
$var wire 1 k3 regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0] $end
$var wire 1 l3 regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0] $end
$var wire 1 m3 regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0] $end
$var wire 1 n3 regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0] $end
$var wire 1 o3 regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0] $end
$var wire 1 p3 regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0] $end
$var wire 1 q3 regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0] $end
$var wire 1 r3 regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0] $end
$var wire 1 s3 regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0] $end
$var wire 1 t3 regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0] $end
$var wire 1 u3 regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0] $end
$var wire 1 v3 regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0] $end
$var wire 1 w3 regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0] $end
$var wire 1 x3 regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0] $end
$var wire 1 y3 regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0] $end
$var wire 1 z3 regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0] $end
$var wire 1 {3 regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0] $end
$var wire 1 |3 regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0] $end
$var wire 1 }3 regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0] $end
$var wire 1 ~3 regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0] $end
$var wire 1 !4 regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0] $end
$var wire 1 "4 regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0] $end
$var wire 1 #4 regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0] $end
$var wire 1 $4 regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0] $end
$var wire 1 %4 regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0] $end
$var wire 1 &4 regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0] $end
$var wire 1 '4 regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx "
b0 #
0$
1D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0I
0H
0G
0F
0E
0N
0M
0L
0K
0J
0S
0R
0Q
0P
0O
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0<!
0;!
0:!
09!
08!
07!
16!
0C!
0B!
0A!
0@!
0?!
0>!
1=!
0J!
0I!
0H!
0G!
0F!
0E!
1D!
0Q!
0P!
0O!
0N!
0M!
0L!
1K!
0X!
0W!
0V!
0U!
0T!
0S!
1R!
0_!
0^!
0]!
0\!
0[!
0Z!
1Y!
0f!
0e!
0d!
0c!
0b!
0a!
1`!
0m!
0l!
0k!
0j!
0i!
0h!
1g!
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
1y!
0x!
0w!
0v!
0u!
0t!
1s!
1r!
0q!
0p!
0o!
1n!
07"
06"
05"
04"
03"
02"
01"
00"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
0J"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0M#
0N#
0O#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
05$
04$
03$
02$
06$
07$
18$
x9$
1:$
1;$
1<$
0=$
1>$
0?$
0@$
1A$
0B$
0C$
0D$
1E$
0F$
0G$
0H$
1I$
0J$
0K$
0L$
1M$
0N$
0O$
0P$
0Q$
1R$
0S$
0T$
0U$
1V$
1W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
1m$
0n$
0o$
0p$
1q$
1r$
0s$
0t$
1u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
1~$
0!%
0"%
0#%
0$%
1%%
1&%
0'%
0(%
1)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
1%&
1&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
1A)
1B)
1C)
1D)
1E)
1F)
1G)
0H)
0I)
0J)
0K)
0L)
0M)
1N)
0O)
1P)
xQ)
0R)
1S)
0T)
0U)
xV)
0W)
0X)
0Y)
xZ)
0[)
0\)
0])
x^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
1,*
0-*
0.*
0/*
10*
01*
02*
03*
14*
05*
06*
07*
18*
09*
0:*
0;*
1<*
0=*
0>*
0?*
1@*
0A*
0B*
0C*
1D*
0E*
0F*
0G*
1H*
0I*
0J*
0K*
1L*
0M*
0N*
0O*
1P*
0Q*
0R*
0S*
1T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
1\*
0]*
0^*
0_*
1`*
0a*
0b*
1c*
0d*
0e*
0f*
1g*
0h*
0i*
1j*
0k*
0l*
0m*
1n*
0o*
0p*
1q*
0r*
0s*
0t*
1u*
0v*
0w*
1x*
0y*
0z*
0{*
1|*
0}*
0~*
1!+
0"+
0#+
0$+
1%+
0&+
0'+
1(+
0)+
0*+
0++
1,+
0-+
0.+
1/+
00+
01+
02+
13+
zS+
zR+
0Q+
0P+
0O+
0N+
0M+
0L+
0K+
0J+
0I+
0H+
0G+
0F+
0E+
0D+
0C+
0B+
0A+
0@+
0?+
0>+
0=+
0<+
0;+
0:+
09+
08+
07+
06+
05+
04+
0<,
0;,
0:,
09,
08,
07,
06,
05,
04,
03,
02,
01,
00,
0/,
0.,
0-,
0,,
0+,
0*,
0),
0(,
0',
0&,
0%,
0$,
0#,
0",
0!,
0~+
0}+
0|+
0{+
0z+
0y+
0x+
0w+
0v+
0u+
0t+
0s+
0r+
0q+
0p+
0o+
0n+
0m+
0l+
0k+
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
0b+
0a+
0`+
0_+
0^+
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
0V+
0U+
zT+
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
zv,
0u,
zt,
0s,
zr,
zq,
zp,
zo,
zn,
zm,
zl,
zk,
0j,
zi,
zh,
0g,
zf,
ze,
zd,
zc,
zb,
za,
z`,
z_,
z^,
z],
z\,
z[,
zZ,
zY,
zX,
zW,
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0^-
0]-
0\-
0[-
0Z-
0Y-
0X-
0W-
0V-
0U-
0T-
0S-
0R-
0Q-
0P-
0O-
0N-
0M-
0L-
0K-
0J-
0I-
0H-
0G-
0F-
0E-
0D-
0C-
0B-
0A-
0@-
0?-
0>-
0=-
0<-
0;-
0:-
09-
08-
07-
06-
05-
04-
03-
02-
01-
00-
0/-
0.-
0--
0,-
0+-
0*-
0)-
0(-
0'-
0&-
z%-
z$-
z#-
z"-
z!-
z~,
z},
z|,
z{,
zz,
zy,
zx,
zw,
0G.
0F.
0E.
0D.
zC.
0B.
zA.
z@.
z?.
z>.
z=.
0<.
0;.
z:.
09.
08.
07.
06.
z5.
04.
03.
02.
01.
z0.
0/.
0..
z-.
z,.
z+.
z*.
z).
0(.
z'.
z&.
z%.
z$.
z#.
z".
z!.
z~-
z}-
z|-
z{-
zz-
zy-
zx-
zw-
zv-
zu-
zt-
zs-
zr-
zq-
zp-
zo-
zn-
zm-
zl-
zk-
zj-
zi-
zh-
zg-
zf-
04/
03/
02/
01/
00/
0//
0./
0-/
0,/
0+/
0*/
0)/
0(/
0'/
0&/
0%/
0$/
0#/
0"/
0!/
0~.
0}.
0|.
0{.
0z.
0y.
0x.
0w.
0v.
0u.
0t.
0s.
0r.
0q.
0p.
0o.
0n.
0m.
0l.
0k.
0j.
0i.
0h.
0g.
0f.
0e.
0d.
0c.
0b.
0a.
0`.
0_.
0^.
0].
0\.
0[.
0Z.
0Y.
0X.
0W.
0V.
0U.
0T.
0S.
0R.
0Q.
0P.
0O.
zN.
0M.
0L.
0K.
0J.
0I.
0H.
0i0
0h0
0g0
0f0
ze0
0d0
0c0
zb0
0a0
0`0
z_0
z^0
z]0
z\0
z[0
0Z0
zY0
zX0
zW0
zV0
zU0
0T0
0S0
zR0
0Q0
0P0
zO0
zN0
zM0
zL0
zK0
zJ0
zI0
zH0
zG0
zF0
zE0
zD0
zC0
zB0
zA0
z@0
0?0
0>0
0=0
0<0
0;0
0:0
090
080
070
060
050
040
030
020
010
000
0/0
0.0
0-0
0,0
0+0
0*0
0)0
0(0
0'0
0&0
0%0
0$0
0#0
0"0
0!0
0~/
0}/
0|/
0{/
0z/
0y/
0x/
0w/
0v/
0u/
0t/
0s/
0r/
0q/
0p/
0o/
0n/
0m/
0l/
0k/
0j/
0i/
0h/
0g/
0f/
0e/
0d/
0c/
0b/
0a/
0`/
0_/
0^/
z]/
z\/
z[/
zZ/
zY/
zX/
zW/
zV/
zU/
zT/
zS/
zR/
zQ/
zP/
zO/
zN/
zM/
zL/
zK/
zJ/
zI/
zH/
zG/
zF/
zE/
zD/
zC/
zB/
zA/
z@/
z?/
z>/
0=/
z</
z;/
z:/
z9/
z8/
z7/
z6/
z5/
0+1
0*1
0)1
0(1
0'1
0&1
0%1
0$1
0#1
0"1
0!1
0~0
0}0
0|0
0{0
0z0
0y0
0x0
0w0
0v0
0u0
0t0
0s0
0r0
0q0
0p0
0o0
0n0
0m0
0l0
0k0
0j0
082
072
062
052
042
032
022
012
002
0/2
0.2
0-2
0,2
0+2
0*2
0)2
0(2
0'2
0&2
0%2
0$2
0#2
0"2
0!2
0~1
0}1
0|1
0{1
0z1
0y1
0x1
0w1
0v1
0u1
0t1
0s1
0r1
0q1
0p1
0o1
0n1
0m1
0l1
0k1
0j1
0i1
0h1
0g1
0f1
0e1
0d1
0c1
0b1
0a1
0`1
0_1
0^1
0]1
0\1
0[1
0Z1
0Y1
0X1
0W1
0V1
0U1
0T1
0S1
0R1
zQ1
zP1
zO1
zN1
zM1
zL1
zK1
zJ1
zI1
zH1
zG1
zF1
zE1
zD1
zC1
zB1
zA1
z@1
z?1
z>1
z=1
z<1
z;1
z:1
z91
z81
z71
z61
z51
z41
z31
z21
z11
z01
z/1
z.1
0-1
z,1
0%3
0$3
0#3
0"3
0!3
0~2
0}2
0|2
0{2
0z2
0y2
0x2
0w2
0v2
0u2
0t2
0s2
0r2
0q2
0p2
0o2
0n2
0m2
0l2
0k2
0j2
0i2
0h2
0g2
0f2
0e2
0d2
0c2
0b2
0a2
0`2
0_2
0^2
0]2
0\2
0[2
0Z2
0Y2
0X2
0W2
0V2
0U2
0T2
0S2
0R2
0Q2
0P2
0O2
0N2
0M2
0L2
0K2
0J2
0I2
0H2
0G2
0F2
0E2
0D2
0C2
0B2
0A2
0@2
z?2
0>2
0=2
0<2
0;2
0:2
092
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
$end
#20000
1!
1=$
1e-
1%3
14/
1c-
1#3
12/
1a-
1!3
10/
1_-
1}2
1./
1]-
1{2
1,/
1[-
1y2
1*/
1Y-
1w2
1(/
1W-
1u2
1&/
1U-
1s2
1$/
1S-
1q2
1"/
1Q-
1o2
1~.
1O-
1m2
1|.
1M-
1k2
1z.
1K-
1i2
1x.
1I-
1g2
1v.
1G-
1e2
1t.
1E-
1r.
1c2
1C-
1p.
1a2
1A-
1_2
1n.
1?-
1l.
1]2
1=-
1j.
1[2
1;-
1Y2
1h.
19-
1W2
1f.
17-
1U2
1d.
1u+
1&-
1'-
1I2
1+-
1K2
1--
1\.
1/-
1O2
11-
1`.
13-
1Q2
1M2
1G2
1)-
1V.
1S2
1b.
15-
1^.
1Z.
1X.
192
1E2
1H.
1R.
1T.
13.
1(.
1Q+
1/$
1J
1'%
1s$
0r$
0u$
0~$
1j$
1Z$
0R$
1?$
1'&
0&&
0>$
1j"
0s$
1l$
1>%
0P)
0W$
1@$
0s!
0r!
0n!
0m$
1?%
0S)
0D
1*"
0y!
#20001
1F3
1$&
1&&
1P)
1S)
1D
#40000
0!
0=$
#60000
1!
1=$
1D2
0R.
1`0
1S.
1B.
03.
1=/
0(.
1P+
0Q+
0/$
1.$
14$
0J
1j#
1(%
1r$
1u$
1w$
1k$
0j$
1g$
0A$
1~$
1R$
0?$
1n$
0@$
1>$
1s$
1A$
1B$
1@$
1t$
0B$
#80000
0!
0=$
#100000
1!
1=$
1Z0
0`0
1-1
142
0=/
1Q+
1/$
04$
1M&
0~$
0k$
1j$
0g$
1e$
0R$
1N$
1?$
0n$
0>$
0A$
0@$
1B$
#100001
1&3
1f3
1$%
1p$
#120000
0!
0=$
#140000
1!
1=$
1U+
0-1
18,
042
1O+
0P+
0Q+
0/$
0.$
1-$
1O
0M&
1L&
0e$
1C$
0w$
0Z$
0N$
1A$
0?$
0'&
0B$
1@$
1>$
0j"
0C$
1D$
1B$
0@$
0D$
#160000
0!
0=$
#180000
1!
1=$
0U+
1B2
0D2
1Q.
0S.
08,
1Q+
1/$
0O
0&%
0(%
0r$
0t$
0L&
1"%
1~$
0j$
1Z$
1T$
1?$
1'&
0>$
1j"
0'%
0s$
1N&
0l$
1#%
1+'
1@$
1~!
1t!
1(%
1t$
1O&
1m$
1y!
1P&
1$"
#200000
0!
0=$
#220000
1!
1=$
1C2
0B2
1D2
1R.
0Q.
1S.
18.
1<.
1..
13.
1P+
0Q+
0/$
1.$
1J
1E
1d#
1`#
0)%
0u$
0"%
1w$
1j$
0A$
0~$
0T$
0?$
0+'
0@$
1>$
0~!
0N&
1l$
1C$
1A$
1*%
1v$
0#%
0B$
1@$
0t!
1L#
0O&
0C$
0m$
1D$
1B$
0y!
0P&
0D$
0$"
#220001
0&3
0f3
0$%
0p$
0(%
0t$
0*%
0v$
0L#
#240000
0!
0=$
#260000
1!
1=$
1P0
1T0
0C2
0R.
1`0
08.
0<.
0..
03.
1Q+
1/$
0J
0E
0d#
0`#
1&%
1r$
1)%
1u$
1~$
1g$
1T$
1N$
1?$
0>$
1'%
1s$
0A$
0@$
1(%
1t$
1C$
0B$
1D$
#260001
1&3
1f3
1$%
1p$
#280000
0!
0=$
#300000
1!
1=$
0P0
0T0
0`0
1N+
0O+
0P+
0Q+
0/$
0.$
0-$
1,$
1M&
1y$
0g$
1b$
1]$
0E$
0j$
0T$
1R$
0C$
0w$
0N$
1A$
0?$
0D$
1B$
1@$
1>$
1E$
1F$
1D$
0B$
0@$
0F$
#320000
0!
0=$
#340000
1!
1=$
1Q+
1/$
0M&
1L&
0~$
0y$
1j$
0b$
0R$
1?$
0>$
1@$
#360000
0!
0=$
#380000
1!
1=$
1P+
0Q+
0/$
1.$
0L&
1"%
1w$
1k$
0j$
0Z$
1Y$
0A$
1~$
1y$
1R$
0?$
0@$
1>$
1N&
0l$
1A$
1#%
1z$
1B$
1^&
1@$
1#"
1x!
1t!
1O&
1m$
0B$
1y!
1P&
1$"
#400000
0!
0=$
#420000
1!
1=$
1C2
1;2
1R.
1;.
1<.
1..
12.
13.
1Q+
1/$
1J
1I
1E
1d#
1c#
0&%
0%%
0r$
0)%
0u$
0"%
0~$
0y$
0k$
1j$
1e$
1[$
1Z$
0R$
1N$
1?$
0>$
0'%
0s$
0N&
1l$
0A$
1*%
1v$
0#%
0z$
0^&
0@$
0#"
0x!
0t!
1L#
0O&
0m$
1B$
0y!
0P&
0$"
#420001
0&3
0f3
0$%
0p$
0(%
0t$
0*%
0v$
0L#
#440000
0!
0=$
#460000
1!
1=$
1S0
1T0
0C2
0;2
0R.
1`0
0;.
0<.
0..
02.
03.
1O+
0P+
0Q+
0/$
0.$
1-$
0J
0I
0E
0d#
0c#
1&%
1%%
1r$
1)%
1u$
0e$
1P$
1C$
0w$
0Y$
0N$
1A$
0[$
0?$
1\$
0B$
1@$
1>$
1|!
1'%
1s$
0E$
0P$
0C$
1S$
0D$
1B$
0\$
0@$
0|!
1}!
1(%
1t$
1E$
1F$
0S$
1D$
0}!
0F$
#460001
1&3
1f3
1$%
1p$
#480000
0!
0=$
#500000
1!
1=$
0S0
0T0
0`0
1Q+
1/$
1M&
1~$
1{$
1y$
0j$
1b$
1T$
1?$
0>$
1@$
#520000
0!
0=$
#540000
1!
1=$
1P+
0Q+
0/$
1.$
0M&
1L&
1w$
1j$
0b$
0Z$
1Y$
0A$
0~$
0{$
0y$
0T$
0?$
0@$
1>$
1C$
1A$
0B$
1@$
0E$
0C$
0D$
1B$
1E$
1F$
1D$
0F$
#560000
0!
0=$
#580000
1!
1=$
1Q+
1/$
1w&
0L&
1~$
1{$
1y$
1[$
1Z$
1T$
1N$
1?$
0>$
1x&
1P$
0A$
1|$
1z$
1\$
0@$
1|!
1x!
1w!
1y&
1C$
1S$
0B$
1}!
0E$
1z&
0D$
1!"
1F$
#600000
0!
0=$
#620000
1!
1=$
1;2
1=2
1J.
1L.
19.
11.
12.
16.
17.
1M+
0N+
0O+
0P+
0Q+
0/$
0.$
0-$
0,$
1+$
1N
1M
1I
1H
1a#
0%%
0q$
0)%
0u$
0y&
0x&
1^$
0[$
0Y$
0V$
1O$
0N$
1G$
0w&
0{$
0y$
0]$
0Z$
0P$
1E$
0T$
1R$
0C$
0w$
1A$
0?$
0|$
0z$
0F$
1+'
1D$
0\$
1B$
1@$
1>$
0|!
1~!
0x!
0w!
0'%
0s$
1[$
0G$
0>%
1*%
1v$
0z&
0+'
1H$
0S$
1F$
0D$
0B$
0@$
0}!
0~!
0!"
1L#
0H$
#620001
0&3
0f3
0$%
0p$
0(%
0t$
0*%
0v$
0L#
#640000
0!
0=$
#660000
1!
1=$
1Q0
0;2
0=2
0J.
0L.
1c0
1d0
09.
01.
02.
06.
07.
1Q+
1/$
0N
0M
0I
0H
0a#
1%%
1q$
1)%
1u$
0~$
1k$
0j$
1Z$
0R$
0O$
1?$
0>$
1'%
1s$
0[$
1>%
1@$
1(%
1t$
#660001
1&3
1f3
1$%
1p$
#680000
0!
0=$
#700000
1!
1=$
0Q0
0c0
0d0
1P+
0Q+
0/$
1.$
1w$
0k$
1j$
1g$
1e$
0^$
1N$
0A$
1~$
1R$
0?$
0@$
1>$
1A$
1B$
1@$
0B$
#720000
0!
0=$
#740000
1!
1=$
1Q+
1/$
1M&
0~$
0g$
0e$
0R$
0N$
1?$
0>$
0A$
0@$
1B$
#760000
0!
0=$
#780000
1!
1=$
1O+
0P+
0Q+
0/$
0.$
1-$
0M&
1L&
1C$
0w$
0Z$
1O$
1A$
0?$
0B$
1@$
1>$
1y&
1O&
1}$
1[$
1P$
0C$
1D$
1B$
0@$
1z&
1P&
1!%
1\$
1S$
0D$
1}!
1|!
1u!
1$"
1!"
#800000
0!
0=$
#820000
1!
1=$
1A2
1J.
1L.
19.
1<.
1/.
16.
17.
1Q+
1/$
1N
1M
1F
1d#
1a#
0&%
0q$
0)%
0u$
0L&
1"%
1~$
1Z$
1T$
0O$
1?$
0>$
0'%
0s$
0y&
0O&
0}$
0[$
0P$
1*%
1v$
1@$
1L#
0z&
0P&
0!%
0\$
0S$
0}!
0|!
0u!
0$"
0!"
#820001
0&3
0f3
0$%
0p$
0(%
0t$
0*%
0v$
0L#
#840000
0!
0=$
#860000
1!
1=$
1Q0
1T0
0A2
0J.
0L.
1c0
1d0
09.
0<.
0/.
06.
07.
1P+
0Q+
0/$
1.$
0N
0M
0F
0d#
0a#
1&%
1q$
1)%
1u$
0"%
1w$
1_$
1N$
0A$
0~$
0T$
0?$
0@$
1>$
1'%
1s$
1C$
1A$
0B$
1@$
1(%
1t$
0C$
1D$
1B$
0D$
#860001
1&3
1f3
1$%
1p$
#880000
0!
0=$
#900000
1!
1=$
0Q0
0T0
0c0
0d0
1Q+
1/$
1~$
1g$
1T$
0N$
1?$
0>$
0A$
0@$
1C$
0B$
1D$
#920000
0!
0=$
#940000
1!
1=$
1N+
0O+
0P+
0Q+
0/$
0.$
0-$
1,$
1M&
1y$
0g$
1b$
1]$
0E$
0_$
1^$
0T$
1R$
0C$
0w$
1O$
1A$
0?$
0D$
1B$
1@$
1>$
1G$
1E$
0F$
1D$
0B$
0@$
0G$
1H$
1F$
0H$
#960000
0!
0=$
#980000
1!
1=$
1Q+
1/$
0M&
1L&
0~$
0y$
1k$
0j$
0b$
0R$
0O$
1?$
1`$
0>$
1."
1y&
1O&
0l$
1@$
1z&
1P&
1m$
1y!
1$"
1!"
#1000000
