<?xml version="1.0" encoding="UTF-8"?>
<module id="ECTL" HW_revision="" XML_version="1" description="Ethernet Multicore Interrupt Combiner">
		<register id="CONTROL_0_C_RX_THRESH_EN" acronym="CONTROL_0_C_RX_THRESH_EN" offset="16" width="32" description="Core n Receive Threshold Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C0_RX_THRESH_EN" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Threshold Enable - Each bit in this register corresponds to the bit in the receive threshold interrupt that is enabled to generate an interrupt on C0_RX_THRESH_PULSE" range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_0_C_RX_EN" acronym="CONTROL_0_C_RX_EN" offset="20" width="32" description="Core n Receive Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_EN" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Enable - Each bit in this register corresponds to the bit in the rx interrupt that is enabled to generate an interrupt on C0_RX_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_0_C_TX_EN" acronym="CONTROL_0_C_TX_EN" offset="24" width="32" description="Core n Transmit Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_TX_EN" width="8" begin="7" end="0" resetval="0" description="Core 0 Transmit Enable - Each bit in this register corresponds to the bit in the tx interrupt that is enabled to generate an interrupt on C0_TX_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_0_C_MISC_EN" acronym="CONTROL_0_C_MISC_EN" offset="28" width="32" description="Core n Misc Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_MISC_EN" width="4" begin="3" end="0" resetval="0" description="Core 0 Misc Enable - Each bit in this register corresponds to the miscellaneous interrupt (stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled to generate an interrupt on C0_Misc_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_1_C_RX_THRESH_EN" acronym="CONTROL_1_C_RX_THRESH_EN" offset="32" width="32" description="Core n Receive Threshold Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C0_RX_THRESH_EN" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Threshold Enable - Each bit in this register corresponds to the bit in the receive threshold interrupt that is enabled to generate an interrupt on C0_RX_THRESH_PULSE" range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_1_C_RX_EN" acronym="CONTROL_1_C_RX_EN" offset="36" width="32" description="Core n Receive Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_EN" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Enable - Each bit in this register corresponds to the bit in the rx interrupt that is enabled to generate an interrupt on C0_RX_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_1_C_TX_EN" acronym="CONTROL_1_C_TX_EN" offset="40" width="32" description="Core n Transmit Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_TX_EN" width="8" begin="7" end="0" resetval="0" description="Core 0 Transmit Enable - Each bit in this register corresponds to the bit in the tx interrupt that is enabled to generate an interrupt on C0_TX_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_1_C_MISC_EN" acronym="CONTROL_1_C_MISC_EN" offset="44" width="32" description="Core n Misc Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_MISC_EN" width="4" begin="3" end="0" resetval="0" description="Core 0 Misc Enable - Each bit in this register corresponds to the miscellaneous interrupt (stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled to generate an interrupt on C0_Misc_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_2_C_RX_THRESH_EN" acronym="CONTROL_2_C_RX_THRESH_EN" offset="48" width="32" description="Core n Receive Threshold Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C0_RX_THRESH_EN" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Threshold Enable - Each bit in this register corresponds to the bit in the receive threshold interrupt that is enabled to generate an interrupt on C0_RX_THRESH_PULSE" range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_2_C_RX_EN" acronym="CONTROL_2_C_RX_EN" offset="52" width="32" description="Core n Receive Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_EN" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Enable - Each bit in this register corresponds to the bit in the rx interrupt that is enabled to generate an interrupt on C0_RX_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_2_C_TX_EN" acronym="CONTROL_2_C_TX_EN" offset="56" width="32" description="Core n Transmit Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_TX_EN" width="8" begin="7" end="0" resetval="0" description="Core 0 Transmit Enable - Each bit in this register corresponds to the bit in the tx interrupt that is enabled to generate an interrupt on C0_TX_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="CONTROL_2_C_MISC_EN" acronym="CONTROL_2_C_MISC_EN" offset="60" width="32" description="Core n Misc Interrupt Enable Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_MISC_EN" width="4" begin="3" end="0" resetval="0" description="Core 0 Misc Enable - Each bit in this register corresponds to the miscellaneous interrupt (stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled to generate an interrupt on C0_Misc_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_0_C_RX_THRESH_STAT" acronym="STATUS_0_C_RX_THRESH_STAT" offset="64" width="32" description="Core n Receive Threshold Masked Interrupt Status Register, n = 0, 1 and 2 ">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_THRESH_STAT" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the receive threshold interrupt that is enabled and generating an interrupt on C0_RX_THRESH_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_0_C_RX_STAT" acronym="STATUS_0_C_RX_STAT" offset="68" width="32" description="Core n Receive Interrupt Masked Interrupt Status Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_STAT" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Rx interrupt that is enabled and generating an interrupt on C0_RX_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_0_C_TX_STAT" acronym="STATUS_0_C_TX_STAT" offset="72" width="32" description="Core n Transmit Interrupt Masked Interrupt Status Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_TX_STAT" width="8" begin="7" end="0" resetval="0" description="Core 0 Transmit Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Tx interrupt that is enabled and generating an interrupt on C0_TX_PULSE ." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_0_C_MISC_STAT" acronym="STATUS_0_C_MISC_STAT" offset="76" width="32" description="Core n Misc Interrupt Masked Interrupt Status Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_MISC_STAT" width="4" begin="3" end="0" resetval="0" description="Core 0 Misc Masked Interrupt Status - Each bit in this register corresponds to the miscellaneous interrupt (stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled and generating an interrupt on C0_MISC_PULSE ." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_1_C_RX_THRESH_STAT" acronym="STATUS_1_C_RX_THRESH_STAT" offset="80" width="32" description="Core n Receive Threshold Masked Interrupt Status Register, n = 0, 1 and 2 ">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_THRESH_STAT" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the receive threshold interrupt that is enabled and generating an interrupt on C0_RX_THRESH_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_1_C_RX_STAT" acronym="STATUS_1_C_RX_STAT" offset="84" width="32" description="Core n Receive Interrupt Masked Interrupt Status Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_STAT" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Rx interrupt that is enabled and generating an interrupt on C0_RX_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_1_C_TX_STAT" acronym="STATUS_1_C_TX_STAT" offset="88" width="32" description="Core n Transmit Interrupt Masked Interrupt Status Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_TX_STAT" width="8" begin="7" end="0" resetval="0" description="Core 0 Transmit Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Tx interrupt that is enabled and generating an interrupt on C0_TX_PULSE ." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_1_C_MISC_STAT" acronym="STATUS_1_C_MISC_STAT" offset="92" width="32" description="Core n Misc Interrupt Masked Interrupt Status Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_MISC_STAT" width="4" begin="3" end="0" resetval="0" description="Core 0 Misc Masked Interrupt Status - Each bit in this register corresponds to the miscellaneous interrupt (stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled and generating an interrupt on C0_MISC_PULSE ." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_2_C_RX_THRESH_STAT" acronym="STATUS_2_C_RX_THRESH_STAT" offset="96" width="32" description="Core n Receive Threshold Masked Interrupt Status Register, n = 0, 1 and 2 ">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_THRESH_STAT" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the receive threshold interrupt that is enabled and generating an interrupt on C0_RX_THRESH_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_2_C_RX_STAT" acronym="STATUS_2_C_RX_STAT" offset="100" width="32" description="Core n Receive Interrupt Masked Interrupt Status Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_STAT" width="8" begin="7" end="0" resetval="0" description="Core 0 Receive Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Rx interrupt that is enabled and generating an interrupt on C0_RX_PULSE." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_2_C_TX_STAT" acronym="STATUS_2_C_TX_STAT" offset="104" width="32" description="Core n Transmit Interrupt Masked Interrupt Status Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_TX_STAT" width="8" begin="7" end="0" resetval="0" description="Core 0 Transmit Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Tx interrupt that is enabled and generating an interrupt on C0_TX_PULSE ." range="" rwaccess="R/W"/>
		</register>
		<register id="STATUS_2_C_MISC_STAT" acronym="STATUS_2_C_MISC_STAT" offset="108" width="32" description="Core n Misc Interrupt Masked Interrupt Status Register, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_MISC_STAT" width="4" begin="3" end="0" resetval="0" description="Core 0 Misc Masked Interrupt Status - Each bit in this register corresponds to the miscellaneous interrupt (stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled and generating an interrupt on C0_MISC_PULSE ." range="" rwaccess="R/W"/>
		</register>
		<register id="INTR_COUNT_0_C_RX_IMAX" acronym="INTR_COUNT_0_C_RX_IMAX" offset="112" width="32" description="Core 0 Receive Interrupts Per Millisecond, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_IMAX" width="6" begin="5" end="0" resetval="0" description="Core 0 Receive Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on C0_RX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="R/W"/>
		</register>
		<register id="INTR_COUNT_0_C_TX_IMAX" acronym="INTR_COUNT_0_C_TX_IMAX" offset="116" width="32" description="Core 0 Transmit Interrupts Per Millisecond, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_TX_IMAX" width="6" begin="5" end="0" resetval="0" description="Core 0 Transmit Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on C0_TX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="R/W"/>
		</register>
		<register id="INTR_COUNT_1_C_RX_IMAX" acronym="INTR_COUNT_1_C_RX_IMAX" offset="120" width="32" description="Core 0 Receive Interrupts Per Millisecond, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_IMAX" width="6" begin="5" end="0" resetval="0" description="Core 0 Receive Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on C0_RX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="R/W"/>
		</register>
		<register id="INTR_COUNT_1_C_TX_IMAX" acronym="INTR_COUNT_1_C_TX_IMAX" offset="124" width="32" description="Core 0 Transmit Interrupts Per Millisecond, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_TX_IMAX" width="6" begin="5" end="0" resetval="0" description="Core 0 Transmit Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on C0_TX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="R/W"/>
		</register>
		<register id="INTR_COUNT_2_C_RX_IMAX" acronym="INTR_COUNT_2_C_RX_IMAX" offset="128" width="32" description="Core 0 Receive Interrupts Per Millisecond, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_RX_IMAX" width="6" begin="5" end="0" resetval="0" description="Core 0 Receive Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on C0_RX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="R/W"/>
		</register>
		<register id="INTR_COUNT_2_C_TX_IMAX" acronym="INTR_COUNT_2_C_TX_IMAX" offset="132" width="32" description="Core 0 Transmit Interrupts Per Millisecond, n = 0, 1 and 2">
			<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="C_TX_IMAX" width="6" begin="5" end="0" resetval="0" description="Core 0 Transmit Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on C0_TX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="R/W"/>
		</register>
	<register id="IDVER" acronym="IDVER" offset="0x0000" width="32" description="Identification and  Version register">
		<bitfield id="CPGMACSS_S_IDENT" width="16" begin="31" end="16" resetval="2" description="CPGMACSS_S Identification value" range="" rwaccess="R"/>
		<bitfield id="CPGMACSS_S_RTL_VER" width="5" begin="15" end="11" resetval="0" description="CPGMACSS_S RTL Version value" range="" rwaccess="R"/>
		<bitfield id="CPGMACSS_S_MAJ_VER" width="3" begin="10" end="8" resetval="1" description="CPGMACSS_S Major Version Value" range="" rwaccess="R"/>
		<bitfield id="CPGMACSS_S_MINOR_VER" width="8" begin="7" end="0" resetval="0" description="CPGMACSS_S Minor Version Value" range="" rwaccess="R"/>
	</register>
	<register id="SOFT_RESET" acronym="SOFT_RESET" offset="0x0004" width="32" description="Software Reset Register">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="reserved - read as zero" range="" rwaccess="R"/>
		<bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0" description="Software reset - Writing a one to this bit causes the CPGMACSS_S logic to be reset (INT, REGS, CPPI). Software reset occurs on the clock following the register bit write." range="" rwaccess="R/W">
			<bitenum id="YES" value="27" token="YES" description="Software reset occurs"/>
			<bitenum id="NO" value="11" token="NO" description="No software reset"/>
		</bitfield>
	</register>
	<register id="EM_CONTROL" acronym="EM_CONTROL" offset="0x0008" width="32" description="Emulation Control Register">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="reserved - read as zero" range="" rwaccess="R"/>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Emulation Soft Bit" range="" rwaccess="R/W"/>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Emulation Free Bit" range="" rwaccess="R/W"/>
	</register>
	<register id="INT_CONTROL" acronym="INT_CONTROL" offset="0x000C" width="32" description="Interrupt Control Register">
		<bitfield id="INT_TEST" width="1" begin="31" end="31" resetval="0" description="Interrupt Test - Test bit to the interrupt pacing blocks" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_2" width="9" begin="30" end="22" resetval="0" description="reserved - read as zero" range="" rwaccess="R"/>
		<bitfield id="INT_PACE_EN" width="6" begin="21" end="16" resetval="0" description="Interrupt Pacing Enable Bus" range="" rwaccess="R/W">
			<bitenum id="C0_RX" value="27" token="C0_RX" description="Enables C0_Rx_Pulse Pacing"/>
			<bitenum id="C0_TX" value="267" token="C0_TX" description="Enables C0_Tx_Pulse Pacing"/>
			<bitenum id="C1_RX" value="4107" token="C1_RX" description="Enables C1_Rx_Pulse Pacing"/>
			<bitenum id="C1_TX" value="65547" token="C1_TX" description="Enables C1_Tx_Pulse Pacing"/>
			<bitenum id="C2_RX" value="1048587" token="C2_RX" description="Enables C2_Rx_Pulse Pacing"/>
			<bitenum id="C2_TX" value="16777227" token="C2_TX" description="Enables C2_Tx_Pulse Pacing"/>
		</bitfield>
		<bitfield id="_RESV_4" width="4" begin="15" end="12" resetval="0" description="reserved - read as zero" range="" rwaccess="R"/>
		<bitfield id="INT_PRESCALE" width="12" begin="11" end="0" resetval="0" description="Interrupt Counter Prescaler - The number of VBUSP_CLK periods in 4us" range="" rwaccess="R/W"/>
	</register>
</module>
