// Seed: 3230768732
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
  wire id_13;
  wire id_14;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd46,
    parameter id_3 = 32'd54,
    parameter id_5 = 32'd26
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  inout logic [7:0] id_4;
  input wire _id_3;
  input wire _id_2;
  inout wire id_1;
  logic [id_2  ==  id_3 : id_5] id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_1,
      id_1,
      id_6,
      id_1,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_4[1] = -1;
endmodule
