0.7
2020.2
Nov  8 2024
22:36:55
/home/yonggi/Project_verilog/risc-v-ver.3/core_pkg.sv,1751485919,systemVerilog,/home/yonggi/Project_verilog/risc-v-ver.3/interface/ID2EX_if.sv;/home/yonggi/Project_verilog/risc-v-ver.3/interface/IF2ID_if.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/ID_to_EX_Reg.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/IF_to_ID_Reg.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/IF_stage.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/instruction_memory.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/program_counter.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/ID_stage.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/immediate_generator.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/register_file.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/main_control_unit.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/riscv_core.sv;/home/yonggi/Project_verilog/risc-v-ver.3/tb/tb_riscv_core_if_id.sv,/home/yonggi/Project_verilog/risc-v-ver.3/interface/ID2EX_if.sv,,$unit_core_pkg_sv_2212634514;core_pkg,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/interface/ID2EX_if.sv,1751485521,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/ID_stage.sv,,ID2EX_if,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/interface/IF2ID_if.sv,1751485493,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/IF_stage.sv,,IF2ID_if,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/ID_to_EX_Reg.sv,1751484729,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/interface/IF2ID_if.sv,,ID_to_EX_Reg,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/IF_to_ID_Reg.sv,1751483372,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/immediate_generator.sv,,IF_to_ID_Reg,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/IF_stage.sv,1751485739,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/IF_to_ID_Reg.sv,,IF_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/instruction_memory.sv,1751485260,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/main_control_unit.sv,,instruction_memory,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/program_counter.sv,1751485726,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/register_file.sv,,program_counter,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/ID_stage.sv,1751489453,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/ID_to_EX_Reg.sv,,ID_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/immediate_generator.sv,1751464436,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/instruction_memory.sv,,immediate_generator,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/register_file.sv,1751487876,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/riscv_core.sv,,register_file,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/main_control_unit.sv,1751474500,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/program_counter.sv,,main_control_unit,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/riscv_core.sv,1751488849,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/tb/tb_riscv_core_if_id.sv,,riscv_core,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/tb/tb_riscv_core_if_id.sv,1751489555,systemVerilog,,,,tb_riscv_core_if_id,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/vivado_sim_project/riscv_simulation.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
