Warning (10268): Verilog HDL information at registroBarcos.sv(43): always construct contains both blocking and non-blocking assignments File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 43
