Analysis & Synthesis report for Processador
Tue Dec 24 16:07:34 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1
 14. Source assignments for ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1
 15. Parameter Settings for User Entity Instance: RAM_Data:inst1|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: ROM_Instruction:inst2|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. In-System Memory Content Editor Settings
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 24 16:07:34 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Processador                                 ;
; Top-level Entity Name              ; Processador                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 395                                         ;
;     Total combinational functions  ; 363                                         ;
;     Dedicated logic registers      ; 242                                         ;
; Total registers                    ; 242                                         ;
; Total pins                         ; 117                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; Processador        ; Processador        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; CPU.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/CPU.v                                                              ;             ;
; Processador.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/Processador.bdf                                                    ;             ;
; RAM_Data.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/RAM_Data.vhd                                                       ;             ;
; ConteudoROM.mif                                                    ; yes             ; User Memory Initialization File              ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/ConteudoROM.mif                                                    ;             ;
; ROM_Instruction.vhd                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/ROM_Instruction.vhd                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_ntr3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ntr3.tdf                                             ;             ;
; db/altsyncram_ldp2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; db/altsyncram_sdu3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_sdu3.tdf                                             ;             ;
; db/altsyncram_00v2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sld1d0e32de/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 395                      ;
;                                             ;                          ;
; Total combinational functions               ; 363                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 126                      ;
;     -- 3 input functions                    ; 147                      ;
;     -- <=2 input functions                  ; 90                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 323                      ;
;     -- arithmetic mode                      ; 40                       ;
;                                             ;                          ;
; Total registers                             ; 242                      ;
;     -- Dedicated logic registers            ; 242                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 117                      ;
; Total memory bits                           ; 16384                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 334                      ;
; Total fan-out                               ; 2860                     ;
; Average fan-out                             ; 3.14                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Processador                                                                                                                            ; 363 (1)             ; 242 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 117  ; 0            ; |Processador                                                                                                                                                                                                                                                                                                                                            ; Processador                       ; work         ;
;    |RAM_Data:inst1|                                                                                                                     ; 92 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|RAM_Data:inst1                                                                                                                                                                                                                                                                                                                             ; RAM_Data                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 92 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_ntr3:auto_generated|                                                                                               ; 92 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_ntr3                   ; work         ;
;             |altsyncram_ldp2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_ldp2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 92 (71)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |ROM_Instruction:inst2|                                                                                                              ; 95 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|ROM_Instruction:inst2                                                                                                                                                                                                                                                                                                                      ; ROM_Instruction                   ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 95 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_sdu3:auto_generated|                                                                                               ; 95 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_sdu3                   ; work         ;
;             |altsyncram_00v2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1                                                                                                                                                                                                                           ; altsyncram_00v2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 95 (70)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 25 (25)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 175 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 174 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 174 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 174 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 173 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 173 (135)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------+
; Name                                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF             ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------+
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ALTSYNCRAM        ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None            ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ConteudoROM.mif ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Processador|RAM_Data:inst1                                                                                                                                                                                                                                                      ; RAM_Data.vhd        ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Processador|ROM_Instruction:inst2                                                                                                                                                                                                                                               ; ROM_Instruction.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 242   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 107   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 198   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Data:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ntr3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Instruction:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ConteudoROM.mif      ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_sdu3      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; RAM_Data:inst1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 0                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; ROM_Instruction:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 0                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; 0              ; RAM         ; 32    ; 256   ; Read/Write ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated        ;
; 1              ; ROM         ; 32    ; 256   ; Read/Write ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 171                         ;
; cycloneiii_ff         ; 128                         ;
;     CLR               ; 16                          ;
;     ENA               ; 72                          ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 10                          ;
; cycloneiii_lcell_comb ; 188                         ;
;     arith             ; 32                          ;
;         2 data inputs ; 32                          ;
;     normal            ; 156                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 81                          ;
;         4 data inputs ; 57                          ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 24 16:06:51 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/ProgramCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_adder.v
    Info (12023): Found entity 1: PC_Adder File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/PC_Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_stage.v
    Info (12023): Found entity 1: IF_Stage File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/IF_STAGE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: Mux2to1 File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/Mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_id_register.v
    Info (12023): Found entity 1: IF_ID_Register File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/IF_ID_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/CPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processador.bdf
    Info (12023): Found entity 1: Processador
Info (12021): Found 2 design units, including 1 entities, in source file ram_data.vhd
    Info (12022): Found design unit 1: ram_data-SYN File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/RAM_Data.vhd Line: 54
    Info (12023): Found entity 1: RAM_Data File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/RAM_Data.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file rom_instruction.vhd
    Info (12022): Found design unit 1: rom_instruction-SYN File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/ROM_Instruction.vhd Line: 52
    Info (12023): Found entity 1: ROM_Instruction File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/ROM_Instruction.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_register.v
    Info (12023): Found entity 1: MEM_WB_Register File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/MEM_WB_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_stage.v
    Info (12023): Found entity 1: MEM_Stage File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/MEM_Stage.v Line: 1
Info (12127): Elaborating entity "Processador" for the top level hierarchy
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:inst"
Warning (10034): Output port "addr_rom" at CPU.v(6) has no driver File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/CPU.v Line: 6
Warning (10034): Output port "addr_ram" at CPU.v(7) has no driver File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/CPU.v Line: 7
Warning (10034): Output port "data_out" at CPU.v(8) has no driver File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/CPU.v Line: 8
Warning (10034): Output port "wren" at CPU.v(9) has no driver File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/CPU.v Line: 9
Warning (10034): Output port "clk_ram" at CPU.v(10) has no driver File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/CPU.v Line: 10
Warning (10034): Output port "clk_rom" at CPU.v(12) has no driver File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/CPU.v Line: 12
Warning (12158): Entity "CPU" contains only dangling pins
Info (12128): Elaborating entity "RAM_Data" for hierarchy "RAM_Data:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_Data:inst1|altsyncram:altsyncram_component" File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/RAM_Data.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "RAM_Data:inst1|altsyncram:altsyncram_component" File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/RAM_Data.vhd Line: 61
Info (12133): Instantiated megafunction "RAM_Data:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/RAM_Data.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ntr3.tdf
    Info (12023): Found entity 1: altsyncram_ntr3 File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ntr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ntr3" for hierarchy "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldp2.tdf
    Info (12023): Found entity 1: altsyncram_ldp2 File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ldp2" for hierarchy "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1" File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ntr3.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ntr3.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ntr3.tdf Line: 37
Info (12133): Instantiated megafunction "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ntr3.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ROM_Instruction" for hierarchy "ROM_Instruction:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_Instruction:inst2|altsyncram:altsyncram_component" File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/ROM_Instruction.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "ROM_Instruction:inst2|altsyncram:altsyncram_component" File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/ROM_Instruction.vhd Line: 59
Info (12133): Instantiated megafunction "ROM_Instruction:inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/ROM_Instruction.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ConteudoROM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sdu3.tdf
    Info (12023): Found entity 1: altsyncram_sdu3 File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_sdu3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sdu3" for hierarchy "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00v2.tdf
    Info (12023): Found entity 1: altsyncram_00v2 File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_00v2" for hierarchy "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1" File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_sdu3.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_sdu3.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_sdu3.tdf Line: 35
Info (12133): Instantiated megafunction "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_sdu3.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.12.24.17:07:15 Progress: Loading sld1d0e32de/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "wren" is stuck at GND
    Warning (13410): Pin "clk_ram" is stuck at GND
    Warning (13410): Pin "clk_rom" is stuck at GND
    Warning (13410): Pin "addr_ram[7]" is stuck at GND
    Warning (13410): Pin "addr_ram[6]" is stuck at GND
    Warning (13410): Pin "addr_ram[5]" is stuck at GND
    Warning (13410): Pin "addr_ram[4]" is stuck at GND
    Warning (13410): Pin "addr_ram[3]" is stuck at GND
    Warning (13410): Pin "addr_ram[2]" is stuck at GND
    Warning (13410): Pin "addr_ram[1]" is stuck at GND
    Warning (13410): Pin "addr_ram[0]" is stuck at GND
    Warning (13410): Pin "addr_rom[7]" is stuck at GND
    Warning (13410): Pin "addr_rom[6]" is stuck at GND
    Warning (13410): Pin "addr_rom[5]" is stuck at GND
    Warning (13410): Pin "addr_rom[4]" is stuck at GND
    Warning (13410): Pin "addr_rom[3]" is stuck at GND
    Warning (13410): Pin "addr_rom[2]" is stuck at GND
    Warning (13410): Pin "addr_rom[1]" is stuck at GND
    Warning (13410): Pin "addr_rom[0]" is stuck at GND
    Warning (13410): Pin "data_out[31]" is stuck at GND
    Warning (13410): Pin "data_out[30]" is stuck at GND
    Warning (13410): Pin "data_out[29]" is stuck at GND
    Warning (13410): Pin "data_out[28]" is stuck at GND
    Warning (13410): Pin "data_out[27]" is stuck at GND
    Warning (13410): Pin "data_out[26]" is stuck at GND
    Warning (13410): Pin "data_out[25]" is stuck at GND
    Warning (13410): Pin "data_out[24]" is stuck at GND
    Warning (13410): Pin "data_out[23]" is stuck at GND
    Warning (13410): Pin "data_out[22]" is stuck at GND
    Warning (13410): Pin "data_out[21]" is stuck at GND
    Warning (13410): Pin "data_out[20]" is stuck at GND
    Warning (13410): Pin "data_out[19]" is stuck at GND
    Warning (13410): Pin "data_out[18]" is stuck at GND
    Warning (13410): Pin "data_out[17]" is stuck at GND
    Warning (13410): Pin "data_out[16]" is stuck at GND
    Warning (13410): Pin "data_out[15]" is stuck at GND
    Warning (13410): Pin "data_out[14]" is stuck at GND
    Warning (13410): Pin "data_out[13]" is stuck at GND
    Warning (13410): Pin "data_out[12]" is stuck at GND
    Warning (13410): Pin "data_out[11]" is stuck at GND
    Warning (13410): Pin "data_out[10]" is stuck at GND
    Warning (13410): Pin "data_out[9]" is stuck at GND
    Warning (13410): Pin "data_out[8]" is stuck at GND
    Warning (13410): Pin "data_out[7]" is stuck at GND
    Warning (13410): Pin "data_out[6]" is stuck at GND
    Warning (13410): Pin "data_out[5]" is stuck at GND
    Warning (13410): Pin "data_out[4]" is stuck at GND
    Warning (13410): Pin "data_out[3]" is stuck at GND
    Warning (13410): Pin "data_out[2]" is stuck at GND
    Warning (13410): Pin "data_out[1]" is stuck at GND
    Warning (13410): Pin "data_out[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a8" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a8" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a9" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a9" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a10" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a10" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a11" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a11" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a12" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a12" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a13" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a13" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a14" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a14" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a15" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a15" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a16" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a16" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a17" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a17" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a18" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a18" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a19" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a19" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a20" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a20" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a21" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a21" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a22" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a22" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a23" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a23" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a24" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a24" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a25" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a25" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a26" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a26" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a27" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a27" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a28" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a28" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a29" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a29" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a30" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a30" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a31" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a31" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (21074): Design contains 66 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "reset"
    Warning (15610): No output dependent on input pin "data_in[31]"
    Warning (15610): No output dependent on input pin "data_in[30]"
    Warning (15610): No output dependent on input pin "data_in[29]"
    Warning (15610): No output dependent on input pin "data_in[28]"
    Warning (15610): No output dependent on input pin "data_in[27]"
    Warning (15610): No output dependent on input pin "data_in[26]"
    Warning (15610): No output dependent on input pin "data_in[25]"
    Warning (15610): No output dependent on input pin "data_in[24]"
    Warning (15610): No output dependent on input pin "data_in[23]"
    Warning (15610): No output dependent on input pin "data_in[22]"
    Warning (15610): No output dependent on input pin "data_in[21]"
    Warning (15610): No output dependent on input pin "data_in[20]"
    Warning (15610): No output dependent on input pin "data_in[19]"
    Warning (15610): No output dependent on input pin "data_in[18]"
    Warning (15610): No output dependent on input pin "data_in[17]"
    Warning (15610): No output dependent on input pin "data_in[16]"
    Warning (15610): No output dependent on input pin "data_in[15]"
    Warning (15610): No output dependent on input pin "data_in[14]"
    Warning (15610): No output dependent on input pin "data_in[13]"
    Warning (15610): No output dependent on input pin "data_in[12]"
    Warning (15610): No output dependent on input pin "data_in[11]"
    Warning (15610): No output dependent on input pin "data_in[10]"
    Warning (15610): No output dependent on input pin "data_in[9]"
    Warning (15610): No output dependent on input pin "data_in[8]"
    Warning (15610): No output dependent on input pin "data_in[7]"
    Warning (15610): No output dependent on input pin "data_in[6]"
    Warning (15610): No output dependent on input pin "data_in[5]"
    Warning (15610): No output dependent on input pin "data_in[4]"
    Warning (15610): No output dependent on input pin "data_in[3]"
    Warning (15610): No output dependent on input pin "data_in[2]"
    Warning (15610): No output dependent on input pin "data_in[1]"
    Warning (15610): No output dependent on input pin "data_in[0]"
    Warning (15610): No output dependent on input pin "instr_in[31]"
    Warning (15610): No output dependent on input pin "instr_in[30]"
    Warning (15610): No output dependent on input pin "instr_in[29]"
    Warning (15610): No output dependent on input pin "instr_in[28]"
    Warning (15610): No output dependent on input pin "instr_in[27]"
    Warning (15610): No output dependent on input pin "instr_in[26]"
    Warning (15610): No output dependent on input pin "instr_in[25]"
    Warning (15610): No output dependent on input pin "instr_in[24]"
    Warning (15610): No output dependent on input pin "instr_in[23]"
    Warning (15610): No output dependent on input pin "instr_in[22]"
    Warning (15610): No output dependent on input pin "instr_in[21]"
    Warning (15610): No output dependent on input pin "instr_in[20]"
    Warning (15610): No output dependent on input pin "instr_in[19]"
    Warning (15610): No output dependent on input pin "instr_in[18]"
    Warning (15610): No output dependent on input pin "instr_in[17]"
    Warning (15610): No output dependent on input pin "instr_in[16]"
    Warning (15610): No output dependent on input pin "instr_in[15]"
    Warning (15610): No output dependent on input pin "instr_in[14]"
    Warning (15610): No output dependent on input pin "instr_in[13]"
    Warning (15610): No output dependent on input pin "instr_in[12]"
    Warning (15610): No output dependent on input pin "instr_in[11]"
    Warning (15610): No output dependent on input pin "instr_in[10]"
    Warning (15610): No output dependent on input pin "instr_in[9]"
    Warning (15610): No output dependent on input pin "instr_in[8]"
    Warning (15610): No output dependent on input pin "instr_in[7]"
    Warning (15610): No output dependent on input pin "instr_in[6]"
    Warning (15610): No output dependent on input pin "instr_in[5]"
    Warning (15610): No output dependent on input pin "instr_in[4]"
    Warning (15610): No output dependent on input pin "instr_in[3]"
    Warning (15610): No output dependent on input pin "instr_in[2]"
    Warning (15610): No output dependent on input pin "instr_in[1]"
    Warning (15610): No output dependent on input pin "instr_in[0]"
Info (21057): Implemented 585 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 399 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 191 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Tue Dec 24 16:07:34 2024
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:11


