

================================================================
== Vitis HLS Report for 'load_input_1'
================================================================
* Date:           Mon Mar 25 16:41:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4171|     4171|  13.902 us|  13.902 us|  4171|  4171|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_load_input_1_Pipeline_mem_rd_fu_64  |load_input_1_Pipeline_mem_rd  |     4099|     4099|  13.662 us|  13.662 us|  4099|  4099|       no|
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       61|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       69|      126|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      497|    -|
|Register             |        -|     -|      168|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      237|      684|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |grp_load_input_1_Pipeline_mem_rd_fu_64  |load_input_1_Pipeline_mem_rd  |        0|   0|  69|  126|    0|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                                   |                              |        0|   0|  69|  126|    0|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |icmp_ln93_fu_78_p2     |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |empty_29_fu_84_p3      |    select|   0|  0|  31|           1|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  61|          38|          38|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  338|         74|    1|         74|
    |ap_done               |    9|          2|    1|          2|
    |gmem1_blk_n_AR        |    9|          2|    1|          2|
    |in2_stream_write      |    9|          2|    1|          2|
    |m_axi_gmem1_ARADDR    |   14|          3|   64|        192|
    |m_axi_gmem1_ARBURST   |    9|          2|    2|          4|
    |m_axi_gmem1_ARCACHE   |    9|          2|    4|          8|
    |m_axi_gmem1_ARID      |    9|          2|    1|          2|
    |m_axi_gmem1_ARLEN     |   14|          3|   32|         96|
    |m_axi_gmem1_ARLOCK    |    9|          2|    2|          4|
    |m_axi_gmem1_ARPROT    |    9|          2|    3|          6|
    |m_axi_gmem1_ARQOS     |    9|          2|    4|          8|
    |m_axi_gmem1_ARREGION  |    9|          2|    4|          8|
    |m_axi_gmem1_ARSIZE    |    9|          2|    3|          6|
    |m_axi_gmem1_ARUSER    |    9|          2|    1|          2|
    |m_axi_gmem1_ARVALID   |   14|          3|    1|          3|
    |m_axi_gmem1_RREADY    |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  497|        109|  126|        421|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |  73|   0|   73|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |empty_29_reg_122                                     |  31|   0|   31|          0|
    |grp_load_input_1_Pipeline_mem_rd_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_127                                     |  62|   0|   62|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 168|   0|  168|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|m_axi_gmem1_AWVALID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR         |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN          |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK         |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS          |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA          |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB          |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID            |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR         |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN          |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK         |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS          |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA          |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID            |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM       |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP          |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP          |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID            |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER          |   in|    1|       m_axi|         gmem1|       pointer|
|in_r                       |   in|   64|     ap_none|          in_r|        scalar|
|size                       |   in|   32|     ap_none|          size|        scalar|
|in2_stream_din             |  out|   32|     ap_fifo|    in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    2|     ap_fifo|    in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    2|     ap_fifo|    in2_stream|       pointer|
|in2_stream_full_n          |   in|    1|     ap_fifo|    in2_stream|       pointer|
|in2_stream_write           |  out|    1|     ap_fifo|    in2_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

