
passa baixa_v1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006710  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  080068b0  080068b0  000078b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c30  08006c30  000081dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006c30  08006c30  00007c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c38  08006c38  000081dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c38  08006c38  00007c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c3c  08006c3c  00007c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08006c40  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  200001dc  08006e1c  000081dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  20000410  08006e1c  00008410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a884  00000000  00000000  0000820c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ae7  00000000  00000000  00012a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b40  00000000  00000000  00014578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008a4  00000000  00000000  000150b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e9d  00000000  00000000  0001595c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c663  00000000  00000000  0002d7f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000993d0  00000000  00000000  00039e5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d322c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e98  00000000  00000000  000d3270  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  000d7108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006898 	.word	0x08006898

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08006898 	.word	0x08006898

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <Control_Init>:

/**
 * @brief Inicializa todas as variáveis de estado do controlador.
 */
void Control_Init(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
	g_reference_r = 1.0f;
 8000eac:	4b19      	ldr	r3, [pc, #100]	@ (8000f14 <Control_Init+0x6c>)
 8000eae:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000eb2:	601a      	str	r2, [r3, #0]
	g_control_u = 0.0f;
 8000eb4:	4b18      	ldr	r3, [pc, #96]	@ (8000f18 <Control_Init+0x70>)
 8000eb6:	f04f 0200 	mov.w	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
	u_prev = 0.0f;
 8000ebc:	4b17      	ldr	r3, [pc, #92]	@ (8000f1c <Control_Init+0x74>)
 8000ebe:	f04f 0200 	mov.w	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]

	x1_obs = 0.0f;
 8000ec4:	4b16      	ldr	r3, [pc, #88]	@ (8000f20 <Control_Init+0x78>)
 8000ec6:	f04f 0200 	mov.w	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
	x2_obs = 0.0f;
 8000ecc:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <Control_Init+0x7c>)
 8000ece:	f04f 0200 	mov.w	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
	x_int = 0.0f;
 8000ed4:	4b14      	ldr	r3, [pc, #80]	@ (8000f28 <Control_Init+0x80>)
 8000ed6:	f04f 0200 	mov.w	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]

	dx1 = 0.0f;
 8000edc:	4b13      	ldr	r3, [pc, #76]	@ (8000f2c <Control_Init+0x84>)
 8000ede:	f04f 0200 	mov.w	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
	dx2 = 0.0f;
 8000ee4:	4b12      	ldr	r3, [pc, #72]	@ (8000f30 <Control_Init+0x88>)
 8000ee6:	f04f 0200 	mov.w	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
	erro = 0.0f;
 8000eec:	4b11      	ldr	r3, [pc, #68]	@ (8000f34 <Control_Init+0x8c>)
 8000eee:	f04f 0200 	mov.w	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]

	control_counter = 0;
 8000ef4:	4b10      	ldr	r3, [pc, #64]	@ (8000f38 <Control_Init+0x90>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
	sample_count = 0;
 8000efa:	4b10      	ldr	r3, [pc, #64]	@ (8000f3c <Control_Init+0x94>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
	r_k = 1.0f; // Valor inicial da referência
 8000f00:	4b0f      	ldr	r3, [pc, #60]	@ (8000f40 <Control_Init+0x98>)
 8000f02:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000f06:	601a      	str	r2, [r3, #0]
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	20000000 	.word	0x20000000
 8000f18:	20000288 	.word	0x20000288
 8000f1c:	20000298 	.word	0x20000298
 8000f20:	2000028c 	.word	0x2000028c
 8000f24:	20000290 	.word	0x20000290
 8000f28:	20000294 	.word	0x20000294
 8000f2c:	2000029c 	.word	0x2000029c
 8000f30:	200002a0 	.word	0x200002a0
 8000f34:	200002a4 	.word	0x200002a4
 8000f38:	200002b4 	.word	0x200002b4
 8000f3c:	200002b0 	.word	0x200002b0
 8000f40:	20000004 	.word	0x20000004

08000f44 <HAL_TIM_PeriodElapsedCallback>:
/**
 * @brief  Callback da interrupção do Timer. Ocorre a cada 100us (10kHz).
 * @note   Esta função contém a lógica de controle em tempo real.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	if (htim->Instance != TIM3)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a94      	ldr	r2, [pc, #592]	@ (80011a4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	f040 8121 	bne.w	800119a <HAL_TIM_PeriodElapsedCallback+0x256>
		return;



	// --- PASSO 1: LEITURA DO SENSOR (y_k) ---
	HAL_ADC_Start(&hadc1);
 8000f58:	4893      	ldr	r0, [pc, #588]	@ (80011a8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8000f5a:	f000 fdcb 	bl	8001af4 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK)
 8000f5e:	2101      	movs	r1, #1
 8000f60:	4891      	ldr	r0, [pc, #580]	@ (80011a8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8000f62:	f000 feae 	bl	8001cc2 <HAL_ADC_PollForConversion>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d117      	bne.n	8000f9c <HAL_TIM_PeriodElapsedCallback+0x58>
	{
		adc_raw_y = HAL_ADC_GetValue(&hadc1);
 8000f6c:	488e      	ldr	r0, [pc, #568]	@ (80011a8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8000f6e:	f000 ff33 	bl	8001dd8 <HAL_ADC_GetValue>
 8000f72:	4603      	mov	r3, r0
 8000f74:	b29a      	uxth	r2, r3
 8000f76:	4b8d      	ldr	r3, [pc, #564]	@ (80011ac <HAL_TIM_PeriodElapsedCallback+0x268>)
 8000f78:	801a      	strh	r2, [r3, #0]
		y_medido = adc_raw_y * (VREF_VOLTS / 4095.0f);
 8000f7a:	4b8c      	ldr	r3, [pc, #560]	@ (80011ac <HAL_TIM_PeriodElapsedCallback+0x268>)
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	ee07 3a90 	vmov	s15, r3
 8000f82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f86:	ed9f 6a8a 	vldr	s12, [pc, #552]	@ 80011b0 <HAL_TIM_PeriodElapsedCallback+0x26c>
 8000f8a:	eddf 6a8a 	vldr	s13, [pc, #552]	@ 80011b4 <HAL_TIM_PeriodElapsedCallback+0x270>
 8000f8e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f96:	4b88      	ldr	r3, [pc, #544]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000f98:	edc3 7a00 	vstr	s15, [r3]
	}
	HAL_ADC_Stop(&hadc1);
 8000f9c:	4882      	ldr	r0, [pc, #520]	@ (80011a8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8000f9e:	f000 fe5d 	bl	8001c5c <HAL_ADC_Stop>

	// --- PASSO 2: DEFINIÇÃO DA REFERÊNCIA (r_k) ---
	// Lógica para alternar a referência
	// Aprox. 200ms (66 * 3ms) para subir e mais 200ms para descer
	if (sample_count == 2000)
 8000fa2:	4b86      	ldr	r3, [pc, #536]	@ (80011bc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000faa:	d108      	bne.n	8000fbe <HAL_TIM_PeriodElapsedCallback+0x7a>
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000fac:	2120      	movs	r1, #32
 8000fae:	4884      	ldr	r0, [pc, #528]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000fb0:	f001 fbfd 	bl	80027ae <HAL_GPIO_TogglePin>
		r_k = 1.5f;
 8000fb4:	4b83      	ldr	r3, [pc, #524]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000fb6:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	e00f      	b.n	8000fde <HAL_TIM_PeriodElapsedCallback+0x9a>
	}
	else if (sample_count >= 4000)
 8000fbe:	4b7f      	ldr	r3, [pc, #508]	@ (80011bc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000fc6:	d30a      	bcc.n	8000fde <HAL_TIM_PeriodElapsedCallback+0x9a>
	{
		r_k = 1.0f;
 8000fc8:	4b7e      	ldr	r3, [pc, #504]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000fca:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000fce:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000fd0:	2120      	movs	r1, #32
 8000fd2:	487b      	ldr	r0, [pc, #492]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000fd4:	f001 fbeb 	bl	80027ae <HAL_GPIO_TogglePin>
		sample_count = 0;
 8000fd8:	4b78      	ldr	r3, [pc, #480]	@ (80011bc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
	}
	sample_count++;
 8000fde:	4b77      	ldr	r3, [pc, #476]	@ (80011bc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	4a75      	ldr	r2, [pc, #468]	@ (80011bc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000fe6:	6013      	str	r3, [r2, #0]

	// --- PASSO 3: CÁLCULO DO CONTROLADOR ---
	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6); // Pino para medir tempo de execução

	// 1. Atualiza o estado do integrador com o erro da iteração ANTERIOR
	x_int += T_SAMPLE * erro;
 8000fe8:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80011c8 <HAL_TIM_PeriodElapsedCallback+0x284>
 8000fec:	4b77      	ldr	r3, [pc, #476]	@ (80011cc <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000fee:	edd3 7a00 	vldr	s15, [r3]
 8000ff2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ff6:	4b76      	ldr	r3, [pc, #472]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000ff8:	edd3 7a00 	vldr	s15, [r3]
 8000ffc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001000:	4b73      	ldr	r3, [pc, #460]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001002:	edc3 7a00 	vstr	s15, [r3]

	// 2. Calcula o erro de rastreamento ATUAL (será usado na próxima iteração)
	erro = r_k - y_medido;
 8001006:	4b6f      	ldr	r3, [pc, #444]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001008:	ed93 7a00 	vldr	s14, [r3]
 800100c:	4b6a      	ldr	r3, [pc, #424]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 800100e:	edd3 7a00 	vldr	s15, [r3]
 8001012:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001016:	4b6d      	ldr	r3, [pc, #436]	@ (80011cc <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001018:	edc3 7a00 	vstr	s15, [r3]

	// 3. Atualiza os estados do observador com as derivadas da iteração ANTERIOR
	x1_obs += T_SAMPLE * dx1;
 800101c:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80011c8 <HAL_TIM_PeriodElapsedCallback+0x284>
 8001020:	4b6c      	ldr	r3, [pc, #432]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001022:	edd3 7a00 	vldr	s15, [r3]
 8001026:	ee27 7a27 	vmul.f32	s14, s14, s15
 800102a:	4b6b      	ldr	r3, [pc, #428]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800102c:	edd3 7a00 	vldr	s15, [r3]
 8001030:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001034:	4b68      	ldr	r3, [pc, #416]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001036:	edc3 7a00 	vstr	s15, [r3]
	x2_obs += T_SAMPLE * dx2;
 800103a:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 80011c8 <HAL_TIM_PeriodElapsedCallback+0x284>
 800103e:	4b67      	ldr	r3, [pc, #412]	@ (80011dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001040:	edd3 7a00 	vldr	s15, [r3]
 8001044:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001048:	4b65      	ldr	r3, [pc, #404]	@ (80011e0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800104a:	edd3 7a00 	vldr	s15, [r3]
 800104e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001052:	4b63      	ldr	r3, [pc, #396]	@ (80011e0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001054:	edc3 7a00 	vstr	s15, [r3]

	// 4. Calcula o erro do observador
	float y_obs = x1_obs;
 8001058:	4b5f      	ldr	r3, [pc, #380]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	613b      	str	r3, [r7, #16]
	float obs_erro = y_medido - y_obs;
 800105e:	4b56      	ldr	r3, [pc, #344]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001060:	ed93 7a00 	vldr	s14, [r3]
 8001064:	edd7 7a04 	vldr	s15, [r7, #16]
 8001068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800106c:	edc7 7a03 	vstr	s15, [r7, #12]

	// 5. Calcula o sinal de controle com os estados ESTIMADOS e o integrador
	g_control_u = -(Kc[0] * x1_obs + Kc[1] * x2_obs) + Ki * x_int;
 8001070:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80011e4 <HAL_TIM_PeriodElapsedCallback+0x2a0>
 8001074:	4b56      	ldr	r3, [pc, #344]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001076:	edd3 7a00 	vldr	s15, [r3]
 800107a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800107e:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 80011e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>
 8001082:	4b55      	ldr	r3, [pc, #340]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001084:	edd3 7a00 	vldr	s15, [r3]
 8001088:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800108c:	ed9f 6a57 	vldr	s12, [pc, #348]	@ 80011ec <HAL_TIM_PeriodElapsedCallback+0x2a8>
 8001090:	4b53      	ldr	r3, [pc, #332]	@ (80011e0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001092:	edd3 7a00 	vldr	s15, [r3]
 8001096:	ee66 7a27 	vmul.f32	s15, s12, s15
 800109a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800109e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010a2:	4b53      	ldr	r3, [pc, #332]	@ (80011f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80010a4:	edc3 7a00 	vstr	s15, [r3]

	// 6. Armazena o controle atual para usar no cálculo das próximas derivadas
	u_prev = g_control_u;
 80010a8:	4b51      	ldr	r3, [pc, #324]	@ (80011f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a51      	ldr	r2, [pc, #324]	@ (80011f4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80010ae:	6013      	str	r3, [r2, #0]

	// 7. Calcula as derivadas dos estados para a PRÓXIMA iteração
	dx1 = A[0] * x1_obs + A[1] * x2_obs + B[0] * u_prev + Ke[0] * obs_erro;
 80010b0:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 80011f8 <HAL_TIM_PeriodElapsedCallback+0x2b4>
 80010b4:	4b48      	ldr	r3, [pc, #288]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80010b6:	edd3 7a00 	vldr	s15, [r3]
 80010ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010be:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80011fc <HAL_TIM_PeriodElapsedCallback+0x2b8>
 80010c2:	4b47      	ldr	r3, [pc, #284]	@ (80011e0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80010c4:	edd3 7a00 	vldr	s15, [r3]
 80010c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010d0:	eddf 6a49 	vldr	s13, [pc, #292]	@ 80011f8 <HAL_TIM_PeriodElapsedCallback+0x2b4>
 80010d4:	4b47      	ldr	r3, [pc, #284]	@ (80011f4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80010d6:	edd3 7a00 	vldr	s15, [r3]
 80010da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010e2:	eddf 6a47 	vldr	s13, [pc, #284]	@ 8001200 <HAL_TIM_PeriodElapsedCallback+0x2bc>
 80010e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f2:	4b38      	ldr	r3, [pc, #224]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80010f4:	edc3 7a00 	vstr	s15, [r3]
	dx2 = A[2] * x1_obs + A[3] * x2_obs + B[1] * u_prev + Ke[1] * obs_erro;
 80010f8:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001204 <HAL_TIM_PeriodElapsedCallback+0x2c0>
 80010fc:	4b36      	ldr	r3, [pc, #216]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80010fe:	edd3 7a00 	vldr	s15, [r3]
 8001102:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001106:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8001208 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 800110a:	4b35      	ldr	r3, [pc, #212]	@ (80011e0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800110c:	edd3 7a00 	vldr	s15, [r3]
 8001110:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001114:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001118:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 800120c <HAL_TIM_PeriodElapsedCallback+0x2c8>
 800111c:	4b35      	ldr	r3, [pc, #212]	@ (80011f4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800111e:	edd3 7a00 	vldr	s15, [r3]
 8001122:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001126:	ee37 7a27 	vadd.f32	s14, s14, s15
 800112a:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8001210 <HAL_TIM_PeriodElapsedCallback+0x2cc>
 800112e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001132:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001136:	ee77 7a27 	vadd.f32	s15, s14, s15
 800113a:	4b28      	ldr	r3, [pc, #160]	@ (80011dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 800113c:	edc3 7a00 	vstr	s15, [r3]

	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6); // Finaliza medição de tempo

	// --- PASSO 4: APLICAÇÃO DO SINAL DE CONTROLE ---
	float u_mapped = g_control_u;
 8001140:	4b2b      	ldr	r3, [pc, #172]	@ (80011f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	617b      	str	r3, [r7, #20]

	// 8. Saturação do sinal de controle
	if (u_mapped > VREF_VOLTS)
 8001146:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80011b0 <HAL_TIM_PeriodElapsedCallback+0x26c>
 800114a:	edd7 7a05 	vldr	s15, [r7, #20]
 800114e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001156:	dd01      	ble.n	800115c <HAL_TIM_PeriodElapsedCallback+0x218>
	{
		u_mapped = VREF_VOLTS;
 8001158:	4b2e      	ldr	r3, [pc, #184]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800115a:	617b      	str	r3, [r7, #20]
	}
	if (u_mapped < 0.0f)
 800115c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001160:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001168:	d502      	bpl.n	8001170 <HAL_TIM_PeriodElapsedCallback+0x22c>
	{
		u_mapped = 0.0f;
 800116a:	f04f 0300 	mov.w	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
	}

	// 9. Mapeia a tensão (0-3.3V) para o duty cycle do PWM (0-100)
	pwm_duty = (int32_t) ((u_mapped / VREF_VOLTS) * 100);
 8001170:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80011b0 <HAL_TIM_PeriodElapsedCallback+0x26c>
 8001174:	ed97 7a05 	vldr	s14, [r7, #20]
 8001178:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800117c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001218 <HAL_TIM_PeriodElapsedCallback+0x2d4>
 8001180:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001184:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001188:	ee17 2a90 	vmov	r2, s15
 800118c:	4b23      	ldr	r3, [pc, #140]	@ (800121c <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800118e:	601a      	str	r2, [r3, #0]

	// 10. Atualiza o duty cycle do PWM
	TIM3->CCR2 = pwm_duty;
 8001190:	4b22      	ldr	r3, [pc, #136]	@ (800121c <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	4b03      	ldr	r3, [pc, #12]	@ (80011a4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001196:	639a      	str	r2, [r3, #56]	@ 0x38
 8001198:	e000      	b.n	800119c <HAL_TIM_PeriodElapsedCallback+0x258>
		return;
 800119a:	bf00      	nop
}
 800119c:	3718      	adds	r7, #24
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40000400 	.word	0x40000400
 80011a8:	200001f8 	.word	0x200001f8
 80011ac:	200002a8 	.word	0x200002a8
 80011b0:	40533333 	.word	0x40533333
 80011b4:	457ff000 	.word	0x457ff000
 80011b8:	200002ac 	.word	0x200002ac
 80011bc:	200002b0 	.word	0x200002b0
 80011c0:	40020000 	.word	0x40020000
 80011c4:	20000004 	.word	0x20000004
 80011c8:	38d1b717 	.word	0x38d1b717
 80011cc:	200002a4 	.word	0x200002a4
 80011d0:	20000294 	.word	0x20000294
 80011d4:	2000029c 	.word	0x2000029c
 80011d8:	2000028c 	.word	0x2000028c
 80011dc:	200002a0 	.word	0x200002a0
 80011e0:	20000290 	.word	0x20000290
 80011e4:	460d554f 	.word	0x460d554f
 80011e8:	421e95ea 	.word	0x421e95ea
 80011ec:	49b78aba 	.word	0x49b78aba
 80011f0:	20000288 	.word	0x20000288
 80011f4:	20000298 	.word	0x20000298
 80011f8:	00000000 	.word	0x00000000
 80011fc:	4b189680 	.word	0x4b189680
 8001200:	431330a4 	.word	0x431330a4
 8001204:	bae8cc07 	.word	0xbae8cc07
 8001208:	c2e3570a 	.word	0xc2e3570a
 800120c:	3ae8cc07 	.word	0x3ae8cc07
 8001210:	3b3f3535 	.word	0x3b3f3535
 8001214:	40533333 	.word	0x40533333
 8001218:	42c80000 	.word	0x42c80000
 800121c:	200002b8 	.word	0x200002b8

08001220 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001224:	f000 fb8c 	bl	8001940 <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001228:	f000 f81a 	bl	8001260 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800122c:	f000 f948 	bl	80014c0 <MX_GPIO_Init>
	MX_TIM3_Init();
 8001230:	f000 f8d0 	bl	80013d4 <MX_TIM3_Init>
	MX_ADC1_Init();
 8001234:	f000 f87c 	bl	8001330 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */

	// Inicializa as variáveis do controlador
	Control_Init();
 8001238:	f7ff fe36 	bl	8000ea8 <Control_Init>

	// Inicia o PWM e o Timer que dispara a interrupção de controle
	HAL_TIM_Base_Start_IT(&htim3);
 800123c:	4806      	ldr	r0, [pc, #24]	@ (8001258 <main+0x38>)
 800123e:	f001 ff45 	bl	80030cc <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001242:	2104      	movs	r1, #4
 8001244:	4804      	ldr	r0, [pc, #16]	@ (8001258 <main+0x38>)
 8001246:	f001 fffd 	bl	8003244 <HAL_TIM_PWM_Start>
	HAL_ADC_Start(&hadc1); // Inicia o ADC
 800124a:	4804      	ldr	r0, [pc, #16]	@ (800125c <main+0x3c>)
 800124c:	f000 fc52 	bl	8001af4 <HAL_ADC_Start>
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		// O loop principal pode ser usado para tarefas de baixa prioridade.
		// A lógica de controle está na interrupção do TIM3.
		HAL_Delay(100);
 8001250:	2064      	movs	r0, #100	@ 0x64
 8001252:	f000 fbe7 	bl	8001a24 <HAL_Delay>
 8001256:	e7fb      	b.n	8001250 <main+0x30>
 8001258:	20000240 	.word	0x20000240
 800125c:	200001f8 	.word	0x200001f8

08001260 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b094      	sub	sp, #80	@ 0x50
 8001264:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001266:	f107 0320 	add.w	r3, r7, #32
 800126a:	2230      	movs	r2, #48	@ 0x30
 800126c:	2100      	movs	r1, #0
 800126e:	4618      	mov	r0, r3
 8001270:	f003 fbf1 	bl	8004a56 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001274:	f107 030c 	add.w	r3, r7, #12
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001284:	2300      	movs	r3, #0
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	4b27      	ldr	r3, [pc, #156]	@ (8001328 <SystemClock_Config+0xc8>)
 800128a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128c:	4a26      	ldr	r2, [pc, #152]	@ (8001328 <SystemClock_Config+0xc8>)
 800128e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001292:	6413      	str	r3, [r2, #64]	@ 0x40
 8001294:	4b24      	ldr	r3, [pc, #144]	@ (8001328 <SystemClock_Config+0xc8>)
 8001296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800129c:	60bb      	str	r3, [r7, #8]
 800129e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012a0:	2300      	movs	r3, #0
 80012a2:	607b      	str	r3, [r7, #4]
 80012a4:	4b21      	ldr	r3, [pc, #132]	@ (800132c <SystemClock_Config+0xcc>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a20      	ldr	r2, [pc, #128]	@ (800132c <SystemClock_Config+0xcc>)
 80012aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	4b1e      	ldr	r3, [pc, #120]	@ (800132c <SystemClock_Config+0xcc>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012b8:	607b      	str	r3, [r7, #4]
 80012ba:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012bc:	2302      	movs	r3, #2
 80012be:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c0:	2301      	movs	r3, #1
 80012c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012c4:	2310      	movs	r3, #16
 80012c6:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c8:	2302      	movs	r3, #2
 80012ca:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012cc:	2300      	movs	r3, #0
 80012ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80012d0:	2308      	movs	r3, #8
 80012d2:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 96;
 80012d4:	2360      	movs	r3, #96	@ 0x60
 80012d6:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012d8:	2302      	movs	r3, #2
 80012da:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80012dc:	2304      	movs	r3, #4
 80012de:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e0:	f107 0320 	add.w	r3, r7, #32
 80012e4:	4618      	mov	r0, r3
 80012e6:	f001 fa7d 	bl	80027e4 <HAL_RCC_OscConfig>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <SystemClock_Config+0x94>
	{
		Error_Handler();
 80012f0:	f000 f918 	bl	8001524 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80012f4:	230f      	movs	r3, #15
 80012f6:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012f8:	2302      	movs	r3, #2
 80012fa:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001300:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001304:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800130a:	f107 030c 	add.w	r3, r7, #12
 800130e:	2103      	movs	r1, #3
 8001310:	4618      	mov	r0, r3
 8001312:	f001 fcdf 	bl	8002cd4 <HAL_RCC_ClockConfig>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <SystemClock_Config+0xc0>
	{
		Error_Handler();
 800131c:	f000 f902 	bl	8001524 <Error_Handler>
	}
}
 8001320:	bf00      	nop
 8001322:	3750      	adds	r7, #80	@ 0x50
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40023800 	.word	0x40023800
 800132c:	40007000 	.word	0x40007000

08001330 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */
	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 8001336:	463b      	mov	r3, r7
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */
	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001342:	4b21      	ldr	r3, [pc, #132]	@ (80013c8 <MX_ADC1_Init+0x98>)
 8001344:	4a21      	ldr	r2, [pc, #132]	@ (80013cc <MX_ADC1_Init+0x9c>)
 8001346:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001348:	4b1f      	ldr	r3, [pc, #124]	@ (80013c8 <MX_ADC1_Init+0x98>)
 800134a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800134e:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001350:	4b1d      	ldr	r3, [pc, #116]	@ (80013c8 <MX_ADC1_Init+0x98>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 8001356:	4b1c      	ldr	r3, [pc, #112]	@ (80013c8 <MX_ADC1_Init+0x98>)
 8001358:	2200      	movs	r2, #0
 800135a:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 800135c:	4b1a      	ldr	r3, [pc, #104]	@ (80013c8 <MX_ADC1_Init+0x98>)
 800135e:	2201      	movs	r2, #1
 8001360:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001362:	4b19      	ldr	r3, [pc, #100]	@ (80013c8 <MX_ADC1_Init+0x98>)
 8001364:	2200      	movs	r2, #0
 8001366:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800136a:	4b17      	ldr	r3, [pc, #92]	@ (80013c8 <MX_ADC1_Init+0x98>)
 800136c:	2200      	movs	r2, #0
 800136e:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001370:	4b15      	ldr	r3, [pc, #84]	@ (80013c8 <MX_ADC1_Init+0x98>)
 8001372:	4a17      	ldr	r2, [pc, #92]	@ (80013d0 <MX_ADC1_Init+0xa0>)
 8001374:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001376:	4b14      	ldr	r3, [pc, #80]	@ (80013c8 <MX_ADC1_Init+0x98>)
 8001378:	2200      	movs	r2, #0
 800137a:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 800137c:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <MX_ADC1_Init+0x98>)
 800137e:	2201      	movs	r2, #1
 8001380:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001382:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <MX_ADC1_Init+0x98>)
 8001384:	2200      	movs	r2, #0
 8001386:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800138a:	4b0f      	ldr	r3, [pc, #60]	@ (80013c8 <MX_ADC1_Init+0x98>)
 800138c:	2201      	movs	r2, #1
 800138e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001390:	480d      	ldr	r0, [pc, #52]	@ (80013c8 <MX_ADC1_Init+0x98>)
 8001392:	f000 fb6b 	bl	8001a6c <HAL_ADC_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 800139c:	f000 f8c2 	bl	8001524 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80013a4:	2301      	movs	r3, #1
 80013a6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80013a8:	2301      	movs	r3, #1
 80013aa:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013ac:	463b      	mov	r3, r7
 80013ae:	4619      	mov	r1, r3
 80013b0:	4805      	ldr	r0, [pc, #20]	@ (80013c8 <MX_ADC1_Init+0x98>)
 80013b2:	f000 fd1f 	bl	8001df4 <HAL_ADC_ConfigChannel>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 80013bc:	f000 f8b2 	bl	8001524 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */
	/* USER CODE END ADC1_Init 2 */

}
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	200001f8 	.word	0x200001f8
 80013cc:	40012000 	.word	0x40012000
 80013d0:	0f000001 	.word	0x0f000001

080013d4 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08e      	sub	sp, #56	@ 0x38
 80013d8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */
	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 80013da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]
 80013e6:	60da      	str	r2, [r3, #12]
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 80013e8:	f107 0320 	add.w	r3, r7, #32
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 80013f2:	1d3b      	adds	r3, r7, #4
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
 8001400:	615a      	str	r2, [r3, #20]
 8001402:	619a      	str	r2, [r3, #24]
	{ 0 };

	/* USER CODE BEGIN TIM3_Init 1 */
	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001404:	4b2c      	ldr	r3, [pc, #176]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 8001406:	4a2d      	ldr	r2, [pc, #180]	@ (80014bc <MX_TIM3_Init+0xe8>)
 8001408:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 96 - 1;
 800140a:	4b2b      	ldr	r3, [pc, #172]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 800140c:	225f      	movs	r2, #95	@ 0x5f
 800140e:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001410:	4b29      	ldr	r3, [pc, #164]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 100 - 1;
 8001416:	4b28      	ldr	r3, [pc, #160]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 8001418:	2263      	movs	r2, #99	@ 0x63
 800141a:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800141c:	4b26      	ldr	r3, [pc, #152]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 800141e:	2200      	movs	r2, #0
 8001420:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001422:	4b25      	ldr	r3, [pc, #148]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 8001424:	2280      	movs	r2, #128	@ 0x80
 8001426:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001428:	4823      	ldr	r0, [pc, #140]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 800142a:	f001 fdff 	bl	800302c <HAL_TIM_Base_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM3_Init+0x64>
	{
		Error_Handler();
 8001434:	f000 f876 	bl	8001524 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001438:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800143c:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800143e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001442:	4619      	mov	r1, r3
 8001444:	481c      	ldr	r0, [pc, #112]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 8001446:	f002 f95f 	bl	8003708 <HAL_TIM_ConfigClockSource>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM3_Init+0x80>
	{
		Error_Handler();
 8001450:	f000 f868 	bl	8001524 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001454:	4818      	ldr	r0, [pc, #96]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 8001456:	f001 fe9b 	bl	8003190 <HAL_TIM_PWM_Init>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_TIM3_Init+0x90>
	{
		Error_Handler();
 8001460:	f000 f860 	bl	8001524 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001464:	2300      	movs	r3, #0
 8001466:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001468:	2300      	movs	r3, #0
 800146a:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800146c:	f107 0320 	add.w	r3, r7, #32
 8001470:	4619      	mov	r1, r3
 8001472:	4811      	ldr	r0, [pc, #68]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 8001474:	f002 fd10 	bl	8003e98 <HAL_TIMEx_MasterConfigSynchronization>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_TIM3_Init+0xae>
	{
		Error_Handler();
 800147e:	f000 f851 	bl	8001524 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001482:	2360      	movs	r3, #96	@ 0x60
 8001484:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0; // Inicia com 0% de duty cycle
 8001486:	2300      	movs	r3, #0
 8001488:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800148a:	2300      	movs	r3, #0
 800148c:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800148e:	2300      	movs	r3, #0
 8001490:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001492:	1d3b      	adds	r3, r7, #4
 8001494:	2204      	movs	r2, #4
 8001496:	4619      	mov	r1, r3
 8001498:	4807      	ldr	r0, [pc, #28]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 800149a:	f002 f873 	bl	8003584 <HAL_TIM_PWM_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM3_Init+0xd4>
	{
		Error_Handler();
 80014a4:	f000 f83e 	bl	8001524 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */
	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80014a8:	4803      	ldr	r0, [pc, #12]	@ (80014b8 <MX_TIM3_Init+0xe4>)
 80014aa:	f000 f8d3 	bl	8001654 <HAL_TIM_MspPostInit>

}
 80014ae:	bf00      	nop
 80014b0:	3738      	adds	r7, #56	@ 0x38
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000240 	.word	0x20000240
 80014bc:	40000400 	.word	0x40000400

080014c0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80014c6:	1d3b      	adds	r3, r7, #4
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
 80014d2:	611a      	str	r2, [r3, #16]
	{ 0 };
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014d4:	2300      	movs	r3, #0
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	4b10      	ldr	r3, [pc, #64]	@ (800151c <MX_GPIO_Init+0x5c>)
 80014da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014dc:	4a0f      	ldr	r2, [pc, #60]	@ (800151c <MX_GPIO_Init+0x5c>)
 80014de:	f043 0301 	orr.w	r3, r3, #1
 80014e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e4:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <MX_GPIO_Init+0x5c>)
 80014e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	603b      	str	r3, [r7, #0]
 80014ee:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1 | GPIO_PIN_5 | GPIO_PIN_6,
 80014f0:	2200      	movs	r2, #0
 80014f2:	2162      	movs	r1, #98	@ 0x62
 80014f4:	480a      	ldr	r0, [pc, #40]	@ (8001520 <MX_GPIO_Init+0x60>)
 80014f6:	f001 f941 	bl	800277c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PA1 PA5 PA6 */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_5 | GPIO_PIN_6;
 80014fa:	2362      	movs	r3, #98	@ 0x62
 80014fc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fe:	2301      	movs	r3, #1
 8001500:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001506:	2300      	movs	r3, #0
 8001508:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	4619      	mov	r1, r3
 800150e:	4804      	ldr	r0, [pc, #16]	@ (8001520 <MX_GPIO_Init+0x60>)
 8001510:	f000 ffb0 	bl	8002474 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001514:	bf00      	nop
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40023800 	.word	0x40023800
 8001520:	40020000 	.word	0x40020000

08001524 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	while (1)
 8001528:	bf00      	nop
 800152a:	e7fd      	b.n	8001528 <Error_Handler+0x4>

0800152c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	4b10      	ldr	r3, [pc, #64]	@ (8001578 <HAL_MspInit+0x4c>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153a:	4a0f      	ldr	r2, [pc, #60]	@ (8001578 <HAL_MspInit+0x4c>)
 800153c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001540:	6453      	str	r3, [r2, #68]	@ 0x44
 8001542:	4b0d      	ldr	r3, [pc, #52]	@ (8001578 <HAL_MspInit+0x4c>)
 8001544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001546:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	603b      	str	r3, [r7, #0]
 8001552:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <HAL_MspInit+0x4c>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001556:	4a08      	ldr	r2, [pc, #32]	@ (8001578 <HAL_MspInit+0x4c>)
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800155c:	6413      	str	r3, [r2, #64]	@ 0x40
 800155e:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <HAL_MspInit+0x4c>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800156a:	bf00      	nop
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800

0800157c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	@ 0x28
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a17      	ldr	r2, [pc, #92]	@ (80015f8 <HAL_ADC_MspInit+0x7c>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d127      	bne.n	80015ee <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]
 80015a2:	4b16      	ldr	r3, [pc, #88]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a6:	4a15      	ldr	r2, [pc, #84]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ae:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	4b0f      	ldr	r3, [pc, #60]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	4a0e      	ldr	r2, [pc, #56]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015c4:	f043 0301 	orr.w	r3, r3, #1
 80015c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ca:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015d6:	2301      	movs	r3, #1
 80015d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015da:	2303      	movs	r3, #3
 80015dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f107 0314 	add.w	r3, r7, #20
 80015e6:	4619      	mov	r1, r3
 80015e8:	4805      	ldr	r0, [pc, #20]	@ (8001600 <HAL_ADC_MspInit+0x84>)
 80015ea:	f000 ff43 	bl	8002474 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80015ee:	bf00      	nop
 80015f0:	3728      	adds	r7, #40	@ 0x28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40012000 	.word	0x40012000
 80015fc:	40023800 	.word	0x40023800
 8001600:	40020000 	.word	0x40020000

08001604 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a0e      	ldr	r2, [pc, #56]	@ (800164c <HAL_TIM_Base_MspInit+0x48>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d115      	bne.n	8001642 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	4b0d      	ldr	r3, [pc, #52]	@ (8001650 <HAL_TIM_Base_MspInit+0x4c>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161e:	4a0c      	ldr	r2, [pc, #48]	@ (8001650 <HAL_TIM_Base_MspInit+0x4c>)
 8001620:	f043 0302 	orr.w	r3, r3, #2
 8001624:	6413      	str	r3, [r2, #64]	@ 0x40
 8001626:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <HAL_TIM_Base_MspInit+0x4c>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2100      	movs	r1, #0
 8001636:	201d      	movs	r0, #29
 8001638:	f000 fee5 	bl	8002406 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800163c:	201d      	movs	r0, #29
 800163e:	f000 fefe 	bl	800243e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40000400 	.word	0x40000400
 8001650:	40023800 	.word	0x40023800

08001654 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b088      	sub	sp, #32
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 030c 	add.w	r3, r7, #12
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a12      	ldr	r2, [pc, #72]	@ (80016bc <HAL_TIM_MspPostInit+0x68>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d11d      	bne.n	80016b2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <HAL_TIM_MspPostInit+0x6c>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	4a10      	ldr	r2, [pc, #64]	@ (80016c0 <HAL_TIM_MspPostInit+0x6c>)
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	6313      	str	r3, [r2, #48]	@ 0x30
 8001686:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <HAL_TIM_MspPostInit+0x6c>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001692:	2380      	movs	r3, #128	@ 0x80
 8001694:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016a2:	2302      	movs	r3, #2
 80016a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a6:	f107 030c 	add.w	r3, r7, #12
 80016aa:	4619      	mov	r1, r3
 80016ac:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <HAL_TIM_MspPostInit+0x70>)
 80016ae:	f000 fee1 	bl	8002474 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80016b2:	bf00      	nop
 80016b4:	3720      	adds	r7, #32
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40000400 	.word	0x40000400
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020000 	.word	0x40020000

080016c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <NMI_Handler+0x4>

080016d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d4:	bf00      	nop
 80016d6:	e7fd      	b.n	80016d4 <HardFault_Handler+0x4>

080016d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <MemManage_Handler+0x4>

080016e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e4:	bf00      	nop
 80016e6:	e7fd      	b.n	80016e4 <BusFault_Handler+0x4>

080016e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <UsageFault_Handler+0x4>

080016f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr

080016fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800171e:	f000 f961 	bl	80019e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800172c:	4802      	ldr	r0, [pc, #8]	@ (8001738 <TIM3_IRQHandler+0x10>)
 800172e:	f001 fe39 	bl	80033a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000240 	.word	0x20000240

0800173c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  return 1;
 8001740:	2301      	movs	r3, #1
}
 8001742:	4618      	mov	r0, r3
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <_kill>:

int _kill(int pid, int sig)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001756:	f003 f9d1 	bl	8004afc <__errno>
 800175a:	4603      	mov	r3, r0
 800175c:	2216      	movs	r2, #22
 800175e:	601a      	str	r2, [r3, #0]
  return -1;
 8001760:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001764:	4618      	mov	r0, r3
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <_exit>:

void _exit (int status)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001774:	f04f 31ff 	mov.w	r1, #4294967295
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff ffe7 	bl	800174c <_kill>
  while (1) {}    /* Make sure we hang here */
 800177e:	bf00      	nop
 8001780:	e7fd      	b.n	800177e <_exit+0x12>

08001782 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b086      	sub	sp, #24
 8001786:	af00      	add	r7, sp, #0
 8001788:	60f8      	str	r0, [r7, #12]
 800178a:	60b9      	str	r1, [r7, #8]
 800178c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800178e:	2300      	movs	r3, #0
 8001790:	617b      	str	r3, [r7, #20]
 8001792:	e00a      	b.n	80017aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001794:	f3af 8000 	nop.w
 8001798:	4601      	mov	r1, r0
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	1c5a      	adds	r2, r3, #1
 800179e:	60ba      	str	r2, [r7, #8]
 80017a0:	b2ca      	uxtb	r2, r1
 80017a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	3301      	adds	r3, #1
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	697a      	ldr	r2, [r7, #20]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	dbf0      	blt.n	8001794 <_read+0x12>
  }

  return len;
 80017b2:	687b      	ldr	r3, [r7, #4]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c8:	2300      	movs	r3, #0
 80017ca:	617b      	str	r3, [r7, #20]
 80017cc:	e009      	b.n	80017e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	1c5a      	adds	r2, r3, #1
 80017d2:	60ba      	str	r2, [r7, #8]
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	3301      	adds	r3, #1
 80017e0:	617b      	str	r3, [r7, #20]
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	dbf1      	blt.n	80017ce <_write+0x12>
  }
  return len;
 80017ea:	687b      	ldr	r3, [r7, #4]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <_close>:

int _close(int file)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001800:	4618      	mov	r0, r3
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800181c:	605a      	str	r2, [r3, #4]
  return 0;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <_isatty>:

int _isatty(int file)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001834:	2301      	movs	r3, #1
}
 8001836:	4618      	mov	r0, r3
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001842:	b480      	push	{r7}
 8001844:	b085      	sub	sp, #20
 8001846:	af00      	add	r7, sp, #0
 8001848:	60f8      	str	r0, [r7, #12]
 800184a:	60b9      	str	r1, [r7, #8]
 800184c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800184e:	2300      	movs	r3, #0
}
 8001850:	4618      	mov	r0, r3
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001864:	4a14      	ldr	r2, [pc, #80]	@ (80018b8 <_sbrk+0x5c>)
 8001866:	4b15      	ldr	r3, [pc, #84]	@ (80018bc <_sbrk+0x60>)
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001870:	4b13      	ldr	r3, [pc, #76]	@ (80018c0 <_sbrk+0x64>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d102      	bne.n	800187e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001878:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <_sbrk+0x64>)
 800187a:	4a12      	ldr	r2, [pc, #72]	@ (80018c4 <_sbrk+0x68>)
 800187c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800187e:	4b10      	ldr	r3, [pc, #64]	@ (80018c0 <_sbrk+0x64>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4413      	add	r3, r2
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	429a      	cmp	r2, r3
 800188a:	d207      	bcs.n	800189c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800188c:	f003 f936 	bl	8004afc <__errno>
 8001890:	4603      	mov	r3, r0
 8001892:	220c      	movs	r2, #12
 8001894:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001896:	f04f 33ff 	mov.w	r3, #4294967295
 800189a:	e009      	b.n	80018b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800189c:	4b08      	ldr	r3, [pc, #32]	@ (80018c0 <_sbrk+0x64>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018a2:	4b07      	ldr	r3, [pc, #28]	@ (80018c0 <_sbrk+0x64>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4413      	add	r3, r2
 80018aa:	4a05      	ldr	r2, [pc, #20]	@ (80018c0 <_sbrk+0x64>)
 80018ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ae:	68fb      	ldr	r3, [r7, #12]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3718      	adds	r7, #24
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20020000 	.word	0x20020000
 80018bc:	00000500 	.word	0x00000500
 80018c0:	200002bc 	.word	0x200002bc
 80018c4:	20000410 	.word	0x20000410

080018c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018cc:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <SystemInit+0x20>)
 80018ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018d2:	4a05      	ldr	r2, [pc, #20]	@ (80018e8 <SystemInit+0x20>)
 80018d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	e000ed00 	.word	0xe000ed00

080018ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001924 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018f0:	f7ff ffea 	bl	80018c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018f4:	480c      	ldr	r0, [pc, #48]	@ (8001928 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018f6:	490d      	ldr	r1, [pc, #52]	@ (800192c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001930 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018fc:	e002      	b.n	8001904 <LoopCopyDataInit>

080018fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001900:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001902:	3304      	adds	r3, #4

08001904 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001904:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001906:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001908:	d3f9      	bcc.n	80018fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190a:	4a0a      	ldr	r2, [pc, #40]	@ (8001934 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800190c:	4c0a      	ldr	r4, [pc, #40]	@ (8001938 <LoopFillZerobss+0x22>)
  movs r3, #0
 800190e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001910:	e001      	b.n	8001916 <LoopFillZerobss>

08001912 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001912:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001914:	3204      	adds	r2, #4

08001916 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001916:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001918:	d3fb      	bcc.n	8001912 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800191a:	f003 f8f5 	bl	8004b08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800191e:	f7ff fc7f 	bl	8001220 <main>
  bx  lr    
 8001922:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001924:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001928:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800192c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001930:	08006c40 	.word	0x08006c40
  ldr r2, =_sbss
 8001934:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001938:	20000410 	.word	0x20000410

0800193c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800193c:	e7fe      	b.n	800193c <ADC_IRQHandler>
	...

08001940 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001944:	4b0e      	ldr	r3, [pc, #56]	@ (8001980 <HAL_Init+0x40>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a0d      	ldr	r2, [pc, #52]	@ (8001980 <HAL_Init+0x40>)
 800194a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800194e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001950:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <HAL_Init+0x40>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a0a      	ldr	r2, [pc, #40]	@ (8001980 <HAL_Init+0x40>)
 8001956:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800195a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800195c:	4b08      	ldr	r3, [pc, #32]	@ (8001980 <HAL_Init+0x40>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a07      	ldr	r2, [pc, #28]	@ (8001980 <HAL_Init+0x40>)
 8001962:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001966:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001968:	2003      	movs	r0, #3
 800196a:	f000 fd41 	bl	80023f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800196e:	200f      	movs	r0, #15
 8001970:	f000 f808 	bl	8001984 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001974:	f7ff fdda 	bl	800152c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001978:	2300      	movs	r3, #0
}
 800197a:	4618      	mov	r0, r3
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40023c00 	.word	0x40023c00

08001984 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800198c:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <HAL_InitTick+0x54>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <HAL_InitTick+0x58>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	4619      	mov	r1, r3
 8001996:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800199a:	fbb3 f3f1 	udiv	r3, r3, r1
 800199e:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a2:	4618      	mov	r0, r3
 80019a4:	f000 fd59 	bl	800245a <HAL_SYSTICK_Config>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e00e      	b.n	80019d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b0f      	cmp	r3, #15
 80019b6:	d80a      	bhi.n	80019ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019b8:	2200      	movs	r2, #0
 80019ba:	6879      	ldr	r1, [r7, #4]
 80019bc:	f04f 30ff 	mov.w	r0, #4294967295
 80019c0:	f000 fd21 	bl	8002406 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019c4:	4a06      	ldr	r2, [pc, #24]	@ (80019e0 <HAL_InitTick+0x5c>)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ca:	2300      	movs	r3, #0
 80019cc:	e000      	b.n	80019d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20000008 	.word	0x20000008
 80019dc:	20000010 	.word	0x20000010
 80019e0:	2000000c 	.word	0x2000000c

080019e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019e8:	4b06      	ldr	r3, [pc, #24]	@ (8001a04 <HAL_IncTick+0x20>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	461a      	mov	r2, r3
 80019ee:	4b06      	ldr	r3, [pc, #24]	@ (8001a08 <HAL_IncTick+0x24>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4413      	add	r3, r2
 80019f4:	4a04      	ldr	r2, [pc, #16]	@ (8001a08 <HAL_IncTick+0x24>)
 80019f6:	6013      	str	r3, [r2, #0]
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	20000010 	.word	0x20000010
 8001a08:	200002c0 	.word	0x200002c0

08001a0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a10:	4b03      	ldr	r3, [pc, #12]	@ (8001a20 <HAL_GetTick+0x14>)
 8001a12:	681b      	ldr	r3, [r3, #0]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	200002c0 	.word	0x200002c0

08001a24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a2c:	f7ff ffee 	bl	8001a0c <HAL_GetTick>
 8001a30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a3c:	d005      	beq.n	8001a4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a68 <HAL_Delay+0x44>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	461a      	mov	r2, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4413      	add	r3, r2
 8001a48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a4a:	bf00      	nop
 8001a4c:	f7ff ffde 	bl	8001a0c <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d8f7      	bhi.n	8001a4c <HAL_Delay+0x28>
  {
  }
}
 8001a5c:	bf00      	nop
 8001a5e:	bf00      	nop
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000010 	.word	0x20000010

08001a6c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a74:	2300      	movs	r3, #0
 8001a76:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e033      	b.n	8001aea <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d109      	bne.n	8001a9e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7ff fd76 	bl	800157c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa2:	f003 0310 	and.w	r3, r3, #16
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d118      	bne.n	8001adc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ab2:	f023 0302 	bic.w	r3, r3, #2
 8001ab6:	f043 0202 	orr.w	r2, r3, #2
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 faca 	bl	8002058 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ace:	f023 0303 	bic.w	r3, r3, #3
 8001ad2:	f043 0201 	orr.w	r2, r3, #1
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ada:	e001      	b.n	8001ae0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001afc:	2300      	movs	r3, #0
 8001afe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d101      	bne.n	8001b0e <HAL_ADC_Start+0x1a>
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	e097      	b.n	8001c3e <HAL_ADC_Start+0x14a>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2201      	movs	r2, #1
 8001b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d018      	beq.n	8001b56 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	689a      	ldr	r2, [r3, #8]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f042 0201 	orr.w	r2, r2, #1
 8001b32:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b34:	4b45      	ldr	r3, [pc, #276]	@ (8001c4c <HAL_ADC_Start+0x158>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a45      	ldr	r2, [pc, #276]	@ (8001c50 <HAL_ADC_Start+0x15c>)
 8001b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b3e:	0c9a      	lsrs	r2, r3, #18
 8001b40:	4613      	mov	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	4413      	add	r3, r2
 8001b46:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b48:	e002      	b.n	8001b50 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	3b01      	subs	r3, #1
 8001b4e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f9      	bne.n	8001b4a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d15f      	bne.n	8001c24 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b68:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b6c:	f023 0301 	bic.w	r3, r3, #1
 8001b70:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d007      	beq.n	8001b96 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b8e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ba2:	d106      	bne.n	8001bb2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba8:	f023 0206 	bic.w	r2, r3, #6
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	645a      	str	r2, [r3, #68]	@ 0x44
 8001bb0:	e002      	b.n	8001bb8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bc0:	4b24      	ldr	r3, [pc, #144]	@ (8001c54 <HAL_ADC_Start+0x160>)
 8001bc2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001bcc:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f003 031f 	and.w	r3, r3, #31
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10f      	bne.n	8001bfa <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d129      	bne.n	8001c3c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	e020      	b.n	8001c3c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a16      	ldr	r2, [pc, #88]	@ (8001c58 <HAL_ADC_Start+0x164>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d11b      	bne.n	8001c3c <HAL_ADC_Start+0x148>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d114      	bne.n	8001c3c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c20:	609a      	str	r2, [r3, #8]
 8001c22:	e00b      	b.n	8001c3c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	f043 0210 	orr.w	r2, r3, #16
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c34:	f043 0201 	orr.w	r2, r3, #1
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	20000008 	.word	0x20000008
 8001c50:	431bde83 	.word	0x431bde83
 8001c54:	40012300 	.word	0x40012300
 8001c58:	40012000 	.word	0x40012000

08001c5c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d101      	bne.n	8001c72 <HAL_ADC_Stop+0x16>
 8001c6e:	2302      	movs	r3, #2
 8001c70:	e021      	b.n	8001cb6 <HAL_ADC_Stop+0x5a>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2201      	movs	r2, #1
 8001c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f022 0201 	bic.w	r2, r2, #1
 8001c88:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f003 0301 	and.w	r3, r3, #1
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d109      	bne.n	8001cac <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ca0:	f023 0301 	bic.w	r3, r3, #1
 8001ca4:	f043 0201 	orr.w	r2, r3, #1
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b084      	sub	sp, #16
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
 8001cca:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cde:	d113      	bne.n	8001d08 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001cea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001cee:	d10b      	bne.n	8001d08 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf4:	f043 0220 	orr.w	r2, r3, #32
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e063      	b.n	8001dd0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d08:	f7ff fe80 	bl	8001a0c <HAL_GetTick>
 8001d0c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d0e:	e021      	b.n	8001d54 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d16:	d01d      	beq.n	8001d54 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d007      	beq.n	8001d2e <HAL_ADC_PollForConversion+0x6c>
 8001d1e:	f7ff fe75 	bl	8001a0c <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	683a      	ldr	r2, [r7, #0]
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d212      	bcs.n	8001d54 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d00b      	beq.n	8001d54 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d40:	f043 0204 	orr.w	r2, r3, #4
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e03d      	b.n	8001dd0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d1d6      	bne.n	8001d10 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f06f 0212 	mvn.w	r2, #18
 8001d6a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d70:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d123      	bne.n	8001dce <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d11f      	bne.n	8001dce <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d94:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d006      	beq.n	8001daa <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d111      	bne.n	8001dce <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d105      	bne.n	8001dce <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc6:	f043 0201 	orr.w	r2, r3, #1
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <HAL_ADC_ConfigChannel+0x1c>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e113      	b.n	8002038 <HAL_ADC_ConfigChannel+0x244>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b09      	cmp	r3, #9
 8001e1e:	d925      	bls.n	8001e6c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	68d9      	ldr	r1, [r3, #12]
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4613      	mov	r3, r2
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	4413      	add	r3, r2
 8001e34:	3b1e      	subs	r3, #30
 8001e36:	2207      	movs	r2, #7
 8001e38:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3c:	43da      	mvns	r2, r3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	400a      	ands	r2, r1
 8001e44:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	68d9      	ldr	r1, [r3, #12]
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	689a      	ldr	r2, [r3, #8]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	4618      	mov	r0, r3
 8001e58:	4603      	mov	r3, r0
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	4403      	add	r3, r0
 8001e5e:	3b1e      	subs	r3, #30
 8001e60:	409a      	lsls	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	430a      	orrs	r2, r1
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	e022      	b.n	8001eb2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	6919      	ldr	r1, [r3, #16]
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	461a      	mov	r2, r3
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	4413      	add	r3, r2
 8001e80:	2207      	movs	r2, #7
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43da      	mvns	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	400a      	ands	r2, r1
 8001e8e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6919      	ldr	r1, [r3, #16]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	689a      	ldr	r2, [r3, #8]
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	4403      	add	r3, r0
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b06      	cmp	r3, #6
 8001eb8:	d824      	bhi.n	8001f04 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	3b05      	subs	r3, #5
 8001ecc:	221f      	movs	r2, #31
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43da      	mvns	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	400a      	ands	r2, r1
 8001eda:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	4618      	mov	r0, r3
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3b05      	subs	r3, #5
 8001ef6:	fa00 f203 	lsl.w	r2, r0, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f02:	e04c      	b.n	8001f9e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	2b0c      	cmp	r3, #12
 8001f0a:	d824      	bhi.n	8001f56 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685a      	ldr	r2, [r3, #4]
 8001f16:	4613      	mov	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	4413      	add	r3, r2
 8001f1c:	3b23      	subs	r3, #35	@ 0x23
 8001f1e:	221f      	movs	r2, #31
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	43da      	mvns	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	400a      	ands	r2, r1
 8001f2c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	4613      	mov	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4413      	add	r3, r2
 8001f46:	3b23      	subs	r3, #35	@ 0x23
 8001f48:	fa00 f203 	lsl.w	r2, r0, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	430a      	orrs	r2, r1
 8001f52:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f54:	e023      	b.n	8001f9e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	4613      	mov	r3, r2
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	4413      	add	r3, r2
 8001f66:	3b41      	subs	r3, #65	@ 0x41
 8001f68:	221f      	movs	r2, #31
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43da      	mvns	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	400a      	ands	r2, r1
 8001f76:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	4618      	mov	r0, r3
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685a      	ldr	r2, [r3, #4]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4413      	add	r3, r2
 8001f90:	3b41      	subs	r3, #65	@ 0x41
 8001f92:	fa00 f203 	lsl.w	r2, r0, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f9e:	4b29      	ldr	r3, [pc, #164]	@ (8002044 <HAL_ADC_ConfigChannel+0x250>)
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a28      	ldr	r2, [pc, #160]	@ (8002048 <HAL_ADC_ConfigChannel+0x254>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d10f      	bne.n	8001fcc <HAL_ADC_ConfigChannel+0x1d8>
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b12      	cmp	r3, #18
 8001fb2:	d10b      	bne.n	8001fcc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8002048 <HAL_ADC_ConfigChannel+0x254>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d12b      	bne.n	800202e <HAL_ADC_ConfigChannel+0x23a>
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a1c      	ldr	r2, [pc, #112]	@ (800204c <HAL_ADC_ConfigChannel+0x258>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d003      	beq.n	8001fe8 <HAL_ADC_ConfigChannel+0x1f4>
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b11      	cmp	r3, #17
 8001fe6:	d122      	bne.n	800202e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a11      	ldr	r2, [pc, #68]	@ (800204c <HAL_ADC_ConfigChannel+0x258>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d111      	bne.n	800202e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800200a:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <HAL_ADC_ConfigChannel+0x25c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a11      	ldr	r2, [pc, #68]	@ (8002054 <HAL_ADC_ConfigChannel+0x260>)
 8002010:	fba2 2303 	umull	r2, r3, r2, r3
 8002014:	0c9a      	lsrs	r2, r3, #18
 8002016:	4613      	mov	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	4413      	add	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002020:	e002      	b.n	8002028 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	3b01      	subs	r3, #1
 8002026:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1f9      	bne.n	8002022 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	40012300 	.word	0x40012300
 8002048:	40012000 	.word	0x40012000
 800204c:	10000012 	.word	0x10000012
 8002050:	20000008 	.word	0x20000008
 8002054:	431bde83 	.word	0x431bde83

08002058 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002060:	4b79      	ldr	r3, [pc, #484]	@ (8002248 <ADC_Init+0x1f0>)
 8002062:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	431a      	orrs	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800208c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	6859      	ldr	r1, [r3, #4]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	021a      	lsls	r2, r3, #8
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	430a      	orrs	r2, r1
 80020a0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	685a      	ldr	r2, [r3, #4]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80020b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6859      	ldr	r1, [r3, #4]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	430a      	orrs	r2, r1
 80020c2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	6899      	ldr	r1, [r3, #8]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	430a      	orrs	r2, r1
 80020e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ea:	4a58      	ldr	r2, [pc, #352]	@ (800224c <ADC_Init+0x1f4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d022      	beq.n	8002136 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	689a      	ldr	r2, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6899      	ldr	r1, [r3, #8]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	430a      	orrs	r2, r1
 8002110:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002120:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	6899      	ldr	r1, [r3, #8]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	430a      	orrs	r2, r1
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	e00f      	b.n	8002156 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	689a      	ldr	r2, [r3, #8]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002144:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002154:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f022 0202 	bic.w	r2, r2, #2
 8002164:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	6899      	ldr	r1, [r3, #8]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	7e1b      	ldrb	r3, [r3, #24]
 8002170:	005a      	lsls	r2, r3, #1
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	430a      	orrs	r2, r1
 8002178:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d01b      	beq.n	80021bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002192:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	685a      	ldr	r2, [r3, #4]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80021a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6859      	ldr	r1, [r3, #4]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ae:	3b01      	subs	r3, #1
 80021b0:	035a      	lsls	r2, r3, #13
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	e007      	b.n	80021cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021ca:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80021da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	051a      	lsls	r2, r3, #20
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002200:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6899      	ldr	r1, [r3, #8]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800220e:	025a      	lsls	r2, r3, #9
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002226:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6899      	ldr	r1, [r3, #8]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	029a      	lsls	r2, r3, #10
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	430a      	orrs	r2, r1
 800223a:	609a      	str	r2, [r3, #8]
}
 800223c:	bf00      	nop
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	40012300 	.word	0x40012300
 800224c:	0f000001 	.word	0x0f000001

08002250 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002260:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <__NVIC_SetPriorityGrouping+0x44>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800226c:	4013      	ands	r3, r2
 800226e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002278:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800227c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002282:	4a04      	ldr	r2, [pc, #16]	@ (8002294 <__NVIC_SetPriorityGrouping+0x44>)
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	60d3      	str	r3, [r2, #12]
}
 8002288:	bf00      	nop
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	e000ed00 	.word	0xe000ed00

08002298 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800229c:	4b04      	ldr	r3, [pc, #16]	@ (80022b0 <__NVIC_GetPriorityGrouping+0x18>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	0a1b      	lsrs	r3, r3, #8
 80022a2:	f003 0307 	and.w	r3, r3, #7
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	db0b      	blt.n	80022de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	f003 021f 	and.w	r2, r3, #31
 80022cc:	4907      	ldr	r1, [pc, #28]	@ (80022ec <__NVIC_EnableIRQ+0x38>)
 80022ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d2:	095b      	lsrs	r3, r3, #5
 80022d4:	2001      	movs	r0, #1
 80022d6:	fa00 f202 	lsl.w	r2, r0, r2
 80022da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	e000e100 	.word	0xe000e100

080022f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	4603      	mov	r3, r0
 80022f8:	6039      	str	r1, [r7, #0]
 80022fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002300:	2b00      	cmp	r3, #0
 8002302:	db0a      	blt.n	800231a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	b2da      	uxtb	r2, r3
 8002308:	490c      	ldr	r1, [pc, #48]	@ (800233c <__NVIC_SetPriority+0x4c>)
 800230a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230e:	0112      	lsls	r2, r2, #4
 8002310:	b2d2      	uxtb	r2, r2
 8002312:	440b      	add	r3, r1
 8002314:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002318:	e00a      	b.n	8002330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	b2da      	uxtb	r2, r3
 800231e:	4908      	ldr	r1, [pc, #32]	@ (8002340 <__NVIC_SetPriority+0x50>)
 8002320:	79fb      	ldrb	r3, [r7, #7]
 8002322:	f003 030f 	and.w	r3, r3, #15
 8002326:	3b04      	subs	r3, #4
 8002328:	0112      	lsls	r2, r2, #4
 800232a:	b2d2      	uxtb	r2, r2
 800232c:	440b      	add	r3, r1
 800232e:	761a      	strb	r2, [r3, #24]
}
 8002330:	bf00      	nop
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	e000e100 	.word	0xe000e100
 8002340:	e000ed00 	.word	0xe000ed00

08002344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002344:	b480      	push	{r7}
 8002346:	b089      	sub	sp, #36	@ 0x24
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	f1c3 0307 	rsb	r3, r3, #7
 800235e:	2b04      	cmp	r3, #4
 8002360:	bf28      	it	cs
 8002362:	2304      	movcs	r3, #4
 8002364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	3304      	adds	r3, #4
 800236a:	2b06      	cmp	r3, #6
 800236c:	d902      	bls.n	8002374 <NVIC_EncodePriority+0x30>
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	3b03      	subs	r3, #3
 8002372:	e000      	b.n	8002376 <NVIC_EncodePriority+0x32>
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002378:	f04f 32ff 	mov.w	r2, #4294967295
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43da      	mvns	r2, r3
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	401a      	ands	r2, r3
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800238c:	f04f 31ff 	mov.w	r1, #4294967295
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	fa01 f303 	lsl.w	r3, r1, r3
 8002396:	43d9      	mvns	r1, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800239c:	4313      	orrs	r3, r2
         );
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3724      	adds	r7, #36	@ 0x24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
	...

080023ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023bc:	d301      	bcc.n	80023c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023be:	2301      	movs	r3, #1
 80023c0:	e00f      	b.n	80023e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023c2:	4a0a      	ldr	r2, [pc, #40]	@ (80023ec <SysTick_Config+0x40>)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3b01      	subs	r3, #1
 80023c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023ca:	210f      	movs	r1, #15
 80023cc:	f04f 30ff 	mov.w	r0, #4294967295
 80023d0:	f7ff ff8e 	bl	80022f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023d4:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <SysTick_Config+0x40>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023da:	4b04      	ldr	r3, [pc, #16]	@ (80023ec <SysTick_Config+0x40>)
 80023dc:	2207      	movs	r2, #7
 80023de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	e000e010 	.word	0xe000e010

080023f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f7ff ff29 	bl	8002250 <__NVIC_SetPriorityGrouping>
}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002406:	b580      	push	{r7, lr}
 8002408:	b086      	sub	sp, #24
 800240a:	af00      	add	r7, sp, #0
 800240c:	4603      	mov	r3, r0
 800240e:	60b9      	str	r1, [r7, #8]
 8002410:	607a      	str	r2, [r7, #4]
 8002412:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002418:	f7ff ff3e 	bl	8002298 <__NVIC_GetPriorityGrouping>
 800241c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	68b9      	ldr	r1, [r7, #8]
 8002422:	6978      	ldr	r0, [r7, #20]
 8002424:	f7ff ff8e 	bl	8002344 <NVIC_EncodePriority>
 8002428:	4602      	mov	r2, r0
 800242a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800242e:	4611      	mov	r1, r2
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff ff5d 	bl	80022f0 <__NVIC_SetPriority>
}
 8002436:	bf00      	nop
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	4603      	mov	r3, r0
 8002446:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff ff31 	bl	80022b4 <__NVIC_EnableIRQ>
}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b082      	sub	sp, #8
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff ffa2 	bl	80023ac <SysTick_Config>
 8002468:	4603      	mov	r3, r0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
	...

08002474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002474:	b480      	push	{r7}
 8002476:	b089      	sub	sp, #36	@ 0x24
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800247e:	2300      	movs	r3, #0
 8002480:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002482:	2300      	movs	r3, #0
 8002484:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002486:	2300      	movs	r3, #0
 8002488:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800248a:	2300      	movs	r3, #0
 800248c:	61fb      	str	r3, [r7, #28]
 800248e:	e159      	b.n	8002744 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002490:	2201      	movs	r2, #1
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	697a      	ldr	r2, [r7, #20]
 80024a0:	4013      	ands	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	f040 8148 	bne.w	800273e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d005      	beq.n	80024c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d130      	bne.n	8002528 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	2203      	movs	r2, #3
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43db      	mvns	r3, r3
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	4013      	ands	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	68da      	ldr	r2, [r3, #12]
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024fc:	2201      	movs	r2, #1
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	43db      	mvns	r3, r3
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	4013      	ands	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	091b      	lsrs	r3, r3, #4
 8002512:	f003 0201 	and.w	r2, r3, #1
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	4313      	orrs	r3, r2
 8002520:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 0303 	and.w	r3, r3, #3
 8002530:	2b03      	cmp	r3, #3
 8002532:	d017      	beq.n	8002564 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	2203      	movs	r2, #3
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	4013      	ands	r3, r2
 800254a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4313      	orrs	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f003 0303 	and.w	r3, r3, #3
 800256c:	2b02      	cmp	r3, #2
 800256e:	d123      	bne.n	80025b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	08da      	lsrs	r2, r3, #3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3208      	adds	r2, #8
 8002578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800257c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	f003 0307 	and.w	r3, r3, #7
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	220f      	movs	r2, #15
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	4013      	ands	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	691a      	ldr	r2, [r3, #16]
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	08da      	lsrs	r2, r3, #3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	3208      	adds	r2, #8
 80025b2:	69b9      	ldr	r1, [r7, #24]
 80025b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	2203      	movs	r2, #3
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	43db      	mvns	r3, r3
 80025ca:	69ba      	ldr	r2, [r7, #24]
 80025cc:	4013      	ands	r3, r2
 80025ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f003 0203 	and.w	r2, r3, #3
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f000 80a2 	beq.w	800273e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	4b57      	ldr	r3, [pc, #348]	@ (800275c <HAL_GPIO_Init+0x2e8>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002602:	4a56      	ldr	r2, [pc, #344]	@ (800275c <HAL_GPIO_Init+0x2e8>)
 8002604:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002608:	6453      	str	r3, [r2, #68]	@ 0x44
 800260a:	4b54      	ldr	r3, [pc, #336]	@ (800275c <HAL_GPIO_Init+0x2e8>)
 800260c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002612:	60fb      	str	r3, [r7, #12]
 8002614:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002616:	4a52      	ldr	r2, [pc, #328]	@ (8002760 <HAL_GPIO_Init+0x2ec>)
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	089b      	lsrs	r3, r3, #2
 800261c:	3302      	adds	r3, #2
 800261e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002622:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	f003 0303 	and.w	r3, r3, #3
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	220f      	movs	r2, #15
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	43db      	mvns	r3, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4013      	ands	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a49      	ldr	r2, [pc, #292]	@ (8002764 <HAL_GPIO_Init+0x2f0>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d019      	beq.n	8002676 <HAL_GPIO_Init+0x202>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a48      	ldr	r2, [pc, #288]	@ (8002768 <HAL_GPIO_Init+0x2f4>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d013      	beq.n	8002672 <HAL_GPIO_Init+0x1fe>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a47      	ldr	r2, [pc, #284]	@ (800276c <HAL_GPIO_Init+0x2f8>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d00d      	beq.n	800266e <HAL_GPIO_Init+0x1fa>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a46      	ldr	r2, [pc, #280]	@ (8002770 <HAL_GPIO_Init+0x2fc>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d007      	beq.n	800266a <HAL_GPIO_Init+0x1f6>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a45      	ldr	r2, [pc, #276]	@ (8002774 <HAL_GPIO_Init+0x300>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d101      	bne.n	8002666 <HAL_GPIO_Init+0x1f2>
 8002662:	2304      	movs	r3, #4
 8002664:	e008      	b.n	8002678 <HAL_GPIO_Init+0x204>
 8002666:	2307      	movs	r3, #7
 8002668:	e006      	b.n	8002678 <HAL_GPIO_Init+0x204>
 800266a:	2303      	movs	r3, #3
 800266c:	e004      	b.n	8002678 <HAL_GPIO_Init+0x204>
 800266e:	2302      	movs	r3, #2
 8002670:	e002      	b.n	8002678 <HAL_GPIO_Init+0x204>
 8002672:	2301      	movs	r3, #1
 8002674:	e000      	b.n	8002678 <HAL_GPIO_Init+0x204>
 8002676:	2300      	movs	r3, #0
 8002678:	69fa      	ldr	r2, [r7, #28]
 800267a:	f002 0203 	and.w	r2, r2, #3
 800267e:	0092      	lsls	r2, r2, #2
 8002680:	4093      	lsls	r3, r2
 8002682:	69ba      	ldr	r2, [r7, #24]
 8002684:	4313      	orrs	r3, r2
 8002686:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002688:	4935      	ldr	r1, [pc, #212]	@ (8002760 <HAL_GPIO_Init+0x2ec>)
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	089b      	lsrs	r3, r3, #2
 800268e:	3302      	adds	r3, #2
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002696:	4b38      	ldr	r3, [pc, #224]	@ (8002778 <HAL_GPIO_Init+0x304>)
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	43db      	mvns	r3, r3
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	4013      	ands	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026ba:	4a2f      	ldr	r2, [pc, #188]	@ (8002778 <HAL_GPIO_Init+0x304>)
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002778 <HAL_GPIO_Init+0x304>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	69ba      	ldr	r2, [r7, #24]
 80026cc:	4013      	ands	r3, r2
 80026ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026e4:	4a24      	ldr	r2, [pc, #144]	@ (8002778 <HAL_GPIO_Init+0x304>)
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026ea:	4b23      	ldr	r3, [pc, #140]	@ (8002778 <HAL_GPIO_Init+0x304>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	4013      	ands	r3, r2
 80026f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	4313      	orrs	r3, r2
 800270c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800270e:	4a1a      	ldr	r2, [pc, #104]	@ (8002778 <HAL_GPIO_Init+0x304>)
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002714:	4b18      	ldr	r3, [pc, #96]	@ (8002778 <HAL_GPIO_Init+0x304>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	43db      	mvns	r3, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d003      	beq.n	8002738 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	4313      	orrs	r3, r2
 8002736:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002738:	4a0f      	ldr	r2, [pc, #60]	@ (8002778 <HAL_GPIO_Init+0x304>)
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	3301      	adds	r3, #1
 8002742:	61fb      	str	r3, [r7, #28]
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	2b0f      	cmp	r3, #15
 8002748:	f67f aea2 	bls.w	8002490 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800274c:	bf00      	nop
 800274e:	bf00      	nop
 8002750:	3724      	adds	r7, #36	@ 0x24
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	40023800 	.word	0x40023800
 8002760:	40013800 	.word	0x40013800
 8002764:	40020000 	.word	0x40020000
 8002768:	40020400 	.word	0x40020400
 800276c:	40020800 	.word	0x40020800
 8002770:	40020c00 	.word	0x40020c00
 8002774:	40021000 	.word	0x40021000
 8002778:	40013c00 	.word	0x40013c00

0800277c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	460b      	mov	r3, r1
 8002786:	807b      	strh	r3, [r7, #2]
 8002788:	4613      	mov	r3, r2
 800278a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800278c:	787b      	ldrb	r3, [r7, #1]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002792:	887a      	ldrh	r2, [r7, #2]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002798:	e003      	b.n	80027a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800279a:	887b      	ldrh	r3, [r7, #2]
 800279c:	041a      	lsls	r2, r3, #16
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	619a      	str	r2, [r3, #24]
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b085      	sub	sp, #20
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
 80027b6:	460b      	mov	r3, r1
 80027b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	695b      	ldr	r3, [r3, #20]
 80027be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80027c0:	887a      	ldrh	r2, [r7, #2]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4013      	ands	r3, r2
 80027c6:	041a      	lsls	r2, r3, #16
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	43d9      	mvns	r1, r3
 80027cc:	887b      	ldrh	r3, [r7, #2]
 80027ce:	400b      	ands	r3, r1
 80027d0:	431a      	orrs	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	619a      	str	r2, [r3, #24]
}
 80027d6:	bf00      	nop
 80027d8:	3714      	adds	r7, #20
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
	...

080027e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e267      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d075      	beq.n	80028ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002802:	4b88      	ldr	r3, [pc, #544]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 030c 	and.w	r3, r3, #12
 800280a:	2b04      	cmp	r3, #4
 800280c:	d00c      	beq.n	8002828 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800280e:	4b85      	ldr	r3, [pc, #532]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002816:	2b08      	cmp	r3, #8
 8002818:	d112      	bne.n	8002840 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800281a:	4b82      	ldr	r3, [pc, #520]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002822:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002826:	d10b      	bne.n	8002840 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002828:	4b7e      	ldr	r3, [pc, #504]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d05b      	beq.n	80028ec <HAL_RCC_OscConfig+0x108>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d157      	bne.n	80028ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e242      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002848:	d106      	bne.n	8002858 <HAL_RCC_OscConfig+0x74>
 800284a:	4b76      	ldr	r3, [pc, #472]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a75      	ldr	r2, [pc, #468]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002850:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002854:	6013      	str	r3, [r2, #0]
 8002856:	e01d      	b.n	8002894 <HAL_RCC_OscConfig+0xb0>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002860:	d10c      	bne.n	800287c <HAL_RCC_OscConfig+0x98>
 8002862:	4b70      	ldr	r3, [pc, #448]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a6f      	ldr	r2, [pc, #444]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002868:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800286c:	6013      	str	r3, [r2, #0]
 800286e:	4b6d      	ldr	r3, [pc, #436]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a6c      	ldr	r2, [pc, #432]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	e00b      	b.n	8002894 <HAL_RCC_OscConfig+0xb0>
 800287c:	4b69      	ldr	r3, [pc, #420]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a68      	ldr	r2, [pc, #416]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002882:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002886:	6013      	str	r3, [r2, #0]
 8002888:	4b66      	ldr	r3, [pc, #408]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a65      	ldr	r2, [pc, #404]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 800288e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002892:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d013      	beq.n	80028c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800289c:	f7ff f8b6 	bl	8001a0c <HAL_GetTick>
 80028a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a4:	f7ff f8b2 	bl	8001a0c <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b64      	cmp	r3, #100	@ 0x64
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e207      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028b6:	4b5b      	ldr	r3, [pc, #364]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0f0      	beq.n	80028a4 <HAL_RCC_OscConfig+0xc0>
 80028c2:	e014      	b.n	80028ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c4:	f7ff f8a2 	bl	8001a0c <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028cc:	f7ff f89e 	bl	8001a0c <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b64      	cmp	r3, #100	@ 0x64
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e1f3      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028de:	4b51      	ldr	r3, [pc, #324]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f0      	bne.n	80028cc <HAL_RCC_OscConfig+0xe8>
 80028ea:	e000      	b.n	80028ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d063      	beq.n	80029c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028fa:	4b4a      	ldr	r3, [pc, #296]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 030c 	and.w	r3, r3, #12
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00b      	beq.n	800291e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002906:	4b47      	ldr	r3, [pc, #284]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800290e:	2b08      	cmp	r3, #8
 8002910:	d11c      	bne.n	800294c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002912:	4b44      	ldr	r3, [pc, #272]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d116      	bne.n	800294c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800291e:	4b41      	ldr	r3, [pc, #260]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d005      	beq.n	8002936 <HAL_RCC_OscConfig+0x152>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d001      	beq.n	8002936 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e1c7      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002936:	4b3b      	ldr	r3, [pc, #236]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	4937      	ldr	r1, [pc, #220]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002946:	4313      	orrs	r3, r2
 8002948:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800294a:	e03a      	b.n	80029c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d020      	beq.n	8002996 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002954:	4b34      	ldr	r3, [pc, #208]	@ (8002a28 <HAL_RCC_OscConfig+0x244>)
 8002956:	2201      	movs	r2, #1
 8002958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295a:	f7ff f857 	bl	8001a0c <HAL_GetTick>
 800295e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002960:	e008      	b.n	8002974 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002962:	f7ff f853 	bl	8001a0c <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e1a8      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002974:	4b2b      	ldr	r3, [pc, #172]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d0f0      	beq.n	8002962 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002980:	4b28      	ldr	r3, [pc, #160]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	00db      	lsls	r3, r3, #3
 800298e:	4925      	ldr	r1, [pc, #148]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 8002990:	4313      	orrs	r3, r2
 8002992:	600b      	str	r3, [r1, #0]
 8002994:	e015      	b.n	80029c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002996:	4b24      	ldr	r3, [pc, #144]	@ (8002a28 <HAL_RCC_OscConfig+0x244>)
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299c:	f7ff f836 	bl	8001a0c <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029a4:	f7ff f832 	bl	8001a0c <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e187      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1f0      	bne.n	80029a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0308 	and.w	r3, r3, #8
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d036      	beq.n	8002a3c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d016      	beq.n	8002a04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029d6:	4b15      	ldr	r3, [pc, #84]	@ (8002a2c <HAL_RCC_OscConfig+0x248>)
 80029d8:	2201      	movs	r2, #1
 80029da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029dc:	f7ff f816 	bl	8001a0c <HAL_GetTick>
 80029e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e2:	e008      	b.n	80029f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e4:	f7ff f812 	bl	8001a0c <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d901      	bls.n	80029f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e167      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002a24 <HAL_RCC_OscConfig+0x240>)
 80029f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d0f0      	beq.n	80029e4 <HAL_RCC_OscConfig+0x200>
 8002a02:	e01b      	b.n	8002a3c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a04:	4b09      	ldr	r3, [pc, #36]	@ (8002a2c <HAL_RCC_OscConfig+0x248>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0a:	f7fe ffff 	bl	8001a0c <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a10:	e00e      	b.n	8002a30 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a12:	f7fe fffb 	bl	8001a0c <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d907      	bls.n	8002a30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e150      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
 8002a24:	40023800 	.word	0x40023800
 8002a28:	42470000 	.word	0x42470000
 8002a2c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a30:	4b88      	ldr	r3, [pc, #544]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002a32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1ea      	bne.n	8002a12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 8097 	beq.w	8002b78 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a4e:	4b81      	ldr	r3, [pc, #516]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10f      	bne.n	8002a7a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	60bb      	str	r3, [r7, #8]
 8002a5e:	4b7d      	ldr	r3, [pc, #500]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	4a7c      	ldr	r2, [pc, #496]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002a64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a6a:	4b7a      	ldr	r3, [pc, #488]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a72:	60bb      	str	r3, [r7, #8]
 8002a74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a76:	2301      	movs	r3, #1
 8002a78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a7a:	4b77      	ldr	r3, [pc, #476]	@ (8002c58 <HAL_RCC_OscConfig+0x474>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d118      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a86:	4b74      	ldr	r3, [pc, #464]	@ (8002c58 <HAL_RCC_OscConfig+0x474>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a73      	ldr	r2, [pc, #460]	@ (8002c58 <HAL_RCC_OscConfig+0x474>)
 8002a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a92:	f7fe ffbb 	bl	8001a0c <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a9a:	f7fe ffb7 	bl	8001a0c <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e10c      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aac:	4b6a      	ldr	r3, [pc, #424]	@ (8002c58 <HAL_RCC_OscConfig+0x474>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0f0      	beq.n	8002a9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d106      	bne.n	8002ace <HAL_RCC_OscConfig+0x2ea>
 8002ac0:	4b64      	ldr	r3, [pc, #400]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac4:	4a63      	ldr	r2, [pc, #396]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002ac6:	f043 0301 	orr.w	r3, r3, #1
 8002aca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002acc:	e01c      	b.n	8002b08 <HAL_RCC_OscConfig+0x324>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	2b05      	cmp	r3, #5
 8002ad4:	d10c      	bne.n	8002af0 <HAL_RCC_OscConfig+0x30c>
 8002ad6:	4b5f      	ldr	r3, [pc, #380]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ada:	4a5e      	ldr	r2, [pc, #376]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002adc:	f043 0304 	orr.w	r3, r3, #4
 8002ae0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ae2:	4b5c      	ldr	r3, [pc, #368]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae6:	4a5b      	ldr	r2, [pc, #364]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002ae8:	f043 0301 	orr.w	r3, r3, #1
 8002aec:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aee:	e00b      	b.n	8002b08 <HAL_RCC_OscConfig+0x324>
 8002af0:	4b58      	ldr	r3, [pc, #352]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af4:	4a57      	ldr	r2, [pc, #348]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002af6:	f023 0301 	bic.w	r3, r3, #1
 8002afa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002afc:	4b55      	ldr	r3, [pc, #340]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b00:	4a54      	ldr	r2, [pc, #336]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002b02:	f023 0304 	bic.w	r3, r3, #4
 8002b06:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d015      	beq.n	8002b3c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b10:	f7fe ff7c 	bl	8001a0c <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b16:	e00a      	b.n	8002b2e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b18:	f7fe ff78 	bl	8001a0c <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e0cb      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b2e:	4b49      	ldr	r3, [pc, #292]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d0ee      	beq.n	8002b18 <HAL_RCC_OscConfig+0x334>
 8002b3a:	e014      	b.n	8002b66 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b3c:	f7fe ff66 	bl	8001a0c <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b42:	e00a      	b.n	8002b5a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b44:	f7fe ff62 	bl	8001a0c <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d901      	bls.n	8002b5a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e0b5      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b5a:	4b3e      	ldr	r3, [pc, #248]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1ee      	bne.n	8002b44 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b66:	7dfb      	ldrb	r3, [r7, #23]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d105      	bne.n	8002b78 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b6c:	4b39      	ldr	r3, [pc, #228]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	4a38      	ldr	r2, [pc, #224]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002b72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b76:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	699b      	ldr	r3, [r3, #24]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f000 80a1 	beq.w	8002cc4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b82:	4b34      	ldr	r3, [pc, #208]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 030c 	and.w	r3, r3, #12
 8002b8a:	2b08      	cmp	r3, #8
 8002b8c:	d05c      	beq.n	8002c48 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d141      	bne.n	8002c1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b96:	4b31      	ldr	r3, [pc, #196]	@ (8002c5c <HAL_RCC_OscConfig+0x478>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9c:	f7fe ff36 	bl	8001a0c <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba4:	f7fe ff32 	bl	8001a0c <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e087      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bb6:	4b27      	ldr	r3, [pc, #156]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	69da      	ldr	r2, [r3, #28]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a1b      	ldr	r3, [r3, #32]
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd0:	019b      	lsls	r3, r3, #6
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd8:	085b      	lsrs	r3, r3, #1
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	041b      	lsls	r3, r3, #16
 8002bde:	431a      	orrs	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be4:	061b      	lsls	r3, r3, #24
 8002be6:	491b      	ldr	r1, [pc, #108]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bec:	4b1b      	ldr	r3, [pc, #108]	@ (8002c5c <HAL_RCC_OscConfig+0x478>)
 8002bee:	2201      	movs	r2, #1
 8002bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf2:	f7fe ff0b 	bl	8001a0c <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bf8:	e008      	b.n	8002c0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfa:	f7fe ff07 	bl	8001a0c <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d901      	bls.n	8002c0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e05c      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c0c:	4b11      	ldr	r3, [pc, #68]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d0f0      	beq.n	8002bfa <HAL_RCC_OscConfig+0x416>
 8002c18:	e054      	b.n	8002cc4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c1a:	4b10      	ldr	r3, [pc, #64]	@ (8002c5c <HAL_RCC_OscConfig+0x478>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c20:	f7fe fef4 	bl	8001a0c <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c28:	f7fe fef0 	bl	8001a0c <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e045      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c3a:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <HAL_RCC_OscConfig+0x470>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1f0      	bne.n	8002c28 <HAL_RCC_OscConfig+0x444>
 8002c46:	e03d      	b.n	8002cc4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d107      	bne.n	8002c60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e038      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
 8002c54:	40023800 	.word	0x40023800
 8002c58:	40007000 	.word	0x40007000
 8002c5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c60:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd0 <HAL_RCC_OscConfig+0x4ec>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d028      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d121      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d11a      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c8a:	68fa      	ldr	r2, [r7, #12]
 8002c8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c90:	4013      	ands	r3, r2
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d111      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca6:	085b      	lsrs	r3, r3, #1
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d107      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d001      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e000      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3718      	adds	r7, #24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40023800 	.word	0x40023800

08002cd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d101      	bne.n	8002ce8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e0cc      	b.n	8002e82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ce8:	4b68      	ldr	r3, [pc, #416]	@ (8002e8c <HAL_RCC_ClockConfig+0x1b8>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d90c      	bls.n	8002d10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cf6:	4b65      	ldr	r3, [pc, #404]	@ (8002e8c <HAL_RCC_ClockConfig+0x1b8>)
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	b2d2      	uxtb	r2, r2
 8002cfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cfe:	4b63      	ldr	r3, [pc, #396]	@ (8002e8c <HAL_RCC_ClockConfig+0x1b8>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d001      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e0b8      	b.n	8002e82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d020      	beq.n	8002d5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0304 	and.w	r3, r3, #4
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d005      	beq.n	8002d34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d28:	4b59      	ldr	r3, [pc, #356]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	4a58      	ldr	r2, [pc, #352]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002d2e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0308 	and.w	r3, r3, #8
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d005      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d40:	4b53      	ldr	r3, [pc, #332]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	4a52      	ldr	r2, [pc, #328]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002d46:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d4c:	4b50      	ldr	r3, [pc, #320]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	494d      	ldr	r1, [pc, #308]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d044      	beq.n	8002df4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d107      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d72:	4b47      	ldr	r3, [pc, #284]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d119      	bne.n	8002db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e07f      	b.n	8002e82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d003      	beq.n	8002d92 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d8e:	2b03      	cmp	r3, #3
 8002d90:	d107      	bne.n	8002da2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d92:	4b3f      	ldr	r3, [pc, #252]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d109      	bne.n	8002db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e06f      	b.n	8002e82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da2:	4b3b      	ldr	r3, [pc, #236]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e067      	b.n	8002e82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002db2:	4b37      	ldr	r3, [pc, #220]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f023 0203 	bic.w	r2, r3, #3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	4934      	ldr	r1, [pc, #208]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dc4:	f7fe fe22 	bl	8001a0c <HAL_GetTick>
 8002dc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dca:	e00a      	b.n	8002de2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dcc:	f7fe fe1e 	bl	8001a0c <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e04f      	b.n	8002e82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de2:	4b2b      	ldr	r3, [pc, #172]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f003 020c 	and.w	r2, r3, #12
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d1eb      	bne.n	8002dcc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002df4:	4b25      	ldr	r3, [pc, #148]	@ (8002e8c <HAL_RCC_ClockConfig+0x1b8>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	683a      	ldr	r2, [r7, #0]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d20c      	bcs.n	8002e1c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e02:	4b22      	ldr	r3, [pc, #136]	@ (8002e8c <HAL_RCC_ClockConfig+0x1b8>)
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	b2d2      	uxtb	r2, r2
 8002e08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e0a:	4b20      	ldr	r3, [pc, #128]	@ (8002e8c <HAL_RCC_ClockConfig+0x1b8>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0307 	and.w	r3, r3, #7
 8002e12:	683a      	ldr	r2, [r7, #0]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d001      	beq.n	8002e1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e032      	b.n	8002e82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d008      	beq.n	8002e3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e28:	4b19      	ldr	r3, [pc, #100]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	4916      	ldr	r1, [pc, #88]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0308 	and.w	r3, r3, #8
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d009      	beq.n	8002e5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e46:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	00db      	lsls	r3, r3, #3
 8002e54:	490e      	ldr	r1, [pc, #56]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e5a:	f000 f821 	bl	8002ea0 <HAL_RCC_GetSysClockFreq>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	4b0b      	ldr	r3, [pc, #44]	@ (8002e90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	091b      	lsrs	r3, r3, #4
 8002e66:	f003 030f 	and.w	r3, r3, #15
 8002e6a:	490a      	ldr	r1, [pc, #40]	@ (8002e94 <HAL_RCC_ClockConfig+0x1c0>)
 8002e6c:	5ccb      	ldrb	r3, [r1, r3]
 8002e6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e72:	4a09      	ldr	r2, [pc, #36]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e76:	4b09      	ldr	r3, [pc, #36]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7fe fd82 	bl	8001984 <HAL_InitTick>

  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40023c00 	.word	0x40023c00
 8002e90:	40023800 	.word	0x40023800
 8002e94:	080068b0 	.word	0x080068b0
 8002e98:	20000008 	.word	0x20000008
 8002e9c:	2000000c 	.word	0x2000000c

08002ea0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ea0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ea4:	b090      	sub	sp, #64	@ 0x40
 8002ea6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002eb8:	4b59      	ldr	r3, [pc, #356]	@ (8003020 <HAL_RCC_GetSysClockFreq+0x180>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 030c 	and.w	r3, r3, #12
 8002ec0:	2b08      	cmp	r3, #8
 8002ec2:	d00d      	beq.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x40>
 8002ec4:	2b08      	cmp	r3, #8
 8002ec6:	f200 80a1 	bhi.w	800300c <HAL_RCC_GetSysClockFreq+0x16c>
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d002      	beq.n	8002ed4 <HAL_RCC_GetSysClockFreq+0x34>
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d003      	beq.n	8002eda <HAL_RCC_GetSysClockFreq+0x3a>
 8002ed2:	e09b      	b.n	800300c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ed4:	4b53      	ldr	r3, [pc, #332]	@ (8003024 <HAL_RCC_GetSysClockFreq+0x184>)
 8002ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ed8:	e09b      	b.n	8003012 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002eda:	4b53      	ldr	r3, [pc, #332]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x188>)
 8002edc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ede:	e098      	b.n	8003012 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ee0:	4b4f      	ldr	r3, [pc, #316]	@ (8003020 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ee8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eea:	4b4d      	ldr	r3, [pc, #308]	@ (8003020 <HAL_RCC_GetSysClockFreq+0x180>)
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d028      	beq.n	8002f48 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8003020 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	099b      	lsrs	r3, r3, #6
 8002efc:	2200      	movs	r2, #0
 8002efe:	623b      	str	r3, [r7, #32]
 8002f00:	627a      	str	r2, [r7, #36]	@ 0x24
 8002f02:	6a3b      	ldr	r3, [r7, #32]
 8002f04:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002f08:	2100      	movs	r1, #0
 8002f0a:	4b47      	ldr	r3, [pc, #284]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x188>)
 8002f0c:	fb03 f201 	mul.w	r2, r3, r1
 8002f10:	2300      	movs	r3, #0
 8002f12:	fb00 f303 	mul.w	r3, r0, r3
 8002f16:	4413      	add	r3, r2
 8002f18:	4a43      	ldr	r2, [pc, #268]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x188>)
 8002f1a:	fba0 1202 	umull	r1, r2, r0, r2
 8002f1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f20:	460a      	mov	r2, r1
 8002f22:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002f24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f26:	4413      	add	r3, r2
 8002f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	61bb      	str	r3, [r7, #24]
 8002f30:	61fa      	str	r2, [r7, #28]
 8002f32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f36:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002f3a:	f7fd fe3d 	bl	8000bb8 <__aeabi_uldivmod>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	460b      	mov	r3, r1
 8002f42:	4613      	mov	r3, r2
 8002f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f46:	e053      	b.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f48:	4b35      	ldr	r3, [pc, #212]	@ (8003020 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	099b      	lsrs	r3, r3, #6
 8002f4e:	2200      	movs	r2, #0
 8002f50:	613b      	str	r3, [r7, #16]
 8002f52:	617a      	str	r2, [r7, #20]
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002f5a:	f04f 0b00 	mov.w	fp, #0
 8002f5e:	4652      	mov	r2, sl
 8002f60:	465b      	mov	r3, fp
 8002f62:	f04f 0000 	mov.w	r0, #0
 8002f66:	f04f 0100 	mov.w	r1, #0
 8002f6a:	0159      	lsls	r1, r3, #5
 8002f6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f70:	0150      	lsls	r0, r2, #5
 8002f72:	4602      	mov	r2, r0
 8002f74:	460b      	mov	r3, r1
 8002f76:	ebb2 080a 	subs.w	r8, r2, sl
 8002f7a:	eb63 090b 	sbc.w	r9, r3, fp
 8002f7e:	f04f 0200 	mov.w	r2, #0
 8002f82:	f04f 0300 	mov.w	r3, #0
 8002f86:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002f8a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002f8e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002f92:	ebb2 0408 	subs.w	r4, r2, r8
 8002f96:	eb63 0509 	sbc.w	r5, r3, r9
 8002f9a:	f04f 0200 	mov.w	r2, #0
 8002f9e:	f04f 0300 	mov.w	r3, #0
 8002fa2:	00eb      	lsls	r3, r5, #3
 8002fa4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fa8:	00e2      	lsls	r2, r4, #3
 8002faa:	4614      	mov	r4, r2
 8002fac:	461d      	mov	r5, r3
 8002fae:	eb14 030a 	adds.w	r3, r4, sl
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	eb45 030b 	adc.w	r3, r5, fp
 8002fb8:	607b      	str	r3, [r7, #4]
 8002fba:	f04f 0200 	mov.w	r2, #0
 8002fbe:	f04f 0300 	mov.w	r3, #0
 8002fc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fc6:	4629      	mov	r1, r5
 8002fc8:	028b      	lsls	r3, r1, #10
 8002fca:	4621      	mov	r1, r4
 8002fcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fd0:	4621      	mov	r1, r4
 8002fd2:	028a      	lsls	r2, r1, #10
 8002fd4:	4610      	mov	r0, r2
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fda:	2200      	movs	r2, #0
 8002fdc:	60bb      	str	r3, [r7, #8]
 8002fde:	60fa      	str	r2, [r7, #12]
 8002fe0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002fe4:	f7fd fde8 	bl	8000bb8 <__aeabi_uldivmod>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	460b      	mov	r3, r1
 8002fec:	4613      	mov	r3, r2
 8002fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8003020 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	0c1b      	lsrs	r3, r3, #16
 8002ff6:	f003 0303 	and.w	r3, r3, #3
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003000:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003004:	fbb2 f3f3 	udiv	r3, r2, r3
 8003008:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800300a:	e002      	b.n	8003012 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800300c:	4b05      	ldr	r3, [pc, #20]	@ (8003024 <HAL_RCC_GetSysClockFreq+0x184>)
 800300e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003010:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003014:	4618      	mov	r0, r3
 8003016:	3740      	adds	r7, #64	@ 0x40
 8003018:	46bd      	mov	sp, r7
 800301a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800301e:	bf00      	nop
 8003020:	40023800 	.word	0x40023800
 8003024:	00f42400 	.word	0x00f42400
 8003028:	017d7840 	.word	0x017d7840

0800302c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e041      	b.n	80030c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d106      	bne.n	8003058 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7fe fad6 	bl	8001604 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2202      	movs	r2, #2
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3304      	adds	r3, #4
 8003068:	4619      	mov	r1, r3
 800306a:	4610      	mov	r0, r2
 800306c:	f000 fc3c 	bl	80038e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
	...

080030cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d001      	beq.n	80030e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e044      	b.n	800316e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2202      	movs	r2, #2
 80030e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68da      	ldr	r2, [r3, #12]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0201 	orr.w	r2, r2, #1
 80030fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a1e      	ldr	r2, [pc, #120]	@ (800317c <HAL_TIM_Base_Start_IT+0xb0>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d018      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0x6c>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800310e:	d013      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0x6c>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a1a      	ldr	r2, [pc, #104]	@ (8003180 <HAL_TIM_Base_Start_IT+0xb4>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d00e      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0x6c>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a19      	ldr	r2, [pc, #100]	@ (8003184 <HAL_TIM_Base_Start_IT+0xb8>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d009      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0x6c>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a17      	ldr	r2, [pc, #92]	@ (8003188 <HAL_TIM_Base_Start_IT+0xbc>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d004      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0x6c>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a16      	ldr	r2, [pc, #88]	@ (800318c <HAL_TIM_Base_Start_IT+0xc0>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d111      	bne.n	800315c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2b06      	cmp	r3, #6
 8003148:	d010      	beq.n	800316c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f042 0201 	orr.w	r2, r2, #1
 8003158:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800315a:	e007      	b.n	800316c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0201 	orr.w	r2, r2, #1
 800316a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3714      	adds	r7, #20
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	40010000 	.word	0x40010000
 8003180:	40000400 	.word	0x40000400
 8003184:	40000800 	.word	0x40000800
 8003188:	40000c00 	.word	0x40000c00
 800318c:	40014000 	.word	0x40014000

08003190 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e041      	b.n	8003226 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d106      	bne.n	80031bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 f839 	bl	800322e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3304      	adds	r3, #4
 80031cc:	4619      	mov	r1, r3
 80031ce:	4610      	mov	r0, r2
 80031d0:	f000 fb8a 	bl	80038e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800322e:	b480      	push	{r7}
 8003230:	b083      	sub	sp, #12
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
	...

08003244 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d109      	bne.n	8003268 <HAL_TIM_PWM_Start+0x24>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800325a:	b2db      	uxtb	r3, r3
 800325c:	2b01      	cmp	r3, #1
 800325e:	bf14      	ite	ne
 8003260:	2301      	movne	r3, #1
 8003262:	2300      	moveq	r3, #0
 8003264:	b2db      	uxtb	r3, r3
 8003266:	e022      	b.n	80032ae <HAL_TIM_PWM_Start+0x6a>
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	2b04      	cmp	r3, #4
 800326c:	d109      	bne.n	8003282 <HAL_TIM_PWM_Start+0x3e>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b01      	cmp	r3, #1
 8003278:	bf14      	ite	ne
 800327a:	2301      	movne	r3, #1
 800327c:	2300      	moveq	r3, #0
 800327e:	b2db      	uxtb	r3, r3
 8003280:	e015      	b.n	80032ae <HAL_TIM_PWM_Start+0x6a>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	2b08      	cmp	r3, #8
 8003286:	d109      	bne.n	800329c <HAL_TIM_PWM_Start+0x58>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2b01      	cmp	r3, #1
 8003292:	bf14      	ite	ne
 8003294:	2301      	movne	r3, #1
 8003296:	2300      	moveq	r3, #0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	e008      	b.n	80032ae <HAL_TIM_PWM_Start+0x6a>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	bf14      	ite	ne
 80032a8:	2301      	movne	r3, #1
 80032aa:	2300      	moveq	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e068      	b.n	8003388 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d104      	bne.n	80032c6 <HAL_TIM_PWM_Start+0x82>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032c4:	e013      	b.n	80032ee <HAL_TIM_PWM_Start+0xaa>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	d104      	bne.n	80032d6 <HAL_TIM_PWM_Start+0x92>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2202      	movs	r2, #2
 80032d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032d4:	e00b      	b.n	80032ee <HAL_TIM_PWM_Start+0xaa>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d104      	bne.n	80032e6 <HAL_TIM_PWM_Start+0xa2>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2202      	movs	r2, #2
 80032e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032e4:	e003      	b.n	80032ee <HAL_TIM_PWM_Start+0xaa>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2202      	movs	r2, #2
 80032ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2201      	movs	r2, #1
 80032f4:	6839      	ldr	r1, [r7, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 fda8 	bl	8003e4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a23      	ldr	r2, [pc, #140]	@ (8003390 <HAL_TIM_PWM_Start+0x14c>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d107      	bne.n	8003316 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003314:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a1d      	ldr	r2, [pc, #116]	@ (8003390 <HAL_TIM_PWM_Start+0x14c>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d018      	beq.n	8003352 <HAL_TIM_PWM_Start+0x10e>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003328:	d013      	beq.n	8003352 <HAL_TIM_PWM_Start+0x10e>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a19      	ldr	r2, [pc, #100]	@ (8003394 <HAL_TIM_PWM_Start+0x150>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d00e      	beq.n	8003352 <HAL_TIM_PWM_Start+0x10e>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a17      	ldr	r2, [pc, #92]	@ (8003398 <HAL_TIM_PWM_Start+0x154>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d009      	beq.n	8003352 <HAL_TIM_PWM_Start+0x10e>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a16      	ldr	r2, [pc, #88]	@ (800339c <HAL_TIM_PWM_Start+0x158>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d004      	beq.n	8003352 <HAL_TIM_PWM_Start+0x10e>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a14      	ldr	r2, [pc, #80]	@ (80033a0 <HAL_TIM_PWM_Start+0x15c>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d111      	bne.n	8003376 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f003 0307 	and.w	r3, r3, #7
 800335c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2b06      	cmp	r3, #6
 8003362:	d010      	beq.n	8003386 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f042 0201 	orr.w	r2, r2, #1
 8003372:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003374:	e007      	b.n	8003386 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0201 	orr.w	r2, r2, #1
 8003384:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3710      	adds	r7, #16
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	40010000 	.word	0x40010000
 8003394:	40000400 	.word	0x40000400
 8003398:	40000800 	.word	0x40000800
 800339c:	40000c00 	.word	0x40000c00
 80033a0:	40014000 	.word	0x40014000

080033a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d020      	beq.n	8003408 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d01b      	beq.n	8003408 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f06f 0202 	mvn.w	r2, #2
 80033d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2201      	movs	r2, #1
 80033de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	f003 0303 	and.w	r3, r3, #3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 fa5b 	bl	80038aa <HAL_TIM_IC_CaptureCallback>
 80033f4:	e005      	b.n	8003402 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 fa4d 	bl	8003896 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 fa5e 	bl	80038be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	f003 0304 	and.w	r3, r3, #4
 800340e:	2b00      	cmp	r3, #0
 8003410:	d020      	beq.n	8003454 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f003 0304 	and.w	r3, r3, #4
 8003418:	2b00      	cmp	r3, #0
 800341a:	d01b      	beq.n	8003454 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f06f 0204 	mvn.w	r2, #4
 8003424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2202      	movs	r2, #2
 800342a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003436:	2b00      	cmp	r3, #0
 8003438:	d003      	beq.n	8003442 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 fa35 	bl	80038aa <HAL_TIM_IC_CaptureCallback>
 8003440:	e005      	b.n	800344e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 fa27 	bl	8003896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 fa38 	bl	80038be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	f003 0308 	and.w	r3, r3, #8
 800345a:	2b00      	cmp	r3, #0
 800345c:	d020      	beq.n	80034a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f003 0308 	and.w	r3, r3, #8
 8003464:	2b00      	cmp	r3, #0
 8003466:	d01b      	beq.n	80034a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f06f 0208 	mvn.w	r2, #8
 8003470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2204      	movs	r2, #4
 8003476:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	69db      	ldr	r3, [r3, #28]
 800347e:	f003 0303 	and.w	r3, r3, #3
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 fa0f 	bl	80038aa <HAL_TIM_IC_CaptureCallback>
 800348c:	e005      	b.n	800349a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 fa01 	bl	8003896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f000 fa12 	bl	80038be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	f003 0310 	and.w	r3, r3, #16
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d020      	beq.n	80034ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f003 0310 	and.w	r3, r3, #16
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d01b      	beq.n	80034ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f06f 0210 	mvn.w	r2, #16
 80034bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2208      	movs	r2, #8
 80034c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	69db      	ldr	r3, [r3, #28]
 80034ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 f9e9 	bl	80038aa <HAL_TIM_IC_CaptureCallback>
 80034d8:	e005      	b.n	80034e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 f9db 	bl	8003896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 f9ec 	bl	80038be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00c      	beq.n	8003510 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d007      	beq.n	8003510 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f06f 0201 	mvn.w	r2, #1
 8003508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7fd fd1a 	bl	8000f44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00c      	beq.n	8003534 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003520:	2b00      	cmp	r3, #0
 8003522:	d007      	beq.n	8003534 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800352c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 fd2a 	bl	8003f88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00c      	beq.n	8003558 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003544:	2b00      	cmp	r3, #0
 8003546:	d007      	beq.n	8003558 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f9bd 	bl	80038d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f003 0320 	and.w	r3, r3, #32
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00c      	beq.n	800357c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 0320 	and.w	r3, r3, #32
 8003568:	2b00      	cmp	r3, #0
 800356a:	d007      	beq.n	800357c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f06f 0220 	mvn.w	r2, #32
 8003574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 fcfc 	bl	8003f74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800357c:	bf00      	nop
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003590:	2300      	movs	r3, #0
 8003592:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800359a:	2b01      	cmp	r3, #1
 800359c:	d101      	bne.n	80035a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800359e:	2302      	movs	r3, #2
 80035a0:	e0ae      	b.n	8003700 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2b0c      	cmp	r3, #12
 80035ae:	f200 809f 	bhi.w	80036f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80035b2:	a201      	add	r2, pc, #4	@ (adr r2, 80035b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80035b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b8:	080035ed 	.word	0x080035ed
 80035bc:	080036f1 	.word	0x080036f1
 80035c0:	080036f1 	.word	0x080036f1
 80035c4:	080036f1 	.word	0x080036f1
 80035c8:	0800362d 	.word	0x0800362d
 80035cc:	080036f1 	.word	0x080036f1
 80035d0:	080036f1 	.word	0x080036f1
 80035d4:	080036f1 	.word	0x080036f1
 80035d8:	0800366f 	.word	0x0800366f
 80035dc:	080036f1 	.word	0x080036f1
 80035e0:	080036f1 	.word	0x080036f1
 80035e4:	080036f1 	.word	0x080036f1
 80035e8:	080036af 	.word	0x080036af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68b9      	ldr	r1, [r7, #8]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f000 fa04 	bl	8003a00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	699a      	ldr	r2, [r3, #24]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f042 0208 	orr.w	r2, r2, #8
 8003606:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	699a      	ldr	r2, [r3, #24]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 0204 	bic.w	r2, r2, #4
 8003616:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	6999      	ldr	r1, [r3, #24]
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	691a      	ldr	r2, [r3, #16]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	619a      	str	r2, [r3, #24]
      break;
 800362a:	e064      	b.n	80036f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68b9      	ldr	r1, [r7, #8]
 8003632:	4618      	mov	r0, r3
 8003634:	f000 fa4a 	bl	8003acc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	699a      	ldr	r2, [r3, #24]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003646:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	699a      	ldr	r2, [r3, #24]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003656:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6999      	ldr	r1, [r3, #24]
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	021a      	lsls	r2, r3, #8
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	619a      	str	r2, [r3, #24]
      break;
 800366c:	e043      	b.n	80036f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68b9      	ldr	r1, [r7, #8]
 8003674:	4618      	mov	r0, r3
 8003676:	f000 fa95 	bl	8003ba4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	69da      	ldr	r2, [r3, #28]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f042 0208 	orr.w	r2, r2, #8
 8003688:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	69da      	ldr	r2, [r3, #28]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 0204 	bic.w	r2, r2, #4
 8003698:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	69d9      	ldr	r1, [r3, #28]
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	691a      	ldr	r2, [r3, #16]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	61da      	str	r2, [r3, #28]
      break;
 80036ac:	e023      	b.n	80036f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68b9      	ldr	r1, [r7, #8]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f000 fadf 	bl	8003c78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	69da      	ldr	r2, [r3, #28]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	69da      	ldr	r2, [r3, #28]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	69d9      	ldr	r1, [r3, #28]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	021a      	lsls	r2, r3, #8
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	430a      	orrs	r2, r1
 80036ec:	61da      	str	r2, [r3, #28]
      break;
 80036ee:	e002      	b.n	80036f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	75fb      	strb	r3, [r7, #23]
      break;
 80036f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80036fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003700:	4618      	mov	r0, r3
 8003702:	3718      	adds	r7, #24
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003712:	2300      	movs	r3, #0
 8003714:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800371c:	2b01      	cmp	r3, #1
 800371e:	d101      	bne.n	8003724 <HAL_TIM_ConfigClockSource+0x1c>
 8003720:	2302      	movs	r3, #2
 8003722:	e0b4      	b.n	800388e <HAL_TIM_ConfigClockSource+0x186>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2202      	movs	r2, #2
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003742:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800374a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800375c:	d03e      	beq.n	80037dc <HAL_TIM_ConfigClockSource+0xd4>
 800375e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003762:	f200 8087 	bhi.w	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 8003766:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800376a:	f000 8086 	beq.w	800387a <HAL_TIM_ConfigClockSource+0x172>
 800376e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003772:	d87f      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 8003774:	2b70      	cmp	r3, #112	@ 0x70
 8003776:	d01a      	beq.n	80037ae <HAL_TIM_ConfigClockSource+0xa6>
 8003778:	2b70      	cmp	r3, #112	@ 0x70
 800377a:	d87b      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 800377c:	2b60      	cmp	r3, #96	@ 0x60
 800377e:	d050      	beq.n	8003822 <HAL_TIM_ConfigClockSource+0x11a>
 8003780:	2b60      	cmp	r3, #96	@ 0x60
 8003782:	d877      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 8003784:	2b50      	cmp	r3, #80	@ 0x50
 8003786:	d03c      	beq.n	8003802 <HAL_TIM_ConfigClockSource+0xfa>
 8003788:	2b50      	cmp	r3, #80	@ 0x50
 800378a:	d873      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 800378c:	2b40      	cmp	r3, #64	@ 0x40
 800378e:	d058      	beq.n	8003842 <HAL_TIM_ConfigClockSource+0x13a>
 8003790:	2b40      	cmp	r3, #64	@ 0x40
 8003792:	d86f      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 8003794:	2b30      	cmp	r3, #48	@ 0x30
 8003796:	d064      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0x15a>
 8003798:	2b30      	cmp	r3, #48	@ 0x30
 800379a:	d86b      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 800379c:	2b20      	cmp	r3, #32
 800379e:	d060      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0x15a>
 80037a0:	2b20      	cmp	r3, #32
 80037a2:	d867      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d05c      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0x15a>
 80037a8:	2b10      	cmp	r3, #16
 80037aa:	d05a      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0x15a>
 80037ac:	e062      	b.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037be:	f000 fb25 	bl	8003e0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80037d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	609a      	str	r2, [r3, #8]
      break;
 80037da:	e04f      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037ec:	f000 fb0e 	bl	8003e0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689a      	ldr	r2, [r3, #8]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80037fe:	609a      	str	r2, [r3, #8]
      break;
 8003800:	e03c      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800380e:	461a      	mov	r2, r3
 8003810:	f000 fa82 	bl	8003d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2150      	movs	r1, #80	@ 0x50
 800381a:	4618      	mov	r0, r3
 800381c:	f000 fadb 	bl	8003dd6 <TIM_ITRx_SetConfig>
      break;
 8003820:	e02c      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800382e:	461a      	mov	r2, r3
 8003830:	f000 faa1 	bl	8003d76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2160      	movs	r1, #96	@ 0x60
 800383a:	4618      	mov	r0, r3
 800383c:	f000 facb 	bl	8003dd6 <TIM_ITRx_SetConfig>
      break;
 8003840:	e01c      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800384e:	461a      	mov	r2, r3
 8003850:	f000 fa62 	bl	8003d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2140      	movs	r1, #64	@ 0x40
 800385a:	4618      	mov	r0, r3
 800385c:	f000 fabb 	bl	8003dd6 <TIM_ITRx_SetConfig>
      break;
 8003860:	e00c      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4619      	mov	r1, r3
 800386c:	4610      	mov	r0, r2
 800386e:	f000 fab2 	bl	8003dd6 <TIM_ITRx_SetConfig>
      break;
 8003872:	e003      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	73fb      	strb	r3, [r7, #15]
      break;
 8003878:	e000      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800387a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800388c:	7bfb      	ldrb	r3, [r7, #15]
}
 800388e:	4618      	mov	r0, r3
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr

080038aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b083      	sub	sp, #12
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038b2:	bf00      	nop
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr

080038be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038be:	b480      	push	{r7}
 80038c0:	b083      	sub	sp, #12
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b083      	sub	sp, #12
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
	...

080038e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a3a      	ldr	r2, [pc, #232]	@ (80039e4 <TIM_Base_SetConfig+0xfc>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d00f      	beq.n	8003920 <TIM_Base_SetConfig+0x38>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003906:	d00b      	beq.n	8003920 <TIM_Base_SetConfig+0x38>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a37      	ldr	r2, [pc, #220]	@ (80039e8 <TIM_Base_SetConfig+0x100>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d007      	beq.n	8003920 <TIM_Base_SetConfig+0x38>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a36      	ldr	r2, [pc, #216]	@ (80039ec <TIM_Base_SetConfig+0x104>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d003      	beq.n	8003920 <TIM_Base_SetConfig+0x38>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a35      	ldr	r2, [pc, #212]	@ (80039f0 <TIM_Base_SetConfig+0x108>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d108      	bne.n	8003932 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003926:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	4313      	orrs	r3, r2
 8003930:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a2b      	ldr	r2, [pc, #172]	@ (80039e4 <TIM_Base_SetConfig+0xfc>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d01b      	beq.n	8003972 <TIM_Base_SetConfig+0x8a>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003940:	d017      	beq.n	8003972 <TIM_Base_SetConfig+0x8a>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a28      	ldr	r2, [pc, #160]	@ (80039e8 <TIM_Base_SetConfig+0x100>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d013      	beq.n	8003972 <TIM_Base_SetConfig+0x8a>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a27      	ldr	r2, [pc, #156]	@ (80039ec <TIM_Base_SetConfig+0x104>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d00f      	beq.n	8003972 <TIM_Base_SetConfig+0x8a>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a26      	ldr	r2, [pc, #152]	@ (80039f0 <TIM_Base_SetConfig+0x108>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d00b      	beq.n	8003972 <TIM_Base_SetConfig+0x8a>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a25      	ldr	r2, [pc, #148]	@ (80039f4 <TIM_Base_SetConfig+0x10c>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d007      	beq.n	8003972 <TIM_Base_SetConfig+0x8a>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a24      	ldr	r2, [pc, #144]	@ (80039f8 <TIM_Base_SetConfig+0x110>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d003      	beq.n	8003972 <TIM_Base_SetConfig+0x8a>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a23      	ldr	r2, [pc, #140]	@ (80039fc <TIM_Base_SetConfig+0x114>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d108      	bne.n	8003984 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003978:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	4313      	orrs	r3, r2
 8003982:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	695b      	ldr	r3, [r3, #20]
 800398e:	4313      	orrs	r3, r2
 8003990:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68fa      	ldr	r2, [r7, #12]
 8003996:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	689a      	ldr	r2, [r3, #8]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	4a0e      	ldr	r2, [pc, #56]	@ (80039e4 <TIM_Base_SetConfig+0xfc>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d103      	bne.n	80039b8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	691a      	ldr	r2, [r3, #16]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d105      	bne.n	80039d6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	f023 0201 	bic.w	r2, r3, #1
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	611a      	str	r2, [r3, #16]
  }
}
 80039d6:	bf00      	nop
 80039d8:	3714      	adds	r7, #20
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	40010000 	.word	0x40010000
 80039e8:	40000400 	.word	0x40000400
 80039ec:	40000800 	.word	0x40000800
 80039f0:	40000c00 	.word	0x40000c00
 80039f4:	40014000 	.word	0x40014000
 80039f8:	40014400 	.word	0x40014400
 80039fc:	40014800 	.word	0x40014800

08003a00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b087      	sub	sp, #28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	f023 0201 	bic.w	r2, r3, #1
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f023 0303 	bic.w	r3, r3, #3
 8003a36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f023 0302 	bic.w	r3, r3, #2
 8003a48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a1c      	ldr	r2, [pc, #112]	@ (8003ac8 <TIM_OC1_SetConfig+0xc8>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d10c      	bne.n	8003a76 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f023 0308 	bic.w	r3, r3, #8
 8003a62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	697a      	ldr	r2, [r7, #20]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f023 0304 	bic.w	r3, r3, #4
 8003a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a13      	ldr	r2, [pc, #76]	@ (8003ac8 <TIM_OC1_SetConfig+0xc8>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d111      	bne.n	8003aa2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	685a      	ldr	r2, [r3, #4]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	621a      	str	r2, [r3, #32]
}
 8003abc:	bf00      	nop
 8003abe:	371c      	adds	r7, #28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	40010000 	.word	0x40010000

08003acc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b087      	sub	sp, #28
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	f023 0210 	bic.w	r2, r3, #16
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	f023 0320 	bic.w	r3, r3, #32
 8003b16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a1e      	ldr	r2, [pc, #120]	@ (8003ba0 <TIM_OC2_SetConfig+0xd4>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d10d      	bne.n	8003b48 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	011b      	lsls	r3, r3, #4
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a15      	ldr	r2, [pc, #84]	@ (8003ba0 <TIM_OC2_SetConfig+0xd4>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d113      	bne.n	8003b78 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68fa      	ldr	r2, [r7, #12]
 8003b82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	621a      	str	r2, [r3, #32]
}
 8003b92:	bf00      	nop
 8003b94:	371c      	adds	r7, #28
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	40010000 	.word	0x40010000

08003ba4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b087      	sub	sp, #28
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	69db      	ldr	r3, [r3, #28]
 8003bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f023 0303 	bic.w	r3, r3, #3
 8003bda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68fa      	ldr	r2, [r7, #12]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003bec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	021b      	lsls	r3, r3, #8
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8003c74 <TIM_OC3_SetConfig+0xd0>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d10d      	bne.n	8003c1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	021b      	lsls	r3, r3, #8
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a14      	ldr	r2, [pc, #80]	@ (8003c74 <TIM_OC3_SetConfig+0xd0>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d113      	bne.n	8003c4e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	011b      	lsls	r3, r3, #4
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	011b      	lsls	r3, r3, #4
 8003c48:	693a      	ldr	r2, [r7, #16]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	693a      	ldr	r2, [r7, #16]
 8003c52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	685a      	ldr	r2, [r3, #4]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	621a      	str	r2, [r3, #32]
}
 8003c68:	bf00      	nop
 8003c6a:	371c      	adds	r7, #28
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	40010000 	.word	0x40010000

08003c78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b087      	sub	sp, #28
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	69db      	ldr	r3, [r3, #28]
 8003c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	021b      	lsls	r3, r3, #8
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	031b      	lsls	r3, r3, #12
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a10      	ldr	r2, [pc, #64]	@ (8003d14 <TIM_OC4_SetConfig+0x9c>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d109      	bne.n	8003cec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003cde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	019b      	lsls	r3, r3, #6
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	685a      	ldr	r2, [r3, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	693a      	ldr	r2, [r7, #16]
 8003d04:	621a      	str	r2, [r3, #32]
}
 8003d06:	bf00      	nop
 8003d08:	371c      	adds	r7, #28
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	40010000 	.word	0x40010000

08003d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b087      	sub	sp, #28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	f023 0201 	bic.w	r2, r3, #1
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	011b      	lsls	r3, r3, #4
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f023 030a 	bic.w	r3, r3, #10
 8003d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	621a      	str	r2, [r3, #32]
}
 8003d6a:	bf00      	nop
 8003d6c:	371c      	adds	r7, #28
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr

08003d76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b087      	sub	sp, #28
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	60f8      	str	r0, [r7, #12]
 8003d7e:	60b9      	str	r1, [r7, #8]
 8003d80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6a1b      	ldr	r3, [r3, #32]
 8003d8c:	f023 0210 	bic.w	r2, r3, #16
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003da0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	031b      	lsls	r3, r3, #12
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003db2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	011b      	lsls	r3, r3, #4
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	621a      	str	r2, [r3, #32]
}
 8003dca:	bf00      	nop
 8003dcc:	371c      	adds	r7, #28
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr

08003dd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	b085      	sub	sp, #20
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
 8003dde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dee:	683a      	ldr	r2, [r7, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f043 0307 	orr.w	r3, r3, #7
 8003df8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	68fa      	ldr	r2, [r7, #12]
 8003dfe:	609a      	str	r2, [r3, #8]
}
 8003e00:	bf00      	nop
 8003e02:	3714      	adds	r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b087      	sub	sp, #28
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
 8003e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	021a      	lsls	r2, r3, #8
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	609a      	str	r2, [r3, #8]
}
 8003e40:	bf00      	nop
 8003e42:	371c      	adds	r7, #28
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b087      	sub	sp, #28
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	f003 031f 	and.w	r3, r3, #31
 8003e5e:	2201      	movs	r2, #1
 8003e60:	fa02 f303 	lsl.w	r3, r2, r3
 8003e64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6a1a      	ldr	r2, [r3, #32]
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	43db      	mvns	r3, r3
 8003e6e:	401a      	ands	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6a1a      	ldr	r2, [r3, #32]
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	f003 031f 	and.w	r3, r3, #31
 8003e7e:	6879      	ldr	r1, [r7, #4]
 8003e80:	fa01 f303 	lsl.w	r3, r1, r3
 8003e84:	431a      	orrs	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	621a      	str	r2, [r3, #32]
}
 8003e8a:	bf00      	nop
 8003e8c:	371c      	adds	r7, #28
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
	...

08003e98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d101      	bne.n	8003eb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003eac:	2302      	movs	r3, #2
 8003eae:	e050      	b.n	8003f52 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a1c      	ldr	r2, [pc, #112]	@ (8003f60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d018      	beq.n	8003f26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003efc:	d013      	beq.n	8003f26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a18      	ldr	r2, [pc, #96]	@ (8003f64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d00e      	beq.n	8003f26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a16      	ldr	r2, [pc, #88]	@ (8003f68 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d009      	beq.n	8003f26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a15      	ldr	r2, [pc, #84]	@ (8003f6c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d004      	beq.n	8003f26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a13      	ldr	r2, [pc, #76]	@ (8003f70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d10c      	bne.n	8003f40 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	68ba      	ldr	r2, [r7, #8]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40010000 	.word	0x40010000
 8003f64:	40000400 	.word	0x40000400
 8003f68:	40000800 	.word	0x40000800
 8003f6c:	40000c00 	.word	0x40000c00
 8003f70:	40014000 	.word	0x40014000

08003f74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f7c:	bf00      	nop
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr

08003f88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f90:	bf00      	nop
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <__cvt>:
 8003f9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fa0:	ec57 6b10 	vmov	r6, r7, d0
 8003fa4:	2f00      	cmp	r7, #0
 8003fa6:	460c      	mov	r4, r1
 8003fa8:	4619      	mov	r1, r3
 8003faa:	463b      	mov	r3, r7
 8003fac:	bfbb      	ittet	lt
 8003fae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003fb2:	461f      	movlt	r7, r3
 8003fb4:	2300      	movge	r3, #0
 8003fb6:	232d      	movlt	r3, #45	@ 0x2d
 8003fb8:	700b      	strb	r3, [r1, #0]
 8003fba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003fbc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003fc0:	4691      	mov	r9, r2
 8003fc2:	f023 0820 	bic.w	r8, r3, #32
 8003fc6:	bfbc      	itt	lt
 8003fc8:	4632      	movlt	r2, r6
 8003fca:	4616      	movlt	r6, r2
 8003fcc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003fd0:	d005      	beq.n	8003fde <__cvt+0x42>
 8003fd2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003fd6:	d100      	bne.n	8003fda <__cvt+0x3e>
 8003fd8:	3401      	adds	r4, #1
 8003fda:	2102      	movs	r1, #2
 8003fdc:	e000      	b.n	8003fe0 <__cvt+0x44>
 8003fde:	2103      	movs	r1, #3
 8003fe0:	ab03      	add	r3, sp, #12
 8003fe2:	9301      	str	r3, [sp, #4]
 8003fe4:	ab02      	add	r3, sp, #8
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	ec47 6b10 	vmov	d0, r6, r7
 8003fec:	4653      	mov	r3, sl
 8003fee:	4622      	mov	r2, r4
 8003ff0:	f000 fe3a 	bl	8004c68 <_dtoa_r>
 8003ff4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003ff8:	4605      	mov	r5, r0
 8003ffa:	d119      	bne.n	8004030 <__cvt+0x94>
 8003ffc:	f019 0f01 	tst.w	r9, #1
 8004000:	d00e      	beq.n	8004020 <__cvt+0x84>
 8004002:	eb00 0904 	add.w	r9, r0, r4
 8004006:	2200      	movs	r2, #0
 8004008:	2300      	movs	r3, #0
 800400a:	4630      	mov	r0, r6
 800400c:	4639      	mov	r1, r7
 800400e:	f7fc fd63 	bl	8000ad8 <__aeabi_dcmpeq>
 8004012:	b108      	cbz	r0, 8004018 <__cvt+0x7c>
 8004014:	f8cd 900c 	str.w	r9, [sp, #12]
 8004018:	2230      	movs	r2, #48	@ 0x30
 800401a:	9b03      	ldr	r3, [sp, #12]
 800401c:	454b      	cmp	r3, r9
 800401e:	d31e      	bcc.n	800405e <__cvt+0xc2>
 8004020:	9b03      	ldr	r3, [sp, #12]
 8004022:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004024:	1b5b      	subs	r3, r3, r5
 8004026:	4628      	mov	r0, r5
 8004028:	6013      	str	r3, [r2, #0]
 800402a:	b004      	add	sp, #16
 800402c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004030:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004034:	eb00 0904 	add.w	r9, r0, r4
 8004038:	d1e5      	bne.n	8004006 <__cvt+0x6a>
 800403a:	7803      	ldrb	r3, [r0, #0]
 800403c:	2b30      	cmp	r3, #48	@ 0x30
 800403e:	d10a      	bne.n	8004056 <__cvt+0xba>
 8004040:	2200      	movs	r2, #0
 8004042:	2300      	movs	r3, #0
 8004044:	4630      	mov	r0, r6
 8004046:	4639      	mov	r1, r7
 8004048:	f7fc fd46 	bl	8000ad8 <__aeabi_dcmpeq>
 800404c:	b918      	cbnz	r0, 8004056 <__cvt+0xba>
 800404e:	f1c4 0401 	rsb	r4, r4, #1
 8004052:	f8ca 4000 	str.w	r4, [sl]
 8004056:	f8da 3000 	ldr.w	r3, [sl]
 800405a:	4499      	add	r9, r3
 800405c:	e7d3      	b.n	8004006 <__cvt+0x6a>
 800405e:	1c59      	adds	r1, r3, #1
 8004060:	9103      	str	r1, [sp, #12]
 8004062:	701a      	strb	r2, [r3, #0]
 8004064:	e7d9      	b.n	800401a <__cvt+0x7e>

08004066 <__exponent>:
 8004066:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004068:	2900      	cmp	r1, #0
 800406a:	bfba      	itte	lt
 800406c:	4249      	neglt	r1, r1
 800406e:	232d      	movlt	r3, #45	@ 0x2d
 8004070:	232b      	movge	r3, #43	@ 0x2b
 8004072:	2909      	cmp	r1, #9
 8004074:	7002      	strb	r2, [r0, #0]
 8004076:	7043      	strb	r3, [r0, #1]
 8004078:	dd29      	ble.n	80040ce <__exponent+0x68>
 800407a:	f10d 0307 	add.w	r3, sp, #7
 800407e:	461d      	mov	r5, r3
 8004080:	270a      	movs	r7, #10
 8004082:	461a      	mov	r2, r3
 8004084:	fbb1 f6f7 	udiv	r6, r1, r7
 8004088:	fb07 1416 	mls	r4, r7, r6, r1
 800408c:	3430      	adds	r4, #48	@ 0x30
 800408e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004092:	460c      	mov	r4, r1
 8004094:	2c63      	cmp	r4, #99	@ 0x63
 8004096:	f103 33ff 	add.w	r3, r3, #4294967295
 800409a:	4631      	mov	r1, r6
 800409c:	dcf1      	bgt.n	8004082 <__exponent+0x1c>
 800409e:	3130      	adds	r1, #48	@ 0x30
 80040a0:	1e94      	subs	r4, r2, #2
 80040a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80040a6:	1c41      	adds	r1, r0, #1
 80040a8:	4623      	mov	r3, r4
 80040aa:	42ab      	cmp	r3, r5
 80040ac:	d30a      	bcc.n	80040c4 <__exponent+0x5e>
 80040ae:	f10d 0309 	add.w	r3, sp, #9
 80040b2:	1a9b      	subs	r3, r3, r2
 80040b4:	42ac      	cmp	r4, r5
 80040b6:	bf88      	it	hi
 80040b8:	2300      	movhi	r3, #0
 80040ba:	3302      	adds	r3, #2
 80040bc:	4403      	add	r3, r0
 80040be:	1a18      	subs	r0, r3, r0
 80040c0:	b003      	add	sp, #12
 80040c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80040c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80040cc:	e7ed      	b.n	80040aa <__exponent+0x44>
 80040ce:	2330      	movs	r3, #48	@ 0x30
 80040d0:	3130      	adds	r1, #48	@ 0x30
 80040d2:	7083      	strb	r3, [r0, #2]
 80040d4:	70c1      	strb	r1, [r0, #3]
 80040d6:	1d03      	adds	r3, r0, #4
 80040d8:	e7f1      	b.n	80040be <__exponent+0x58>
	...

080040dc <_printf_float>:
 80040dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040e0:	b08d      	sub	sp, #52	@ 0x34
 80040e2:	460c      	mov	r4, r1
 80040e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80040e8:	4616      	mov	r6, r2
 80040ea:	461f      	mov	r7, r3
 80040ec:	4605      	mov	r5, r0
 80040ee:	f000 fcbb 	bl	8004a68 <_localeconv_r>
 80040f2:	6803      	ldr	r3, [r0, #0]
 80040f4:	9304      	str	r3, [sp, #16]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7fc f8c2 	bl	8000280 <strlen>
 80040fc:	2300      	movs	r3, #0
 80040fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8004100:	f8d8 3000 	ldr.w	r3, [r8]
 8004104:	9005      	str	r0, [sp, #20]
 8004106:	3307      	adds	r3, #7
 8004108:	f023 0307 	bic.w	r3, r3, #7
 800410c:	f103 0208 	add.w	r2, r3, #8
 8004110:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004114:	f8d4 b000 	ldr.w	fp, [r4]
 8004118:	f8c8 2000 	str.w	r2, [r8]
 800411c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004120:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004124:	9307      	str	r3, [sp, #28]
 8004126:	f8cd 8018 	str.w	r8, [sp, #24]
 800412a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800412e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004132:	4b9c      	ldr	r3, [pc, #624]	@ (80043a4 <_printf_float+0x2c8>)
 8004134:	f04f 32ff 	mov.w	r2, #4294967295
 8004138:	f7fc fd00 	bl	8000b3c <__aeabi_dcmpun>
 800413c:	bb70      	cbnz	r0, 800419c <_printf_float+0xc0>
 800413e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004142:	4b98      	ldr	r3, [pc, #608]	@ (80043a4 <_printf_float+0x2c8>)
 8004144:	f04f 32ff 	mov.w	r2, #4294967295
 8004148:	f7fc fcda 	bl	8000b00 <__aeabi_dcmple>
 800414c:	bb30      	cbnz	r0, 800419c <_printf_float+0xc0>
 800414e:	2200      	movs	r2, #0
 8004150:	2300      	movs	r3, #0
 8004152:	4640      	mov	r0, r8
 8004154:	4649      	mov	r1, r9
 8004156:	f7fc fcc9 	bl	8000aec <__aeabi_dcmplt>
 800415a:	b110      	cbz	r0, 8004162 <_printf_float+0x86>
 800415c:	232d      	movs	r3, #45	@ 0x2d
 800415e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004162:	4a91      	ldr	r2, [pc, #580]	@ (80043a8 <_printf_float+0x2cc>)
 8004164:	4b91      	ldr	r3, [pc, #580]	@ (80043ac <_printf_float+0x2d0>)
 8004166:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800416a:	bf94      	ite	ls
 800416c:	4690      	movls	r8, r2
 800416e:	4698      	movhi	r8, r3
 8004170:	2303      	movs	r3, #3
 8004172:	6123      	str	r3, [r4, #16]
 8004174:	f02b 0304 	bic.w	r3, fp, #4
 8004178:	6023      	str	r3, [r4, #0]
 800417a:	f04f 0900 	mov.w	r9, #0
 800417e:	9700      	str	r7, [sp, #0]
 8004180:	4633      	mov	r3, r6
 8004182:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004184:	4621      	mov	r1, r4
 8004186:	4628      	mov	r0, r5
 8004188:	f000 f9d2 	bl	8004530 <_printf_common>
 800418c:	3001      	adds	r0, #1
 800418e:	f040 808d 	bne.w	80042ac <_printf_float+0x1d0>
 8004192:	f04f 30ff 	mov.w	r0, #4294967295
 8004196:	b00d      	add	sp, #52	@ 0x34
 8004198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800419c:	4642      	mov	r2, r8
 800419e:	464b      	mov	r3, r9
 80041a0:	4640      	mov	r0, r8
 80041a2:	4649      	mov	r1, r9
 80041a4:	f7fc fcca 	bl	8000b3c <__aeabi_dcmpun>
 80041a8:	b140      	cbz	r0, 80041bc <_printf_float+0xe0>
 80041aa:	464b      	mov	r3, r9
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	bfbc      	itt	lt
 80041b0:	232d      	movlt	r3, #45	@ 0x2d
 80041b2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80041b6:	4a7e      	ldr	r2, [pc, #504]	@ (80043b0 <_printf_float+0x2d4>)
 80041b8:	4b7e      	ldr	r3, [pc, #504]	@ (80043b4 <_printf_float+0x2d8>)
 80041ba:	e7d4      	b.n	8004166 <_printf_float+0x8a>
 80041bc:	6863      	ldr	r3, [r4, #4]
 80041be:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80041c2:	9206      	str	r2, [sp, #24]
 80041c4:	1c5a      	adds	r2, r3, #1
 80041c6:	d13b      	bne.n	8004240 <_printf_float+0x164>
 80041c8:	2306      	movs	r3, #6
 80041ca:	6063      	str	r3, [r4, #4]
 80041cc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80041d0:	2300      	movs	r3, #0
 80041d2:	6022      	str	r2, [r4, #0]
 80041d4:	9303      	str	r3, [sp, #12]
 80041d6:	ab0a      	add	r3, sp, #40	@ 0x28
 80041d8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80041dc:	ab09      	add	r3, sp, #36	@ 0x24
 80041de:	9300      	str	r3, [sp, #0]
 80041e0:	6861      	ldr	r1, [r4, #4]
 80041e2:	ec49 8b10 	vmov	d0, r8, r9
 80041e6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80041ea:	4628      	mov	r0, r5
 80041ec:	f7ff fed6 	bl	8003f9c <__cvt>
 80041f0:	9b06      	ldr	r3, [sp, #24]
 80041f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80041f4:	2b47      	cmp	r3, #71	@ 0x47
 80041f6:	4680      	mov	r8, r0
 80041f8:	d129      	bne.n	800424e <_printf_float+0x172>
 80041fa:	1cc8      	adds	r0, r1, #3
 80041fc:	db02      	blt.n	8004204 <_printf_float+0x128>
 80041fe:	6863      	ldr	r3, [r4, #4]
 8004200:	4299      	cmp	r1, r3
 8004202:	dd41      	ble.n	8004288 <_printf_float+0x1ac>
 8004204:	f1aa 0a02 	sub.w	sl, sl, #2
 8004208:	fa5f fa8a 	uxtb.w	sl, sl
 800420c:	3901      	subs	r1, #1
 800420e:	4652      	mov	r2, sl
 8004210:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004214:	9109      	str	r1, [sp, #36]	@ 0x24
 8004216:	f7ff ff26 	bl	8004066 <__exponent>
 800421a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800421c:	1813      	adds	r3, r2, r0
 800421e:	2a01      	cmp	r2, #1
 8004220:	4681      	mov	r9, r0
 8004222:	6123      	str	r3, [r4, #16]
 8004224:	dc02      	bgt.n	800422c <_printf_float+0x150>
 8004226:	6822      	ldr	r2, [r4, #0]
 8004228:	07d2      	lsls	r2, r2, #31
 800422a:	d501      	bpl.n	8004230 <_printf_float+0x154>
 800422c:	3301      	adds	r3, #1
 800422e:	6123      	str	r3, [r4, #16]
 8004230:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004234:	2b00      	cmp	r3, #0
 8004236:	d0a2      	beq.n	800417e <_printf_float+0xa2>
 8004238:	232d      	movs	r3, #45	@ 0x2d
 800423a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800423e:	e79e      	b.n	800417e <_printf_float+0xa2>
 8004240:	9a06      	ldr	r2, [sp, #24]
 8004242:	2a47      	cmp	r2, #71	@ 0x47
 8004244:	d1c2      	bne.n	80041cc <_printf_float+0xf0>
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1c0      	bne.n	80041cc <_printf_float+0xf0>
 800424a:	2301      	movs	r3, #1
 800424c:	e7bd      	b.n	80041ca <_printf_float+0xee>
 800424e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004252:	d9db      	bls.n	800420c <_printf_float+0x130>
 8004254:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004258:	d118      	bne.n	800428c <_printf_float+0x1b0>
 800425a:	2900      	cmp	r1, #0
 800425c:	6863      	ldr	r3, [r4, #4]
 800425e:	dd0b      	ble.n	8004278 <_printf_float+0x19c>
 8004260:	6121      	str	r1, [r4, #16]
 8004262:	b913      	cbnz	r3, 800426a <_printf_float+0x18e>
 8004264:	6822      	ldr	r2, [r4, #0]
 8004266:	07d0      	lsls	r0, r2, #31
 8004268:	d502      	bpl.n	8004270 <_printf_float+0x194>
 800426a:	3301      	adds	r3, #1
 800426c:	440b      	add	r3, r1
 800426e:	6123      	str	r3, [r4, #16]
 8004270:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004272:	f04f 0900 	mov.w	r9, #0
 8004276:	e7db      	b.n	8004230 <_printf_float+0x154>
 8004278:	b913      	cbnz	r3, 8004280 <_printf_float+0x1a4>
 800427a:	6822      	ldr	r2, [r4, #0]
 800427c:	07d2      	lsls	r2, r2, #31
 800427e:	d501      	bpl.n	8004284 <_printf_float+0x1a8>
 8004280:	3302      	adds	r3, #2
 8004282:	e7f4      	b.n	800426e <_printf_float+0x192>
 8004284:	2301      	movs	r3, #1
 8004286:	e7f2      	b.n	800426e <_printf_float+0x192>
 8004288:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800428c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800428e:	4299      	cmp	r1, r3
 8004290:	db05      	blt.n	800429e <_printf_float+0x1c2>
 8004292:	6823      	ldr	r3, [r4, #0]
 8004294:	6121      	str	r1, [r4, #16]
 8004296:	07d8      	lsls	r0, r3, #31
 8004298:	d5ea      	bpl.n	8004270 <_printf_float+0x194>
 800429a:	1c4b      	adds	r3, r1, #1
 800429c:	e7e7      	b.n	800426e <_printf_float+0x192>
 800429e:	2900      	cmp	r1, #0
 80042a0:	bfd4      	ite	le
 80042a2:	f1c1 0202 	rsble	r2, r1, #2
 80042a6:	2201      	movgt	r2, #1
 80042a8:	4413      	add	r3, r2
 80042aa:	e7e0      	b.n	800426e <_printf_float+0x192>
 80042ac:	6823      	ldr	r3, [r4, #0]
 80042ae:	055a      	lsls	r2, r3, #21
 80042b0:	d407      	bmi.n	80042c2 <_printf_float+0x1e6>
 80042b2:	6923      	ldr	r3, [r4, #16]
 80042b4:	4642      	mov	r2, r8
 80042b6:	4631      	mov	r1, r6
 80042b8:	4628      	mov	r0, r5
 80042ba:	47b8      	blx	r7
 80042bc:	3001      	adds	r0, #1
 80042be:	d12b      	bne.n	8004318 <_printf_float+0x23c>
 80042c0:	e767      	b.n	8004192 <_printf_float+0xb6>
 80042c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80042c6:	f240 80dd 	bls.w	8004484 <_printf_float+0x3a8>
 80042ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80042ce:	2200      	movs	r2, #0
 80042d0:	2300      	movs	r3, #0
 80042d2:	f7fc fc01 	bl	8000ad8 <__aeabi_dcmpeq>
 80042d6:	2800      	cmp	r0, #0
 80042d8:	d033      	beq.n	8004342 <_printf_float+0x266>
 80042da:	4a37      	ldr	r2, [pc, #220]	@ (80043b8 <_printf_float+0x2dc>)
 80042dc:	2301      	movs	r3, #1
 80042de:	4631      	mov	r1, r6
 80042e0:	4628      	mov	r0, r5
 80042e2:	47b8      	blx	r7
 80042e4:	3001      	adds	r0, #1
 80042e6:	f43f af54 	beq.w	8004192 <_printf_float+0xb6>
 80042ea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80042ee:	4543      	cmp	r3, r8
 80042f0:	db02      	blt.n	80042f8 <_printf_float+0x21c>
 80042f2:	6823      	ldr	r3, [r4, #0]
 80042f4:	07d8      	lsls	r0, r3, #31
 80042f6:	d50f      	bpl.n	8004318 <_printf_float+0x23c>
 80042f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042fc:	4631      	mov	r1, r6
 80042fe:	4628      	mov	r0, r5
 8004300:	47b8      	blx	r7
 8004302:	3001      	adds	r0, #1
 8004304:	f43f af45 	beq.w	8004192 <_printf_float+0xb6>
 8004308:	f04f 0900 	mov.w	r9, #0
 800430c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004310:	f104 0a1a 	add.w	sl, r4, #26
 8004314:	45c8      	cmp	r8, r9
 8004316:	dc09      	bgt.n	800432c <_printf_float+0x250>
 8004318:	6823      	ldr	r3, [r4, #0]
 800431a:	079b      	lsls	r3, r3, #30
 800431c:	f100 8103 	bmi.w	8004526 <_printf_float+0x44a>
 8004320:	68e0      	ldr	r0, [r4, #12]
 8004322:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004324:	4298      	cmp	r0, r3
 8004326:	bfb8      	it	lt
 8004328:	4618      	movlt	r0, r3
 800432a:	e734      	b.n	8004196 <_printf_float+0xba>
 800432c:	2301      	movs	r3, #1
 800432e:	4652      	mov	r2, sl
 8004330:	4631      	mov	r1, r6
 8004332:	4628      	mov	r0, r5
 8004334:	47b8      	blx	r7
 8004336:	3001      	adds	r0, #1
 8004338:	f43f af2b 	beq.w	8004192 <_printf_float+0xb6>
 800433c:	f109 0901 	add.w	r9, r9, #1
 8004340:	e7e8      	b.n	8004314 <_printf_float+0x238>
 8004342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004344:	2b00      	cmp	r3, #0
 8004346:	dc39      	bgt.n	80043bc <_printf_float+0x2e0>
 8004348:	4a1b      	ldr	r2, [pc, #108]	@ (80043b8 <_printf_float+0x2dc>)
 800434a:	2301      	movs	r3, #1
 800434c:	4631      	mov	r1, r6
 800434e:	4628      	mov	r0, r5
 8004350:	47b8      	blx	r7
 8004352:	3001      	adds	r0, #1
 8004354:	f43f af1d 	beq.w	8004192 <_printf_float+0xb6>
 8004358:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800435c:	ea59 0303 	orrs.w	r3, r9, r3
 8004360:	d102      	bne.n	8004368 <_printf_float+0x28c>
 8004362:	6823      	ldr	r3, [r4, #0]
 8004364:	07d9      	lsls	r1, r3, #31
 8004366:	d5d7      	bpl.n	8004318 <_printf_float+0x23c>
 8004368:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800436c:	4631      	mov	r1, r6
 800436e:	4628      	mov	r0, r5
 8004370:	47b8      	blx	r7
 8004372:	3001      	adds	r0, #1
 8004374:	f43f af0d 	beq.w	8004192 <_printf_float+0xb6>
 8004378:	f04f 0a00 	mov.w	sl, #0
 800437c:	f104 0b1a 	add.w	fp, r4, #26
 8004380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004382:	425b      	negs	r3, r3
 8004384:	4553      	cmp	r3, sl
 8004386:	dc01      	bgt.n	800438c <_printf_float+0x2b0>
 8004388:	464b      	mov	r3, r9
 800438a:	e793      	b.n	80042b4 <_printf_float+0x1d8>
 800438c:	2301      	movs	r3, #1
 800438e:	465a      	mov	r2, fp
 8004390:	4631      	mov	r1, r6
 8004392:	4628      	mov	r0, r5
 8004394:	47b8      	blx	r7
 8004396:	3001      	adds	r0, #1
 8004398:	f43f aefb 	beq.w	8004192 <_printf_float+0xb6>
 800439c:	f10a 0a01 	add.w	sl, sl, #1
 80043a0:	e7ee      	b.n	8004380 <_printf_float+0x2a4>
 80043a2:	bf00      	nop
 80043a4:	7fefffff 	.word	0x7fefffff
 80043a8:	080068c0 	.word	0x080068c0
 80043ac:	080068c4 	.word	0x080068c4
 80043b0:	080068c8 	.word	0x080068c8
 80043b4:	080068cc 	.word	0x080068cc
 80043b8:	080068d0 	.word	0x080068d0
 80043bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80043be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80043c2:	4553      	cmp	r3, sl
 80043c4:	bfa8      	it	ge
 80043c6:	4653      	movge	r3, sl
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	4699      	mov	r9, r3
 80043cc:	dc36      	bgt.n	800443c <_printf_float+0x360>
 80043ce:	f04f 0b00 	mov.w	fp, #0
 80043d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80043d6:	f104 021a 	add.w	r2, r4, #26
 80043da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80043dc:	9306      	str	r3, [sp, #24]
 80043de:	eba3 0309 	sub.w	r3, r3, r9
 80043e2:	455b      	cmp	r3, fp
 80043e4:	dc31      	bgt.n	800444a <_printf_float+0x36e>
 80043e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043e8:	459a      	cmp	sl, r3
 80043ea:	dc3a      	bgt.n	8004462 <_printf_float+0x386>
 80043ec:	6823      	ldr	r3, [r4, #0]
 80043ee:	07da      	lsls	r2, r3, #31
 80043f0:	d437      	bmi.n	8004462 <_printf_float+0x386>
 80043f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043f4:	ebaa 0903 	sub.w	r9, sl, r3
 80043f8:	9b06      	ldr	r3, [sp, #24]
 80043fa:	ebaa 0303 	sub.w	r3, sl, r3
 80043fe:	4599      	cmp	r9, r3
 8004400:	bfa8      	it	ge
 8004402:	4699      	movge	r9, r3
 8004404:	f1b9 0f00 	cmp.w	r9, #0
 8004408:	dc33      	bgt.n	8004472 <_printf_float+0x396>
 800440a:	f04f 0800 	mov.w	r8, #0
 800440e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004412:	f104 0b1a 	add.w	fp, r4, #26
 8004416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004418:	ebaa 0303 	sub.w	r3, sl, r3
 800441c:	eba3 0309 	sub.w	r3, r3, r9
 8004420:	4543      	cmp	r3, r8
 8004422:	f77f af79 	ble.w	8004318 <_printf_float+0x23c>
 8004426:	2301      	movs	r3, #1
 8004428:	465a      	mov	r2, fp
 800442a:	4631      	mov	r1, r6
 800442c:	4628      	mov	r0, r5
 800442e:	47b8      	blx	r7
 8004430:	3001      	adds	r0, #1
 8004432:	f43f aeae 	beq.w	8004192 <_printf_float+0xb6>
 8004436:	f108 0801 	add.w	r8, r8, #1
 800443a:	e7ec      	b.n	8004416 <_printf_float+0x33a>
 800443c:	4642      	mov	r2, r8
 800443e:	4631      	mov	r1, r6
 8004440:	4628      	mov	r0, r5
 8004442:	47b8      	blx	r7
 8004444:	3001      	adds	r0, #1
 8004446:	d1c2      	bne.n	80043ce <_printf_float+0x2f2>
 8004448:	e6a3      	b.n	8004192 <_printf_float+0xb6>
 800444a:	2301      	movs	r3, #1
 800444c:	4631      	mov	r1, r6
 800444e:	4628      	mov	r0, r5
 8004450:	9206      	str	r2, [sp, #24]
 8004452:	47b8      	blx	r7
 8004454:	3001      	adds	r0, #1
 8004456:	f43f ae9c 	beq.w	8004192 <_printf_float+0xb6>
 800445a:	9a06      	ldr	r2, [sp, #24]
 800445c:	f10b 0b01 	add.w	fp, fp, #1
 8004460:	e7bb      	b.n	80043da <_printf_float+0x2fe>
 8004462:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004466:	4631      	mov	r1, r6
 8004468:	4628      	mov	r0, r5
 800446a:	47b8      	blx	r7
 800446c:	3001      	adds	r0, #1
 800446e:	d1c0      	bne.n	80043f2 <_printf_float+0x316>
 8004470:	e68f      	b.n	8004192 <_printf_float+0xb6>
 8004472:	9a06      	ldr	r2, [sp, #24]
 8004474:	464b      	mov	r3, r9
 8004476:	4442      	add	r2, r8
 8004478:	4631      	mov	r1, r6
 800447a:	4628      	mov	r0, r5
 800447c:	47b8      	blx	r7
 800447e:	3001      	adds	r0, #1
 8004480:	d1c3      	bne.n	800440a <_printf_float+0x32e>
 8004482:	e686      	b.n	8004192 <_printf_float+0xb6>
 8004484:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004488:	f1ba 0f01 	cmp.w	sl, #1
 800448c:	dc01      	bgt.n	8004492 <_printf_float+0x3b6>
 800448e:	07db      	lsls	r3, r3, #31
 8004490:	d536      	bpl.n	8004500 <_printf_float+0x424>
 8004492:	2301      	movs	r3, #1
 8004494:	4642      	mov	r2, r8
 8004496:	4631      	mov	r1, r6
 8004498:	4628      	mov	r0, r5
 800449a:	47b8      	blx	r7
 800449c:	3001      	adds	r0, #1
 800449e:	f43f ae78 	beq.w	8004192 <_printf_float+0xb6>
 80044a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044a6:	4631      	mov	r1, r6
 80044a8:	4628      	mov	r0, r5
 80044aa:	47b8      	blx	r7
 80044ac:	3001      	adds	r0, #1
 80044ae:	f43f ae70 	beq.w	8004192 <_printf_float+0xb6>
 80044b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80044b6:	2200      	movs	r2, #0
 80044b8:	2300      	movs	r3, #0
 80044ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80044be:	f7fc fb0b 	bl	8000ad8 <__aeabi_dcmpeq>
 80044c2:	b9c0      	cbnz	r0, 80044f6 <_printf_float+0x41a>
 80044c4:	4653      	mov	r3, sl
 80044c6:	f108 0201 	add.w	r2, r8, #1
 80044ca:	4631      	mov	r1, r6
 80044cc:	4628      	mov	r0, r5
 80044ce:	47b8      	blx	r7
 80044d0:	3001      	adds	r0, #1
 80044d2:	d10c      	bne.n	80044ee <_printf_float+0x412>
 80044d4:	e65d      	b.n	8004192 <_printf_float+0xb6>
 80044d6:	2301      	movs	r3, #1
 80044d8:	465a      	mov	r2, fp
 80044da:	4631      	mov	r1, r6
 80044dc:	4628      	mov	r0, r5
 80044de:	47b8      	blx	r7
 80044e0:	3001      	adds	r0, #1
 80044e2:	f43f ae56 	beq.w	8004192 <_printf_float+0xb6>
 80044e6:	f108 0801 	add.w	r8, r8, #1
 80044ea:	45d0      	cmp	r8, sl
 80044ec:	dbf3      	blt.n	80044d6 <_printf_float+0x3fa>
 80044ee:	464b      	mov	r3, r9
 80044f0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80044f4:	e6df      	b.n	80042b6 <_printf_float+0x1da>
 80044f6:	f04f 0800 	mov.w	r8, #0
 80044fa:	f104 0b1a 	add.w	fp, r4, #26
 80044fe:	e7f4      	b.n	80044ea <_printf_float+0x40e>
 8004500:	2301      	movs	r3, #1
 8004502:	4642      	mov	r2, r8
 8004504:	e7e1      	b.n	80044ca <_printf_float+0x3ee>
 8004506:	2301      	movs	r3, #1
 8004508:	464a      	mov	r2, r9
 800450a:	4631      	mov	r1, r6
 800450c:	4628      	mov	r0, r5
 800450e:	47b8      	blx	r7
 8004510:	3001      	adds	r0, #1
 8004512:	f43f ae3e 	beq.w	8004192 <_printf_float+0xb6>
 8004516:	f108 0801 	add.w	r8, r8, #1
 800451a:	68e3      	ldr	r3, [r4, #12]
 800451c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800451e:	1a5b      	subs	r3, r3, r1
 8004520:	4543      	cmp	r3, r8
 8004522:	dcf0      	bgt.n	8004506 <_printf_float+0x42a>
 8004524:	e6fc      	b.n	8004320 <_printf_float+0x244>
 8004526:	f04f 0800 	mov.w	r8, #0
 800452a:	f104 0919 	add.w	r9, r4, #25
 800452e:	e7f4      	b.n	800451a <_printf_float+0x43e>

08004530 <_printf_common>:
 8004530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004534:	4616      	mov	r6, r2
 8004536:	4698      	mov	r8, r3
 8004538:	688a      	ldr	r2, [r1, #8]
 800453a:	690b      	ldr	r3, [r1, #16]
 800453c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004540:	4293      	cmp	r3, r2
 8004542:	bfb8      	it	lt
 8004544:	4613      	movlt	r3, r2
 8004546:	6033      	str	r3, [r6, #0]
 8004548:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800454c:	4607      	mov	r7, r0
 800454e:	460c      	mov	r4, r1
 8004550:	b10a      	cbz	r2, 8004556 <_printf_common+0x26>
 8004552:	3301      	adds	r3, #1
 8004554:	6033      	str	r3, [r6, #0]
 8004556:	6823      	ldr	r3, [r4, #0]
 8004558:	0699      	lsls	r1, r3, #26
 800455a:	bf42      	ittt	mi
 800455c:	6833      	ldrmi	r3, [r6, #0]
 800455e:	3302      	addmi	r3, #2
 8004560:	6033      	strmi	r3, [r6, #0]
 8004562:	6825      	ldr	r5, [r4, #0]
 8004564:	f015 0506 	ands.w	r5, r5, #6
 8004568:	d106      	bne.n	8004578 <_printf_common+0x48>
 800456a:	f104 0a19 	add.w	sl, r4, #25
 800456e:	68e3      	ldr	r3, [r4, #12]
 8004570:	6832      	ldr	r2, [r6, #0]
 8004572:	1a9b      	subs	r3, r3, r2
 8004574:	42ab      	cmp	r3, r5
 8004576:	dc26      	bgt.n	80045c6 <_printf_common+0x96>
 8004578:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800457c:	6822      	ldr	r2, [r4, #0]
 800457e:	3b00      	subs	r3, #0
 8004580:	bf18      	it	ne
 8004582:	2301      	movne	r3, #1
 8004584:	0692      	lsls	r2, r2, #26
 8004586:	d42b      	bmi.n	80045e0 <_printf_common+0xb0>
 8004588:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800458c:	4641      	mov	r1, r8
 800458e:	4638      	mov	r0, r7
 8004590:	47c8      	blx	r9
 8004592:	3001      	adds	r0, #1
 8004594:	d01e      	beq.n	80045d4 <_printf_common+0xa4>
 8004596:	6823      	ldr	r3, [r4, #0]
 8004598:	6922      	ldr	r2, [r4, #16]
 800459a:	f003 0306 	and.w	r3, r3, #6
 800459e:	2b04      	cmp	r3, #4
 80045a0:	bf02      	ittt	eq
 80045a2:	68e5      	ldreq	r5, [r4, #12]
 80045a4:	6833      	ldreq	r3, [r6, #0]
 80045a6:	1aed      	subeq	r5, r5, r3
 80045a8:	68a3      	ldr	r3, [r4, #8]
 80045aa:	bf0c      	ite	eq
 80045ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045b0:	2500      	movne	r5, #0
 80045b2:	4293      	cmp	r3, r2
 80045b4:	bfc4      	itt	gt
 80045b6:	1a9b      	subgt	r3, r3, r2
 80045b8:	18ed      	addgt	r5, r5, r3
 80045ba:	2600      	movs	r6, #0
 80045bc:	341a      	adds	r4, #26
 80045be:	42b5      	cmp	r5, r6
 80045c0:	d11a      	bne.n	80045f8 <_printf_common+0xc8>
 80045c2:	2000      	movs	r0, #0
 80045c4:	e008      	b.n	80045d8 <_printf_common+0xa8>
 80045c6:	2301      	movs	r3, #1
 80045c8:	4652      	mov	r2, sl
 80045ca:	4641      	mov	r1, r8
 80045cc:	4638      	mov	r0, r7
 80045ce:	47c8      	blx	r9
 80045d0:	3001      	adds	r0, #1
 80045d2:	d103      	bne.n	80045dc <_printf_common+0xac>
 80045d4:	f04f 30ff 	mov.w	r0, #4294967295
 80045d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045dc:	3501      	adds	r5, #1
 80045de:	e7c6      	b.n	800456e <_printf_common+0x3e>
 80045e0:	18e1      	adds	r1, r4, r3
 80045e2:	1c5a      	adds	r2, r3, #1
 80045e4:	2030      	movs	r0, #48	@ 0x30
 80045e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80045ea:	4422      	add	r2, r4
 80045ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80045f4:	3302      	adds	r3, #2
 80045f6:	e7c7      	b.n	8004588 <_printf_common+0x58>
 80045f8:	2301      	movs	r3, #1
 80045fa:	4622      	mov	r2, r4
 80045fc:	4641      	mov	r1, r8
 80045fe:	4638      	mov	r0, r7
 8004600:	47c8      	blx	r9
 8004602:	3001      	adds	r0, #1
 8004604:	d0e6      	beq.n	80045d4 <_printf_common+0xa4>
 8004606:	3601      	adds	r6, #1
 8004608:	e7d9      	b.n	80045be <_printf_common+0x8e>
	...

0800460c <_printf_i>:
 800460c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004610:	7e0f      	ldrb	r7, [r1, #24]
 8004612:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004614:	2f78      	cmp	r7, #120	@ 0x78
 8004616:	4691      	mov	r9, r2
 8004618:	4680      	mov	r8, r0
 800461a:	460c      	mov	r4, r1
 800461c:	469a      	mov	sl, r3
 800461e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004622:	d807      	bhi.n	8004634 <_printf_i+0x28>
 8004624:	2f62      	cmp	r7, #98	@ 0x62
 8004626:	d80a      	bhi.n	800463e <_printf_i+0x32>
 8004628:	2f00      	cmp	r7, #0
 800462a:	f000 80d2 	beq.w	80047d2 <_printf_i+0x1c6>
 800462e:	2f58      	cmp	r7, #88	@ 0x58
 8004630:	f000 80b9 	beq.w	80047a6 <_printf_i+0x19a>
 8004634:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004638:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800463c:	e03a      	b.n	80046b4 <_printf_i+0xa8>
 800463e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004642:	2b15      	cmp	r3, #21
 8004644:	d8f6      	bhi.n	8004634 <_printf_i+0x28>
 8004646:	a101      	add	r1, pc, #4	@ (adr r1, 800464c <_printf_i+0x40>)
 8004648:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800464c:	080046a5 	.word	0x080046a5
 8004650:	080046b9 	.word	0x080046b9
 8004654:	08004635 	.word	0x08004635
 8004658:	08004635 	.word	0x08004635
 800465c:	08004635 	.word	0x08004635
 8004660:	08004635 	.word	0x08004635
 8004664:	080046b9 	.word	0x080046b9
 8004668:	08004635 	.word	0x08004635
 800466c:	08004635 	.word	0x08004635
 8004670:	08004635 	.word	0x08004635
 8004674:	08004635 	.word	0x08004635
 8004678:	080047b9 	.word	0x080047b9
 800467c:	080046e3 	.word	0x080046e3
 8004680:	08004773 	.word	0x08004773
 8004684:	08004635 	.word	0x08004635
 8004688:	08004635 	.word	0x08004635
 800468c:	080047db 	.word	0x080047db
 8004690:	08004635 	.word	0x08004635
 8004694:	080046e3 	.word	0x080046e3
 8004698:	08004635 	.word	0x08004635
 800469c:	08004635 	.word	0x08004635
 80046a0:	0800477b 	.word	0x0800477b
 80046a4:	6833      	ldr	r3, [r6, #0]
 80046a6:	1d1a      	adds	r2, r3, #4
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	6032      	str	r2, [r6, #0]
 80046ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80046b4:	2301      	movs	r3, #1
 80046b6:	e09d      	b.n	80047f4 <_printf_i+0x1e8>
 80046b8:	6833      	ldr	r3, [r6, #0]
 80046ba:	6820      	ldr	r0, [r4, #0]
 80046bc:	1d19      	adds	r1, r3, #4
 80046be:	6031      	str	r1, [r6, #0]
 80046c0:	0606      	lsls	r6, r0, #24
 80046c2:	d501      	bpl.n	80046c8 <_printf_i+0xbc>
 80046c4:	681d      	ldr	r5, [r3, #0]
 80046c6:	e003      	b.n	80046d0 <_printf_i+0xc4>
 80046c8:	0645      	lsls	r5, r0, #25
 80046ca:	d5fb      	bpl.n	80046c4 <_printf_i+0xb8>
 80046cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80046d0:	2d00      	cmp	r5, #0
 80046d2:	da03      	bge.n	80046dc <_printf_i+0xd0>
 80046d4:	232d      	movs	r3, #45	@ 0x2d
 80046d6:	426d      	negs	r5, r5
 80046d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046dc:	4859      	ldr	r0, [pc, #356]	@ (8004844 <_printf_i+0x238>)
 80046de:	230a      	movs	r3, #10
 80046e0:	e011      	b.n	8004706 <_printf_i+0xfa>
 80046e2:	6821      	ldr	r1, [r4, #0]
 80046e4:	6833      	ldr	r3, [r6, #0]
 80046e6:	0608      	lsls	r0, r1, #24
 80046e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80046ec:	d402      	bmi.n	80046f4 <_printf_i+0xe8>
 80046ee:	0649      	lsls	r1, r1, #25
 80046f0:	bf48      	it	mi
 80046f2:	b2ad      	uxthmi	r5, r5
 80046f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80046f6:	4853      	ldr	r0, [pc, #332]	@ (8004844 <_printf_i+0x238>)
 80046f8:	6033      	str	r3, [r6, #0]
 80046fa:	bf14      	ite	ne
 80046fc:	230a      	movne	r3, #10
 80046fe:	2308      	moveq	r3, #8
 8004700:	2100      	movs	r1, #0
 8004702:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004706:	6866      	ldr	r6, [r4, #4]
 8004708:	60a6      	str	r6, [r4, #8]
 800470a:	2e00      	cmp	r6, #0
 800470c:	bfa2      	ittt	ge
 800470e:	6821      	ldrge	r1, [r4, #0]
 8004710:	f021 0104 	bicge.w	r1, r1, #4
 8004714:	6021      	strge	r1, [r4, #0]
 8004716:	b90d      	cbnz	r5, 800471c <_printf_i+0x110>
 8004718:	2e00      	cmp	r6, #0
 800471a:	d04b      	beq.n	80047b4 <_printf_i+0x1a8>
 800471c:	4616      	mov	r6, r2
 800471e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004722:	fb03 5711 	mls	r7, r3, r1, r5
 8004726:	5dc7      	ldrb	r7, [r0, r7]
 8004728:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800472c:	462f      	mov	r7, r5
 800472e:	42bb      	cmp	r3, r7
 8004730:	460d      	mov	r5, r1
 8004732:	d9f4      	bls.n	800471e <_printf_i+0x112>
 8004734:	2b08      	cmp	r3, #8
 8004736:	d10b      	bne.n	8004750 <_printf_i+0x144>
 8004738:	6823      	ldr	r3, [r4, #0]
 800473a:	07df      	lsls	r7, r3, #31
 800473c:	d508      	bpl.n	8004750 <_printf_i+0x144>
 800473e:	6923      	ldr	r3, [r4, #16]
 8004740:	6861      	ldr	r1, [r4, #4]
 8004742:	4299      	cmp	r1, r3
 8004744:	bfde      	ittt	le
 8004746:	2330      	movle	r3, #48	@ 0x30
 8004748:	f806 3c01 	strble.w	r3, [r6, #-1]
 800474c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004750:	1b92      	subs	r2, r2, r6
 8004752:	6122      	str	r2, [r4, #16]
 8004754:	f8cd a000 	str.w	sl, [sp]
 8004758:	464b      	mov	r3, r9
 800475a:	aa03      	add	r2, sp, #12
 800475c:	4621      	mov	r1, r4
 800475e:	4640      	mov	r0, r8
 8004760:	f7ff fee6 	bl	8004530 <_printf_common>
 8004764:	3001      	adds	r0, #1
 8004766:	d14a      	bne.n	80047fe <_printf_i+0x1f2>
 8004768:	f04f 30ff 	mov.w	r0, #4294967295
 800476c:	b004      	add	sp, #16
 800476e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004772:	6823      	ldr	r3, [r4, #0]
 8004774:	f043 0320 	orr.w	r3, r3, #32
 8004778:	6023      	str	r3, [r4, #0]
 800477a:	4833      	ldr	r0, [pc, #204]	@ (8004848 <_printf_i+0x23c>)
 800477c:	2778      	movs	r7, #120	@ 0x78
 800477e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004782:	6823      	ldr	r3, [r4, #0]
 8004784:	6831      	ldr	r1, [r6, #0]
 8004786:	061f      	lsls	r7, r3, #24
 8004788:	f851 5b04 	ldr.w	r5, [r1], #4
 800478c:	d402      	bmi.n	8004794 <_printf_i+0x188>
 800478e:	065f      	lsls	r7, r3, #25
 8004790:	bf48      	it	mi
 8004792:	b2ad      	uxthmi	r5, r5
 8004794:	6031      	str	r1, [r6, #0]
 8004796:	07d9      	lsls	r1, r3, #31
 8004798:	bf44      	itt	mi
 800479a:	f043 0320 	orrmi.w	r3, r3, #32
 800479e:	6023      	strmi	r3, [r4, #0]
 80047a0:	b11d      	cbz	r5, 80047aa <_printf_i+0x19e>
 80047a2:	2310      	movs	r3, #16
 80047a4:	e7ac      	b.n	8004700 <_printf_i+0xf4>
 80047a6:	4827      	ldr	r0, [pc, #156]	@ (8004844 <_printf_i+0x238>)
 80047a8:	e7e9      	b.n	800477e <_printf_i+0x172>
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	f023 0320 	bic.w	r3, r3, #32
 80047b0:	6023      	str	r3, [r4, #0]
 80047b2:	e7f6      	b.n	80047a2 <_printf_i+0x196>
 80047b4:	4616      	mov	r6, r2
 80047b6:	e7bd      	b.n	8004734 <_printf_i+0x128>
 80047b8:	6833      	ldr	r3, [r6, #0]
 80047ba:	6825      	ldr	r5, [r4, #0]
 80047bc:	6961      	ldr	r1, [r4, #20]
 80047be:	1d18      	adds	r0, r3, #4
 80047c0:	6030      	str	r0, [r6, #0]
 80047c2:	062e      	lsls	r6, r5, #24
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	d501      	bpl.n	80047cc <_printf_i+0x1c0>
 80047c8:	6019      	str	r1, [r3, #0]
 80047ca:	e002      	b.n	80047d2 <_printf_i+0x1c6>
 80047cc:	0668      	lsls	r0, r5, #25
 80047ce:	d5fb      	bpl.n	80047c8 <_printf_i+0x1bc>
 80047d0:	8019      	strh	r1, [r3, #0]
 80047d2:	2300      	movs	r3, #0
 80047d4:	6123      	str	r3, [r4, #16]
 80047d6:	4616      	mov	r6, r2
 80047d8:	e7bc      	b.n	8004754 <_printf_i+0x148>
 80047da:	6833      	ldr	r3, [r6, #0]
 80047dc:	1d1a      	adds	r2, r3, #4
 80047de:	6032      	str	r2, [r6, #0]
 80047e0:	681e      	ldr	r6, [r3, #0]
 80047e2:	6862      	ldr	r2, [r4, #4]
 80047e4:	2100      	movs	r1, #0
 80047e6:	4630      	mov	r0, r6
 80047e8:	f7fb fcfa 	bl	80001e0 <memchr>
 80047ec:	b108      	cbz	r0, 80047f2 <_printf_i+0x1e6>
 80047ee:	1b80      	subs	r0, r0, r6
 80047f0:	6060      	str	r0, [r4, #4]
 80047f2:	6863      	ldr	r3, [r4, #4]
 80047f4:	6123      	str	r3, [r4, #16]
 80047f6:	2300      	movs	r3, #0
 80047f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047fc:	e7aa      	b.n	8004754 <_printf_i+0x148>
 80047fe:	6923      	ldr	r3, [r4, #16]
 8004800:	4632      	mov	r2, r6
 8004802:	4649      	mov	r1, r9
 8004804:	4640      	mov	r0, r8
 8004806:	47d0      	blx	sl
 8004808:	3001      	adds	r0, #1
 800480a:	d0ad      	beq.n	8004768 <_printf_i+0x15c>
 800480c:	6823      	ldr	r3, [r4, #0]
 800480e:	079b      	lsls	r3, r3, #30
 8004810:	d413      	bmi.n	800483a <_printf_i+0x22e>
 8004812:	68e0      	ldr	r0, [r4, #12]
 8004814:	9b03      	ldr	r3, [sp, #12]
 8004816:	4298      	cmp	r0, r3
 8004818:	bfb8      	it	lt
 800481a:	4618      	movlt	r0, r3
 800481c:	e7a6      	b.n	800476c <_printf_i+0x160>
 800481e:	2301      	movs	r3, #1
 8004820:	4632      	mov	r2, r6
 8004822:	4649      	mov	r1, r9
 8004824:	4640      	mov	r0, r8
 8004826:	47d0      	blx	sl
 8004828:	3001      	adds	r0, #1
 800482a:	d09d      	beq.n	8004768 <_printf_i+0x15c>
 800482c:	3501      	adds	r5, #1
 800482e:	68e3      	ldr	r3, [r4, #12]
 8004830:	9903      	ldr	r1, [sp, #12]
 8004832:	1a5b      	subs	r3, r3, r1
 8004834:	42ab      	cmp	r3, r5
 8004836:	dcf2      	bgt.n	800481e <_printf_i+0x212>
 8004838:	e7eb      	b.n	8004812 <_printf_i+0x206>
 800483a:	2500      	movs	r5, #0
 800483c:	f104 0619 	add.w	r6, r4, #25
 8004840:	e7f5      	b.n	800482e <_printf_i+0x222>
 8004842:	bf00      	nop
 8004844:	080068d2 	.word	0x080068d2
 8004848:	080068e3 	.word	0x080068e3

0800484c <std>:
 800484c:	2300      	movs	r3, #0
 800484e:	b510      	push	{r4, lr}
 8004850:	4604      	mov	r4, r0
 8004852:	e9c0 3300 	strd	r3, r3, [r0]
 8004856:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800485a:	6083      	str	r3, [r0, #8]
 800485c:	8181      	strh	r1, [r0, #12]
 800485e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004860:	81c2      	strh	r2, [r0, #14]
 8004862:	6183      	str	r3, [r0, #24]
 8004864:	4619      	mov	r1, r3
 8004866:	2208      	movs	r2, #8
 8004868:	305c      	adds	r0, #92	@ 0x5c
 800486a:	f000 f8f4 	bl	8004a56 <memset>
 800486e:	4b0d      	ldr	r3, [pc, #52]	@ (80048a4 <std+0x58>)
 8004870:	6263      	str	r3, [r4, #36]	@ 0x24
 8004872:	4b0d      	ldr	r3, [pc, #52]	@ (80048a8 <std+0x5c>)
 8004874:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004876:	4b0d      	ldr	r3, [pc, #52]	@ (80048ac <std+0x60>)
 8004878:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800487a:	4b0d      	ldr	r3, [pc, #52]	@ (80048b0 <std+0x64>)
 800487c:	6323      	str	r3, [r4, #48]	@ 0x30
 800487e:	4b0d      	ldr	r3, [pc, #52]	@ (80048b4 <std+0x68>)
 8004880:	6224      	str	r4, [r4, #32]
 8004882:	429c      	cmp	r4, r3
 8004884:	d006      	beq.n	8004894 <std+0x48>
 8004886:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800488a:	4294      	cmp	r4, r2
 800488c:	d002      	beq.n	8004894 <std+0x48>
 800488e:	33d0      	adds	r3, #208	@ 0xd0
 8004890:	429c      	cmp	r4, r3
 8004892:	d105      	bne.n	80048a0 <std+0x54>
 8004894:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800489c:	f000 b958 	b.w	8004b50 <__retarget_lock_init_recursive>
 80048a0:	bd10      	pop	{r4, pc}
 80048a2:	bf00      	nop
 80048a4:	080049d1 	.word	0x080049d1
 80048a8:	080049f3 	.word	0x080049f3
 80048ac:	08004a2b 	.word	0x08004a2b
 80048b0:	08004a4f 	.word	0x08004a4f
 80048b4:	200002c4 	.word	0x200002c4

080048b8 <stdio_exit_handler>:
 80048b8:	4a02      	ldr	r2, [pc, #8]	@ (80048c4 <stdio_exit_handler+0xc>)
 80048ba:	4903      	ldr	r1, [pc, #12]	@ (80048c8 <stdio_exit_handler+0x10>)
 80048bc:	4803      	ldr	r0, [pc, #12]	@ (80048cc <stdio_exit_handler+0x14>)
 80048be:	f000 b869 	b.w	8004994 <_fwalk_sglue>
 80048c2:	bf00      	nop
 80048c4:	20000014 	.word	0x20000014
 80048c8:	080061fd 	.word	0x080061fd
 80048cc:	20000024 	.word	0x20000024

080048d0 <cleanup_stdio>:
 80048d0:	6841      	ldr	r1, [r0, #4]
 80048d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004904 <cleanup_stdio+0x34>)
 80048d4:	4299      	cmp	r1, r3
 80048d6:	b510      	push	{r4, lr}
 80048d8:	4604      	mov	r4, r0
 80048da:	d001      	beq.n	80048e0 <cleanup_stdio+0x10>
 80048dc:	f001 fc8e 	bl	80061fc <_fflush_r>
 80048e0:	68a1      	ldr	r1, [r4, #8]
 80048e2:	4b09      	ldr	r3, [pc, #36]	@ (8004908 <cleanup_stdio+0x38>)
 80048e4:	4299      	cmp	r1, r3
 80048e6:	d002      	beq.n	80048ee <cleanup_stdio+0x1e>
 80048e8:	4620      	mov	r0, r4
 80048ea:	f001 fc87 	bl	80061fc <_fflush_r>
 80048ee:	68e1      	ldr	r1, [r4, #12]
 80048f0:	4b06      	ldr	r3, [pc, #24]	@ (800490c <cleanup_stdio+0x3c>)
 80048f2:	4299      	cmp	r1, r3
 80048f4:	d004      	beq.n	8004900 <cleanup_stdio+0x30>
 80048f6:	4620      	mov	r0, r4
 80048f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048fc:	f001 bc7e 	b.w	80061fc <_fflush_r>
 8004900:	bd10      	pop	{r4, pc}
 8004902:	bf00      	nop
 8004904:	200002c4 	.word	0x200002c4
 8004908:	2000032c 	.word	0x2000032c
 800490c:	20000394 	.word	0x20000394

08004910 <global_stdio_init.part.0>:
 8004910:	b510      	push	{r4, lr}
 8004912:	4b0b      	ldr	r3, [pc, #44]	@ (8004940 <global_stdio_init.part.0+0x30>)
 8004914:	4c0b      	ldr	r4, [pc, #44]	@ (8004944 <global_stdio_init.part.0+0x34>)
 8004916:	4a0c      	ldr	r2, [pc, #48]	@ (8004948 <global_stdio_init.part.0+0x38>)
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	4620      	mov	r0, r4
 800491c:	2200      	movs	r2, #0
 800491e:	2104      	movs	r1, #4
 8004920:	f7ff ff94 	bl	800484c <std>
 8004924:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004928:	2201      	movs	r2, #1
 800492a:	2109      	movs	r1, #9
 800492c:	f7ff ff8e 	bl	800484c <std>
 8004930:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004934:	2202      	movs	r2, #2
 8004936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800493a:	2112      	movs	r1, #18
 800493c:	f7ff bf86 	b.w	800484c <std>
 8004940:	200003fc 	.word	0x200003fc
 8004944:	200002c4 	.word	0x200002c4
 8004948:	080048b9 	.word	0x080048b9

0800494c <__sfp_lock_acquire>:
 800494c:	4801      	ldr	r0, [pc, #4]	@ (8004954 <__sfp_lock_acquire+0x8>)
 800494e:	f000 b900 	b.w	8004b52 <__retarget_lock_acquire_recursive>
 8004952:	bf00      	nop
 8004954:	20000405 	.word	0x20000405

08004958 <__sfp_lock_release>:
 8004958:	4801      	ldr	r0, [pc, #4]	@ (8004960 <__sfp_lock_release+0x8>)
 800495a:	f000 b8fb 	b.w	8004b54 <__retarget_lock_release_recursive>
 800495e:	bf00      	nop
 8004960:	20000405 	.word	0x20000405

08004964 <__sinit>:
 8004964:	b510      	push	{r4, lr}
 8004966:	4604      	mov	r4, r0
 8004968:	f7ff fff0 	bl	800494c <__sfp_lock_acquire>
 800496c:	6a23      	ldr	r3, [r4, #32]
 800496e:	b11b      	cbz	r3, 8004978 <__sinit+0x14>
 8004970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004974:	f7ff bff0 	b.w	8004958 <__sfp_lock_release>
 8004978:	4b04      	ldr	r3, [pc, #16]	@ (800498c <__sinit+0x28>)
 800497a:	6223      	str	r3, [r4, #32]
 800497c:	4b04      	ldr	r3, [pc, #16]	@ (8004990 <__sinit+0x2c>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1f5      	bne.n	8004970 <__sinit+0xc>
 8004984:	f7ff ffc4 	bl	8004910 <global_stdio_init.part.0>
 8004988:	e7f2      	b.n	8004970 <__sinit+0xc>
 800498a:	bf00      	nop
 800498c:	080048d1 	.word	0x080048d1
 8004990:	200003fc 	.word	0x200003fc

08004994 <_fwalk_sglue>:
 8004994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004998:	4607      	mov	r7, r0
 800499a:	4688      	mov	r8, r1
 800499c:	4614      	mov	r4, r2
 800499e:	2600      	movs	r6, #0
 80049a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80049a4:	f1b9 0901 	subs.w	r9, r9, #1
 80049a8:	d505      	bpl.n	80049b6 <_fwalk_sglue+0x22>
 80049aa:	6824      	ldr	r4, [r4, #0]
 80049ac:	2c00      	cmp	r4, #0
 80049ae:	d1f7      	bne.n	80049a0 <_fwalk_sglue+0xc>
 80049b0:	4630      	mov	r0, r6
 80049b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049b6:	89ab      	ldrh	r3, [r5, #12]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d907      	bls.n	80049cc <_fwalk_sglue+0x38>
 80049bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80049c0:	3301      	adds	r3, #1
 80049c2:	d003      	beq.n	80049cc <_fwalk_sglue+0x38>
 80049c4:	4629      	mov	r1, r5
 80049c6:	4638      	mov	r0, r7
 80049c8:	47c0      	blx	r8
 80049ca:	4306      	orrs	r6, r0
 80049cc:	3568      	adds	r5, #104	@ 0x68
 80049ce:	e7e9      	b.n	80049a4 <_fwalk_sglue+0x10>

080049d0 <__sread>:
 80049d0:	b510      	push	{r4, lr}
 80049d2:	460c      	mov	r4, r1
 80049d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049d8:	f000 f86c 	bl	8004ab4 <_read_r>
 80049dc:	2800      	cmp	r0, #0
 80049de:	bfab      	itete	ge
 80049e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80049e2:	89a3      	ldrhlt	r3, [r4, #12]
 80049e4:	181b      	addge	r3, r3, r0
 80049e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80049ea:	bfac      	ite	ge
 80049ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80049ee:	81a3      	strhlt	r3, [r4, #12]
 80049f0:	bd10      	pop	{r4, pc}

080049f2 <__swrite>:
 80049f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049f6:	461f      	mov	r7, r3
 80049f8:	898b      	ldrh	r3, [r1, #12]
 80049fa:	05db      	lsls	r3, r3, #23
 80049fc:	4605      	mov	r5, r0
 80049fe:	460c      	mov	r4, r1
 8004a00:	4616      	mov	r6, r2
 8004a02:	d505      	bpl.n	8004a10 <__swrite+0x1e>
 8004a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a08:	2302      	movs	r3, #2
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f000 f840 	bl	8004a90 <_lseek_r>
 8004a10:	89a3      	ldrh	r3, [r4, #12]
 8004a12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a1a:	81a3      	strh	r3, [r4, #12]
 8004a1c:	4632      	mov	r2, r6
 8004a1e:	463b      	mov	r3, r7
 8004a20:	4628      	mov	r0, r5
 8004a22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a26:	f000 b857 	b.w	8004ad8 <_write_r>

08004a2a <__sseek>:
 8004a2a:	b510      	push	{r4, lr}
 8004a2c:	460c      	mov	r4, r1
 8004a2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a32:	f000 f82d 	bl	8004a90 <_lseek_r>
 8004a36:	1c43      	adds	r3, r0, #1
 8004a38:	89a3      	ldrh	r3, [r4, #12]
 8004a3a:	bf15      	itete	ne
 8004a3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004a3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004a42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004a46:	81a3      	strheq	r3, [r4, #12]
 8004a48:	bf18      	it	ne
 8004a4a:	81a3      	strhne	r3, [r4, #12]
 8004a4c:	bd10      	pop	{r4, pc}

08004a4e <__sclose>:
 8004a4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a52:	f000 b80d 	b.w	8004a70 <_close_r>

08004a56 <memset>:
 8004a56:	4402      	add	r2, r0
 8004a58:	4603      	mov	r3, r0
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d100      	bne.n	8004a60 <memset+0xa>
 8004a5e:	4770      	bx	lr
 8004a60:	f803 1b01 	strb.w	r1, [r3], #1
 8004a64:	e7f9      	b.n	8004a5a <memset+0x4>
	...

08004a68 <_localeconv_r>:
 8004a68:	4800      	ldr	r0, [pc, #0]	@ (8004a6c <_localeconv_r+0x4>)
 8004a6a:	4770      	bx	lr
 8004a6c:	20000160 	.word	0x20000160

08004a70 <_close_r>:
 8004a70:	b538      	push	{r3, r4, r5, lr}
 8004a72:	4d06      	ldr	r5, [pc, #24]	@ (8004a8c <_close_r+0x1c>)
 8004a74:	2300      	movs	r3, #0
 8004a76:	4604      	mov	r4, r0
 8004a78:	4608      	mov	r0, r1
 8004a7a:	602b      	str	r3, [r5, #0]
 8004a7c:	f7fc feba 	bl	80017f4 <_close>
 8004a80:	1c43      	adds	r3, r0, #1
 8004a82:	d102      	bne.n	8004a8a <_close_r+0x1a>
 8004a84:	682b      	ldr	r3, [r5, #0]
 8004a86:	b103      	cbz	r3, 8004a8a <_close_r+0x1a>
 8004a88:	6023      	str	r3, [r4, #0]
 8004a8a:	bd38      	pop	{r3, r4, r5, pc}
 8004a8c:	20000400 	.word	0x20000400

08004a90 <_lseek_r>:
 8004a90:	b538      	push	{r3, r4, r5, lr}
 8004a92:	4d07      	ldr	r5, [pc, #28]	@ (8004ab0 <_lseek_r+0x20>)
 8004a94:	4604      	mov	r4, r0
 8004a96:	4608      	mov	r0, r1
 8004a98:	4611      	mov	r1, r2
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	602a      	str	r2, [r5, #0]
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	f7fc fecf 	bl	8001842 <_lseek>
 8004aa4:	1c43      	adds	r3, r0, #1
 8004aa6:	d102      	bne.n	8004aae <_lseek_r+0x1e>
 8004aa8:	682b      	ldr	r3, [r5, #0]
 8004aaa:	b103      	cbz	r3, 8004aae <_lseek_r+0x1e>
 8004aac:	6023      	str	r3, [r4, #0]
 8004aae:	bd38      	pop	{r3, r4, r5, pc}
 8004ab0:	20000400 	.word	0x20000400

08004ab4 <_read_r>:
 8004ab4:	b538      	push	{r3, r4, r5, lr}
 8004ab6:	4d07      	ldr	r5, [pc, #28]	@ (8004ad4 <_read_r+0x20>)
 8004ab8:	4604      	mov	r4, r0
 8004aba:	4608      	mov	r0, r1
 8004abc:	4611      	mov	r1, r2
 8004abe:	2200      	movs	r2, #0
 8004ac0:	602a      	str	r2, [r5, #0]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	f7fc fe5d 	bl	8001782 <_read>
 8004ac8:	1c43      	adds	r3, r0, #1
 8004aca:	d102      	bne.n	8004ad2 <_read_r+0x1e>
 8004acc:	682b      	ldr	r3, [r5, #0]
 8004ace:	b103      	cbz	r3, 8004ad2 <_read_r+0x1e>
 8004ad0:	6023      	str	r3, [r4, #0]
 8004ad2:	bd38      	pop	{r3, r4, r5, pc}
 8004ad4:	20000400 	.word	0x20000400

08004ad8 <_write_r>:
 8004ad8:	b538      	push	{r3, r4, r5, lr}
 8004ada:	4d07      	ldr	r5, [pc, #28]	@ (8004af8 <_write_r+0x20>)
 8004adc:	4604      	mov	r4, r0
 8004ade:	4608      	mov	r0, r1
 8004ae0:	4611      	mov	r1, r2
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	602a      	str	r2, [r5, #0]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	f7fc fe68 	bl	80017bc <_write>
 8004aec:	1c43      	adds	r3, r0, #1
 8004aee:	d102      	bne.n	8004af6 <_write_r+0x1e>
 8004af0:	682b      	ldr	r3, [r5, #0]
 8004af2:	b103      	cbz	r3, 8004af6 <_write_r+0x1e>
 8004af4:	6023      	str	r3, [r4, #0]
 8004af6:	bd38      	pop	{r3, r4, r5, pc}
 8004af8:	20000400 	.word	0x20000400

08004afc <__errno>:
 8004afc:	4b01      	ldr	r3, [pc, #4]	@ (8004b04 <__errno+0x8>)
 8004afe:	6818      	ldr	r0, [r3, #0]
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	20000020 	.word	0x20000020

08004b08 <__libc_init_array>:
 8004b08:	b570      	push	{r4, r5, r6, lr}
 8004b0a:	4d0d      	ldr	r5, [pc, #52]	@ (8004b40 <__libc_init_array+0x38>)
 8004b0c:	4c0d      	ldr	r4, [pc, #52]	@ (8004b44 <__libc_init_array+0x3c>)
 8004b0e:	1b64      	subs	r4, r4, r5
 8004b10:	10a4      	asrs	r4, r4, #2
 8004b12:	2600      	movs	r6, #0
 8004b14:	42a6      	cmp	r6, r4
 8004b16:	d109      	bne.n	8004b2c <__libc_init_array+0x24>
 8004b18:	4d0b      	ldr	r5, [pc, #44]	@ (8004b48 <__libc_init_array+0x40>)
 8004b1a:	4c0c      	ldr	r4, [pc, #48]	@ (8004b4c <__libc_init_array+0x44>)
 8004b1c:	f001 febc 	bl	8006898 <_init>
 8004b20:	1b64      	subs	r4, r4, r5
 8004b22:	10a4      	asrs	r4, r4, #2
 8004b24:	2600      	movs	r6, #0
 8004b26:	42a6      	cmp	r6, r4
 8004b28:	d105      	bne.n	8004b36 <__libc_init_array+0x2e>
 8004b2a:	bd70      	pop	{r4, r5, r6, pc}
 8004b2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b30:	4798      	blx	r3
 8004b32:	3601      	adds	r6, #1
 8004b34:	e7ee      	b.n	8004b14 <__libc_init_array+0xc>
 8004b36:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b3a:	4798      	blx	r3
 8004b3c:	3601      	adds	r6, #1
 8004b3e:	e7f2      	b.n	8004b26 <__libc_init_array+0x1e>
 8004b40:	08006c38 	.word	0x08006c38
 8004b44:	08006c38 	.word	0x08006c38
 8004b48:	08006c38 	.word	0x08006c38
 8004b4c:	08006c3c 	.word	0x08006c3c

08004b50 <__retarget_lock_init_recursive>:
 8004b50:	4770      	bx	lr

08004b52 <__retarget_lock_acquire_recursive>:
 8004b52:	4770      	bx	lr

08004b54 <__retarget_lock_release_recursive>:
 8004b54:	4770      	bx	lr

08004b56 <quorem>:
 8004b56:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b5a:	6903      	ldr	r3, [r0, #16]
 8004b5c:	690c      	ldr	r4, [r1, #16]
 8004b5e:	42a3      	cmp	r3, r4
 8004b60:	4607      	mov	r7, r0
 8004b62:	db7e      	blt.n	8004c62 <quorem+0x10c>
 8004b64:	3c01      	subs	r4, #1
 8004b66:	f101 0814 	add.w	r8, r1, #20
 8004b6a:	00a3      	lsls	r3, r4, #2
 8004b6c:	f100 0514 	add.w	r5, r0, #20
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b76:	9301      	str	r3, [sp, #4]
 8004b78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004b7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b80:	3301      	adds	r3, #1
 8004b82:	429a      	cmp	r2, r3
 8004b84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004b88:	fbb2 f6f3 	udiv	r6, r2, r3
 8004b8c:	d32e      	bcc.n	8004bec <quorem+0x96>
 8004b8e:	f04f 0a00 	mov.w	sl, #0
 8004b92:	46c4      	mov	ip, r8
 8004b94:	46ae      	mov	lr, r5
 8004b96:	46d3      	mov	fp, sl
 8004b98:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004b9c:	b298      	uxth	r0, r3
 8004b9e:	fb06 a000 	mla	r0, r6, r0, sl
 8004ba2:	0c02      	lsrs	r2, r0, #16
 8004ba4:	0c1b      	lsrs	r3, r3, #16
 8004ba6:	fb06 2303 	mla	r3, r6, r3, r2
 8004baa:	f8de 2000 	ldr.w	r2, [lr]
 8004bae:	b280      	uxth	r0, r0
 8004bb0:	b292      	uxth	r2, r2
 8004bb2:	1a12      	subs	r2, r2, r0
 8004bb4:	445a      	add	r2, fp
 8004bb6:	f8de 0000 	ldr.w	r0, [lr]
 8004bba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004bc4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004bc8:	b292      	uxth	r2, r2
 8004bca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004bce:	45e1      	cmp	r9, ip
 8004bd0:	f84e 2b04 	str.w	r2, [lr], #4
 8004bd4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004bd8:	d2de      	bcs.n	8004b98 <quorem+0x42>
 8004bda:	9b00      	ldr	r3, [sp, #0]
 8004bdc:	58eb      	ldr	r3, [r5, r3]
 8004bde:	b92b      	cbnz	r3, 8004bec <quorem+0x96>
 8004be0:	9b01      	ldr	r3, [sp, #4]
 8004be2:	3b04      	subs	r3, #4
 8004be4:	429d      	cmp	r5, r3
 8004be6:	461a      	mov	r2, r3
 8004be8:	d32f      	bcc.n	8004c4a <quorem+0xf4>
 8004bea:	613c      	str	r4, [r7, #16]
 8004bec:	4638      	mov	r0, r7
 8004bee:	f001 f979 	bl	8005ee4 <__mcmp>
 8004bf2:	2800      	cmp	r0, #0
 8004bf4:	db25      	blt.n	8004c42 <quorem+0xec>
 8004bf6:	4629      	mov	r1, r5
 8004bf8:	2000      	movs	r0, #0
 8004bfa:	f858 2b04 	ldr.w	r2, [r8], #4
 8004bfe:	f8d1 c000 	ldr.w	ip, [r1]
 8004c02:	fa1f fe82 	uxth.w	lr, r2
 8004c06:	fa1f f38c 	uxth.w	r3, ip
 8004c0a:	eba3 030e 	sub.w	r3, r3, lr
 8004c0e:	4403      	add	r3, r0
 8004c10:	0c12      	lsrs	r2, r2, #16
 8004c12:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004c16:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c20:	45c1      	cmp	r9, r8
 8004c22:	f841 3b04 	str.w	r3, [r1], #4
 8004c26:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004c2a:	d2e6      	bcs.n	8004bfa <quorem+0xa4>
 8004c2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c34:	b922      	cbnz	r2, 8004c40 <quorem+0xea>
 8004c36:	3b04      	subs	r3, #4
 8004c38:	429d      	cmp	r5, r3
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	d30b      	bcc.n	8004c56 <quorem+0x100>
 8004c3e:	613c      	str	r4, [r7, #16]
 8004c40:	3601      	adds	r6, #1
 8004c42:	4630      	mov	r0, r6
 8004c44:	b003      	add	sp, #12
 8004c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c4a:	6812      	ldr	r2, [r2, #0]
 8004c4c:	3b04      	subs	r3, #4
 8004c4e:	2a00      	cmp	r2, #0
 8004c50:	d1cb      	bne.n	8004bea <quorem+0x94>
 8004c52:	3c01      	subs	r4, #1
 8004c54:	e7c6      	b.n	8004be4 <quorem+0x8e>
 8004c56:	6812      	ldr	r2, [r2, #0]
 8004c58:	3b04      	subs	r3, #4
 8004c5a:	2a00      	cmp	r2, #0
 8004c5c:	d1ef      	bne.n	8004c3e <quorem+0xe8>
 8004c5e:	3c01      	subs	r4, #1
 8004c60:	e7ea      	b.n	8004c38 <quorem+0xe2>
 8004c62:	2000      	movs	r0, #0
 8004c64:	e7ee      	b.n	8004c44 <quorem+0xee>
	...

08004c68 <_dtoa_r>:
 8004c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c6c:	69c7      	ldr	r7, [r0, #28]
 8004c6e:	b099      	sub	sp, #100	@ 0x64
 8004c70:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004c74:	ec55 4b10 	vmov	r4, r5, d0
 8004c78:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004c7a:	9109      	str	r1, [sp, #36]	@ 0x24
 8004c7c:	4683      	mov	fp, r0
 8004c7e:	920e      	str	r2, [sp, #56]	@ 0x38
 8004c80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004c82:	b97f      	cbnz	r7, 8004ca4 <_dtoa_r+0x3c>
 8004c84:	2010      	movs	r0, #16
 8004c86:	f000 fdfd 	bl	8005884 <malloc>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	f8cb 001c 	str.w	r0, [fp, #28]
 8004c90:	b920      	cbnz	r0, 8004c9c <_dtoa_r+0x34>
 8004c92:	4ba7      	ldr	r3, [pc, #668]	@ (8004f30 <_dtoa_r+0x2c8>)
 8004c94:	21ef      	movs	r1, #239	@ 0xef
 8004c96:	48a7      	ldr	r0, [pc, #668]	@ (8004f34 <_dtoa_r+0x2cc>)
 8004c98:	f001 faf6 	bl	8006288 <__assert_func>
 8004c9c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004ca0:	6007      	str	r7, [r0, #0]
 8004ca2:	60c7      	str	r7, [r0, #12]
 8004ca4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004ca8:	6819      	ldr	r1, [r3, #0]
 8004caa:	b159      	cbz	r1, 8004cc4 <_dtoa_r+0x5c>
 8004cac:	685a      	ldr	r2, [r3, #4]
 8004cae:	604a      	str	r2, [r1, #4]
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	4093      	lsls	r3, r2
 8004cb4:	608b      	str	r3, [r1, #8]
 8004cb6:	4658      	mov	r0, fp
 8004cb8:	f000 feda 	bl	8005a70 <_Bfree>
 8004cbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	1e2b      	subs	r3, r5, #0
 8004cc6:	bfb9      	ittee	lt
 8004cc8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004ccc:	9303      	strlt	r3, [sp, #12]
 8004cce:	2300      	movge	r3, #0
 8004cd0:	6033      	strge	r3, [r6, #0]
 8004cd2:	9f03      	ldr	r7, [sp, #12]
 8004cd4:	4b98      	ldr	r3, [pc, #608]	@ (8004f38 <_dtoa_r+0x2d0>)
 8004cd6:	bfbc      	itt	lt
 8004cd8:	2201      	movlt	r2, #1
 8004cda:	6032      	strlt	r2, [r6, #0]
 8004cdc:	43bb      	bics	r3, r7
 8004cde:	d112      	bne.n	8004d06 <_dtoa_r+0x9e>
 8004ce0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004ce2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004ce6:	6013      	str	r3, [r2, #0]
 8004ce8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004cec:	4323      	orrs	r3, r4
 8004cee:	f000 854d 	beq.w	800578c <_dtoa_r+0xb24>
 8004cf2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004cf4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004f4c <_dtoa_r+0x2e4>
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f000 854f 	beq.w	800579c <_dtoa_r+0xb34>
 8004cfe:	f10a 0303 	add.w	r3, sl, #3
 8004d02:	f000 bd49 	b.w	8005798 <_dtoa_r+0xb30>
 8004d06:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	ec51 0b17 	vmov	r0, r1, d7
 8004d10:	2300      	movs	r3, #0
 8004d12:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8004d16:	f7fb fedf 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d1a:	4680      	mov	r8, r0
 8004d1c:	b158      	cbz	r0, 8004d36 <_dtoa_r+0xce>
 8004d1e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004d20:	2301      	movs	r3, #1
 8004d22:	6013      	str	r3, [r2, #0]
 8004d24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004d26:	b113      	cbz	r3, 8004d2e <_dtoa_r+0xc6>
 8004d28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004d2a:	4b84      	ldr	r3, [pc, #528]	@ (8004f3c <_dtoa_r+0x2d4>)
 8004d2c:	6013      	str	r3, [r2, #0]
 8004d2e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8004f50 <_dtoa_r+0x2e8>
 8004d32:	f000 bd33 	b.w	800579c <_dtoa_r+0xb34>
 8004d36:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8004d3a:	aa16      	add	r2, sp, #88	@ 0x58
 8004d3c:	a917      	add	r1, sp, #92	@ 0x5c
 8004d3e:	4658      	mov	r0, fp
 8004d40:	f001 f980 	bl	8006044 <__d2b>
 8004d44:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004d48:	4681      	mov	r9, r0
 8004d4a:	2e00      	cmp	r6, #0
 8004d4c:	d077      	beq.n	8004e3e <_dtoa_r+0x1d6>
 8004d4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d50:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8004d54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d5c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004d60:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004d64:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004d68:	4619      	mov	r1, r3
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	4b74      	ldr	r3, [pc, #464]	@ (8004f40 <_dtoa_r+0x2d8>)
 8004d6e:	f7fb fa93 	bl	8000298 <__aeabi_dsub>
 8004d72:	a369      	add	r3, pc, #420	@ (adr r3, 8004f18 <_dtoa_r+0x2b0>)
 8004d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d78:	f7fb fc46 	bl	8000608 <__aeabi_dmul>
 8004d7c:	a368      	add	r3, pc, #416	@ (adr r3, 8004f20 <_dtoa_r+0x2b8>)
 8004d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d82:	f7fb fa8b 	bl	800029c <__adddf3>
 8004d86:	4604      	mov	r4, r0
 8004d88:	4630      	mov	r0, r6
 8004d8a:	460d      	mov	r5, r1
 8004d8c:	f7fb fbd2 	bl	8000534 <__aeabi_i2d>
 8004d90:	a365      	add	r3, pc, #404	@ (adr r3, 8004f28 <_dtoa_r+0x2c0>)
 8004d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d96:	f7fb fc37 	bl	8000608 <__aeabi_dmul>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	4620      	mov	r0, r4
 8004da0:	4629      	mov	r1, r5
 8004da2:	f7fb fa7b 	bl	800029c <__adddf3>
 8004da6:	4604      	mov	r4, r0
 8004da8:	460d      	mov	r5, r1
 8004daa:	f7fb fedd 	bl	8000b68 <__aeabi_d2iz>
 8004dae:	2200      	movs	r2, #0
 8004db0:	4607      	mov	r7, r0
 8004db2:	2300      	movs	r3, #0
 8004db4:	4620      	mov	r0, r4
 8004db6:	4629      	mov	r1, r5
 8004db8:	f7fb fe98 	bl	8000aec <__aeabi_dcmplt>
 8004dbc:	b140      	cbz	r0, 8004dd0 <_dtoa_r+0x168>
 8004dbe:	4638      	mov	r0, r7
 8004dc0:	f7fb fbb8 	bl	8000534 <__aeabi_i2d>
 8004dc4:	4622      	mov	r2, r4
 8004dc6:	462b      	mov	r3, r5
 8004dc8:	f7fb fe86 	bl	8000ad8 <__aeabi_dcmpeq>
 8004dcc:	b900      	cbnz	r0, 8004dd0 <_dtoa_r+0x168>
 8004dce:	3f01      	subs	r7, #1
 8004dd0:	2f16      	cmp	r7, #22
 8004dd2:	d851      	bhi.n	8004e78 <_dtoa_r+0x210>
 8004dd4:	4b5b      	ldr	r3, [pc, #364]	@ (8004f44 <_dtoa_r+0x2dc>)
 8004dd6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004de2:	f7fb fe83 	bl	8000aec <__aeabi_dcmplt>
 8004de6:	2800      	cmp	r0, #0
 8004de8:	d048      	beq.n	8004e7c <_dtoa_r+0x214>
 8004dea:	3f01      	subs	r7, #1
 8004dec:	2300      	movs	r3, #0
 8004dee:	9312      	str	r3, [sp, #72]	@ 0x48
 8004df0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004df2:	1b9b      	subs	r3, r3, r6
 8004df4:	1e5a      	subs	r2, r3, #1
 8004df6:	bf44      	itt	mi
 8004df8:	f1c3 0801 	rsbmi	r8, r3, #1
 8004dfc:	2300      	movmi	r3, #0
 8004dfe:	9208      	str	r2, [sp, #32]
 8004e00:	bf54      	ite	pl
 8004e02:	f04f 0800 	movpl.w	r8, #0
 8004e06:	9308      	strmi	r3, [sp, #32]
 8004e08:	2f00      	cmp	r7, #0
 8004e0a:	db39      	blt.n	8004e80 <_dtoa_r+0x218>
 8004e0c:	9b08      	ldr	r3, [sp, #32]
 8004e0e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8004e10:	443b      	add	r3, r7
 8004e12:	9308      	str	r3, [sp, #32]
 8004e14:	2300      	movs	r3, #0
 8004e16:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e1a:	2b09      	cmp	r3, #9
 8004e1c:	d864      	bhi.n	8004ee8 <_dtoa_r+0x280>
 8004e1e:	2b05      	cmp	r3, #5
 8004e20:	bfc4      	itt	gt
 8004e22:	3b04      	subgt	r3, #4
 8004e24:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8004e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e28:	f1a3 0302 	sub.w	r3, r3, #2
 8004e2c:	bfcc      	ite	gt
 8004e2e:	2400      	movgt	r4, #0
 8004e30:	2401      	movle	r4, #1
 8004e32:	2b03      	cmp	r3, #3
 8004e34:	d863      	bhi.n	8004efe <_dtoa_r+0x296>
 8004e36:	e8df f003 	tbb	[pc, r3]
 8004e3a:	372a      	.short	0x372a
 8004e3c:	5535      	.short	0x5535
 8004e3e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8004e42:	441e      	add	r6, r3
 8004e44:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004e48:	2b20      	cmp	r3, #32
 8004e4a:	bfc1      	itttt	gt
 8004e4c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004e50:	409f      	lslgt	r7, r3
 8004e52:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004e56:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004e5a:	bfd6      	itet	le
 8004e5c:	f1c3 0320 	rsble	r3, r3, #32
 8004e60:	ea47 0003 	orrgt.w	r0, r7, r3
 8004e64:	fa04 f003 	lslle.w	r0, r4, r3
 8004e68:	f7fb fb54 	bl	8000514 <__aeabi_ui2d>
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004e72:	3e01      	subs	r6, #1
 8004e74:	9214      	str	r2, [sp, #80]	@ 0x50
 8004e76:	e777      	b.n	8004d68 <_dtoa_r+0x100>
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e7b8      	b.n	8004dee <_dtoa_r+0x186>
 8004e7c:	9012      	str	r0, [sp, #72]	@ 0x48
 8004e7e:	e7b7      	b.n	8004df0 <_dtoa_r+0x188>
 8004e80:	427b      	negs	r3, r7
 8004e82:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e84:	2300      	movs	r3, #0
 8004e86:	eba8 0807 	sub.w	r8, r8, r7
 8004e8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004e8c:	e7c4      	b.n	8004e18 <_dtoa_r+0x1b0>
 8004e8e:	2300      	movs	r3, #0
 8004e90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	dc35      	bgt.n	8004f04 <_dtoa_r+0x29c>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	9300      	str	r3, [sp, #0]
 8004e9c:	9307      	str	r3, [sp, #28]
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	920e      	str	r2, [sp, #56]	@ 0x38
 8004ea2:	e00b      	b.n	8004ebc <_dtoa_r+0x254>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e7f3      	b.n	8004e90 <_dtoa_r+0x228>
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004eac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004eae:	18fb      	adds	r3, r7, r3
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	9307      	str	r3, [sp, #28]
 8004eb8:	bfb8      	it	lt
 8004eba:	2301      	movlt	r3, #1
 8004ebc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	2204      	movs	r2, #4
 8004ec4:	f102 0514 	add.w	r5, r2, #20
 8004ec8:	429d      	cmp	r5, r3
 8004eca:	d91f      	bls.n	8004f0c <_dtoa_r+0x2a4>
 8004ecc:	6041      	str	r1, [r0, #4]
 8004ece:	4658      	mov	r0, fp
 8004ed0:	f000 fd8e 	bl	80059f0 <_Balloc>
 8004ed4:	4682      	mov	sl, r0
 8004ed6:	2800      	cmp	r0, #0
 8004ed8:	d13c      	bne.n	8004f54 <_dtoa_r+0x2ec>
 8004eda:	4b1b      	ldr	r3, [pc, #108]	@ (8004f48 <_dtoa_r+0x2e0>)
 8004edc:	4602      	mov	r2, r0
 8004ede:	f240 11af 	movw	r1, #431	@ 0x1af
 8004ee2:	e6d8      	b.n	8004c96 <_dtoa_r+0x2e>
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e7e0      	b.n	8004eaa <_dtoa_r+0x242>
 8004ee8:	2401      	movs	r4, #1
 8004eea:	2300      	movs	r3, #0
 8004eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8004eee:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ef4:	9300      	str	r3, [sp, #0]
 8004ef6:	9307      	str	r3, [sp, #28]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	2312      	movs	r3, #18
 8004efc:	e7d0      	b.n	8004ea0 <_dtoa_r+0x238>
 8004efe:	2301      	movs	r3, #1
 8004f00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f02:	e7f5      	b.n	8004ef0 <_dtoa_r+0x288>
 8004f04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	9307      	str	r3, [sp, #28]
 8004f0a:	e7d7      	b.n	8004ebc <_dtoa_r+0x254>
 8004f0c:	3101      	adds	r1, #1
 8004f0e:	0052      	lsls	r2, r2, #1
 8004f10:	e7d8      	b.n	8004ec4 <_dtoa_r+0x25c>
 8004f12:	bf00      	nop
 8004f14:	f3af 8000 	nop.w
 8004f18:	636f4361 	.word	0x636f4361
 8004f1c:	3fd287a7 	.word	0x3fd287a7
 8004f20:	8b60c8b3 	.word	0x8b60c8b3
 8004f24:	3fc68a28 	.word	0x3fc68a28
 8004f28:	509f79fb 	.word	0x509f79fb
 8004f2c:	3fd34413 	.word	0x3fd34413
 8004f30:	08006901 	.word	0x08006901
 8004f34:	08006918 	.word	0x08006918
 8004f38:	7ff00000 	.word	0x7ff00000
 8004f3c:	080068d1 	.word	0x080068d1
 8004f40:	3ff80000 	.word	0x3ff80000
 8004f44:	08006a10 	.word	0x08006a10
 8004f48:	08006970 	.word	0x08006970
 8004f4c:	080068fd 	.word	0x080068fd
 8004f50:	080068d0 	.word	0x080068d0
 8004f54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004f58:	6018      	str	r0, [r3, #0]
 8004f5a:	9b07      	ldr	r3, [sp, #28]
 8004f5c:	2b0e      	cmp	r3, #14
 8004f5e:	f200 80a4 	bhi.w	80050aa <_dtoa_r+0x442>
 8004f62:	2c00      	cmp	r4, #0
 8004f64:	f000 80a1 	beq.w	80050aa <_dtoa_r+0x442>
 8004f68:	2f00      	cmp	r7, #0
 8004f6a:	dd33      	ble.n	8004fd4 <_dtoa_r+0x36c>
 8004f6c:	4bad      	ldr	r3, [pc, #692]	@ (8005224 <_dtoa_r+0x5bc>)
 8004f6e:	f007 020f 	and.w	r2, r7, #15
 8004f72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f76:	ed93 7b00 	vldr	d7, [r3]
 8004f7a:	05f8      	lsls	r0, r7, #23
 8004f7c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004f80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004f84:	d516      	bpl.n	8004fb4 <_dtoa_r+0x34c>
 8004f86:	4ba8      	ldr	r3, [pc, #672]	@ (8005228 <_dtoa_r+0x5c0>)
 8004f88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004f8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004f90:	f7fb fc64 	bl	800085c <__aeabi_ddiv>
 8004f94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f98:	f004 040f 	and.w	r4, r4, #15
 8004f9c:	2603      	movs	r6, #3
 8004f9e:	4da2      	ldr	r5, [pc, #648]	@ (8005228 <_dtoa_r+0x5c0>)
 8004fa0:	b954      	cbnz	r4, 8004fb8 <_dtoa_r+0x350>
 8004fa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004faa:	f7fb fc57 	bl	800085c <__aeabi_ddiv>
 8004fae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fb2:	e028      	b.n	8005006 <_dtoa_r+0x39e>
 8004fb4:	2602      	movs	r6, #2
 8004fb6:	e7f2      	b.n	8004f9e <_dtoa_r+0x336>
 8004fb8:	07e1      	lsls	r1, r4, #31
 8004fba:	d508      	bpl.n	8004fce <_dtoa_r+0x366>
 8004fbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004fc4:	f7fb fb20 	bl	8000608 <__aeabi_dmul>
 8004fc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fcc:	3601      	adds	r6, #1
 8004fce:	1064      	asrs	r4, r4, #1
 8004fd0:	3508      	adds	r5, #8
 8004fd2:	e7e5      	b.n	8004fa0 <_dtoa_r+0x338>
 8004fd4:	f000 80d2 	beq.w	800517c <_dtoa_r+0x514>
 8004fd8:	427c      	negs	r4, r7
 8004fda:	4b92      	ldr	r3, [pc, #584]	@ (8005224 <_dtoa_r+0x5bc>)
 8004fdc:	4d92      	ldr	r5, [pc, #584]	@ (8005228 <_dtoa_r+0x5c0>)
 8004fde:	f004 020f 	and.w	r2, r4, #15
 8004fe2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004fee:	f7fb fb0b 	bl	8000608 <__aeabi_dmul>
 8004ff2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ff6:	1124      	asrs	r4, r4, #4
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	2602      	movs	r6, #2
 8004ffc:	2c00      	cmp	r4, #0
 8004ffe:	f040 80b2 	bne.w	8005166 <_dtoa_r+0x4fe>
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1d3      	bne.n	8004fae <_dtoa_r+0x346>
 8005006:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005008:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800500c:	2b00      	cmp	r3, #0
 800500e:	f000 80b7 	beq.w	8005180 <_dtoa_r+0x518>
 8005012:	4b86      	ldr	r3, [pc, #536]	@ (800522c <_dtoa_r+0x5c4>)
 8005014:	2200      	movs	r2, #0
 8005016:	4620      	mov	r0, r4
 8005018:	4629      	mov	r1, r5
 800501a:	f7fb fd67 	bl	8000aec <__aeabi_dcmplt>
 800501e:	2800      	cmp	r0, #0
 8005020:	f000 80ae 	beq.w	8005180 <_dtoa_r+0x518>
 8005024:	9b07      	ldr	r3, [sp, #28]
 8005026:	2b00      	cmp	r3, #0
 8005028:	f000 80aa 	beq.w	8005180 <_dtoa_r+0x518>
 800502c:	9b00      	ldr	r3, [sp, #0]
 800502e:	2b00      	cmp	r3, #0
 8005030:	dd37      	ble.n	80050a2 <_dtoa_r+0x43a>
 8005032:	1e7b      	subs	r3, r7, #1
 8005034:	9304      	str	r3, [sp, #16]
 8005036:	4620      	mov	r0, r4
 8005038:	4b7d      	ldr	r3, [pc, #500]	@ (8005230 <_dtoa_r+0x5c8>)
 800503a:	2200      	movs	r2, #0
 800503c:	4629      	mov	r1, r5
 800503e:	f7fb fae3 	bl	8000608 <__aeabi_dmul>
 8005042:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005046:	9c00      	ldr	r4, [sp, #0]
 8005048:	3601      	adds	r6, #1
 800504a:	4630      	mov	r0, r6
 800504c:	f7fb fa72 	bl	8000534 <__aeabi_i2d>
 8005050:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005054:	f7fb fad8 	bl	8000608 <__aeabi_dmul>
 8005058:	4b76      	ldr	r3, [pc, #472]	@ (8005234 <_dtoa_r+0x5cc>)
 800505a:	2200      	movs	r2, #0
 800505c:	f7fb f91e 	bl	800029c <__adddf3>
 8005060:	4605      	mov	r5, r0
 8005062:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005066:	2c00      	cmp	r4, #0
 8005068:	f040 808d 	bne.w	8005186 <_dtoa_r+0x51e>
 800506c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005070:	4b71      	ldr	r3, [pc, #452]	@ (8005238 <_dtoa_r+0x5d0>)
 8005072:	2200      	movs	r2, #0
 8005074:	f7fb f910 	bl	8000298 <__aeabi_dsub>
 8005078:	4602      	mov	r2, r0
 800507a:	460b      	mov	r3, r1
 800507c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005080:	462a      	mov	r2, r5
 8005082:	4633      	mov	r3, r6
 8005084:	f7fb fd50 	bl	8000b28 <__aeabi_dcmpgt>
 8005088:	2800      	cmp	r0, #0
 800508a:	f040 828b 	bne.w	80055a4 <_dtoa_r+0x93c>
 800508e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005092:	462a      	mov	r2, r5
 8005094:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005098:	f7fb fd28 	bl	8000aec <__aeabi_dcmplt>
 800509c:	2800      	cmp	r0, #0
 800509e:	f040 8128 	bne.w	80052f2 <_dtoa_r+0x68a>
 80050a2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80050a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80050aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	f2c0 815a 	blt.w	8005366 <_dtoa_r+0x6fe>
 80050b2:	2f0e      	cmp	r7, #14
 80050b4:	f300 8157 	bgt.w	8005366 <_dtoa_r+0x6fe>
 80050b8:	4b5a      	ldr	r3, [pc, #360]	@ (8005224 <_dtoa_r+0x5bc>)
 80050ba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80050be:	ed93 7b00 	vldr	d7, [r3]
 80050c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	ed8d 7b00 	vstr	d7, [sp]
 80050ca:	da03      	bge.n	80050d4 <_dtoa_r+0x46c>
 80050cc:	9b07      	ldr	r3, [sp, #28]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f340 8101 	ble.w	80052d6 <_dtoa_r+0x66e>
 80050d4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80050d8:	4656      	mov	r6, sl
 80050da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050de:	4620      	mov	r0, r4
 80050e0:	4629      	mov	r1, r5
 80050e2:	f7fb fbbb 	bl	800085c <__aeabi_ddiv>
 80050e6:	f7fb fd3f 	bl	8000b68 <__aeabi_d2iz>
 80050ea:	4680      	mov	r8, r0
 80050ec:	f7fb fa22 	bl	8000534 <__aeabi_i2d>
 80050f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050f4:	f7fb fa88 	bl	8000608 <__aeabi_dmul>
 80050f8:	4602      	mov	r2, r0
 80050fa:	460b      	mov	r3, r1
 80050fc:	4620      	mov	r0, r4
 80050fe:	4629      	mov	r1, r5
 8005100:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005104:	f7fb f8c8 	bl	8000298 <__aeabi_dsub>
 8005108:	f806 4b01 	strb.w	r4, [r6], #1
 800510c:	9d07      	ldr	r5, [sp, #28]
 800510e:	eba6 040a 	sub.w	r4, r6, sl
 8005112:	42a5      	cmp	r5, r4
 8005114:	4602      	mov	r2, r0
 8005116:	460b      	mov	r3, r1
 8005118:	f040 8117 	bne.w	800534a <_dtoa_r+0x6e2>
 800511c:	f7fb f8be 	bl	800029c <__adddf3>
 8005120:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005124:	4604      	mov	r4, r0
 8005126:	460d      	mov	r5, r1
 8005128:	f7fb fcfe 	bl	8000b28 <__aeabi_dcmpgt>
 800512c:	2800      	cmp	r0, #0
 800512e:	f040 80f9 	bne.w	8005324 <_dtoa_r+0x6bc>
 8005132:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005136:	4620      	mov	r0, r4
 8005138:	4629      	mov	r1, r5
 800513a:	f7fb fccd 	bl	8000ad8 <__aeabi_dcmpeq>
 800513e:	b118      	cbz	r0, 8005148 <_dtoa_r+0x4e0>
 8005140:	f018 0f01 	tst.w	r8, #1
 8005144:	f040 80ee 	bne.w	8005324 <_dtoa_r+0x6bc>
 8005148:	4649      	mov	r1, r9
 800514a:	4658      	mov	r0, fp
 800514c:	f000 fc90 	bl	8005a70 <_Bfree>
 8005150:	2300      	movs	r3, #0
 8005152:	7033      	strb	r3, [r6, #0]
 8005154:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005156:	3701      	adds	r7, #1
 8005158:	601f      	str	r7, [r3, #0]
 800515a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800515c:	2b00      	cmp	r3, #0
 800515e:	f000 831d 	beq.w	800579c <_dtoa_r+0xb34>
 8005162:	601e      	str	r6, [r3, #0]
 8005164:	e31a      	b.n	800579c <_dtoa_r+0xb34>
 8005166:	07e2      	lsls	r2, r4, #31
 8005168:	d505      	bpl.n	8005176 <_dtoa_r+0x50e>
 800516a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800516e:	f7fb fa4b 	bl	8000608 <__aeabi_dmul>
 8005172:	3601      	adds	r6, #1
 8005174:	2301      	movs	r3, #1
 8005176:	1064      	asrs	r4, r4, #1
 8005178:	3508      	adds	r5, #8
 800517a:	e73f      	b.n	8004ffc <_dtoa_r+0x394>
 800517c:	2602      	movs	r6, #2
 800517e:	e742      	b.n	8005006 <_dtoa_r+0x39e>
 8005180:	9c07      	ldr	r4, [sp, #28]
 8005182:	9704      	str	r7, [sp, #16]
 8005184:	e761      	b.n	800504a <_dtoa_r+0x3e2>
 8005186:	4b27      	ldr	r3, [pc, #156]	@ (8005224 <_dtoa_r+0x5bc>)
 8005188:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800518a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800518e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005192:	4454      	add	r4, sl
 8005194:	2900      	cmp	r1, #0
 8005196:	d053      	beq.n	8005240 <_dtoa_r+0x5d8>
 8005198:	4928      	ldr	r1, [pc, #160]	@ (800523c <_dtoa_r+0x5d4>)
 800519a:	2000      	movs	r0, #0
 800519c:	f7fb fb5e 	bl	800085c <__aeabi_ddiv>
 80051a0:	4633      	mov	r3, r6
 80051a2:	462a      	mov	r2, r5
 80051a4:	f7fb f878 	bl	8000298 <__aeabi_dsub>
 80051a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80051ac:	4656      	mov	r6, sl
 80051ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051b2:	f7fb fcd9 	bl	8000b68 <__aeabi_d2iz>
 80051b6:	4605      	mov	r5, r0
 80051b8:	f7fb f9bc 	bl	8000534 <__aeabi_i2d>
 80051bc:	4602      	mov	r2, r0
 80051be:	460b      	mov	r3, r1
 80051c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051c4:	f7fb f868 	bl	8000298 <__aeabi_dsub>
 80051c8:	3530      	adds	r5, #48	@ 0x30
 80051ca:	4602      	mov	r2, r0
 80051cc:	460b      	mov	r3, r1
 80051ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80051d2:	f806 5b01 	strb.w	r5, [r6], #1
 80051d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80051da:	f7fb fc87 	bl	8000aec <__aeabi_dcmplt>
 80051de:	2800      	cmp	r0, #0
 80051e0:	d171      	bne.n	80052c6 <_dtoa_r+0x65e>
 80051e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051e6:	4911      	ldr	r1, [pc, #68]	@ (800522c <_dtoa_r+0x5c4>)
 80051e8:	2000      	movs	r0, #0
 80051ea:	f7fb f855 	bl	8000298 <__aeabi_dsub>
 80051ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80051f2:	f7fb fc7b 	bl	8000aec <__aeabi_dcmplt>
 80051f6:	2800      	cmp	r0, #0
 80051f8:	f040 8095 	bne.w	8005326 <_dtoa_r+0x6be>
 80051fc:	42a6      	cmp	r6, r4
 80051fe:	f43f af50 	beq.w	80050a2 <_dtoa_r+0x43a>
 8005202:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005206:	4b0a      	ldr	r3, [pc, #40]	@ (8005230 <_dtoa_r+0x5c8>)
 8005208:	2200      	movs	r2, #0
 800520a:	f7fb f9fd 	bl	8000608 <__aeabi_dmul>
 800520e:	4b08      	ldr	r3, [pc, #32]	@ (8005230 <_dtoa_r+0x5c8>)
 8005210:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005214:	2200      	movs	r2, #0
 8005216:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800521a:	f7fb f9f5 	bl	8000608 <__aeabi_dmul>
 800521e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005222:	e7c4      	b.n	80051ae <_dtoa_r+0x546>
 8005224:	08006a10 	.word	0x08006a10
 8005228:	080069e8 	.word	0x080069e8
 800522c:	3ff00000 	.word	0x3ff00000
 8005230:	40240000 	.word	0x40240000
 8005234:	401c0000 	.word	0x401c0000
 8005238:	40140000 	.word	0x40140000
 800523c:	3fe00000 	.word	0x3fe00000
 8005240:	4631      	mov	r1, r6
 8005242:	4628      	mov	r0, r5
 8005244:	f7fb f9e0 	bl	8000608 <__aeabi_dmul>
 8005248:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800524c:	9415      	str	r4, [sp, #84]	@ 0x54
 800524e:	4656      	mov	r6, sl
 8005250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005254:	f7fb fc88 	bl	8000b68 <__aeabi_d2iz>
 8005258:	4605      	mov	r5, r0
 800525a:	f7fb f96b 	bl	8000534 <__aeabi_i2d>
 800525e:	4602      	mov	r2, r0
 8005260:	460b      	mov	r3, r1
 8005262:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005266:	f7fb f817 	bl	8000298 <__aeabi_dsub>
 800526a:	3530      	adds	r5, #48	@ 0x30
 800526c:	f806 5b01 	strb.w	r5, [r6], #1
 8005270:	4602      	mov	r2, r0
 8005272:	460b      	mov	r3, r1
 8005274:	42a6      	cmp	r6, r4
 8005276:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800527a:	f04f 0200 	mov.w	r2, #0
 800527e:	d124      	bne.n	80052ca <_dtoa_r+0x662>
 8005280:	4bac      	ldr	r3, [pc, #688]	@ (8005534 <_dtoa_r+0x8cc>)
 8005282:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005286:	f7fb f809 	bl	800029c <__adddf3>
 800528a:	4602      	mov	r2, r0
 800528c:	460b      	mov	r3, r1
 800528e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005292:	f7fb fc49 	bl	8000b28 <__aeabi_dcmpgt>
 8005296:	2800      	cmp	r0, #0
 8005298:	d145      	bne.n	8005326 <_dtoa_r+0x6be>
 800529a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800529e:	49a5      	ldr	r1, [pc, #660]	@ (8005534 <_dtoa_r+0x8cc>)
 80052a0:	2000      	movs	r0, #0
 80052a2:	f7fa fff9 	bl	8000298 <__aeabi_dsub>
 80052a6:	4602      	mov	r2, r0
 80052a8:	460b      	mov	r3, r1
 80052aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052ae:	f7fb fc1d 	bl	8000aec <__aeabi_dcmplt>
 80052b2:	2800      	cmp	r0, #0
 80052b4:	f43f aef5 	beq.w	80050a2 <_dtoa_r+0x43a>
 80052b8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80052ba:	1e73      	subs	r3, r6, #1
 80052bc:	9315      	str	r3, [sp, #84]	@ 0x54
 80052be:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80052c2:	2b30      	cmp	r3, #48	@ 0x30
 80052c4:	d0f8      	beq.n	80052b8 <_dtoa_r+0x650>
 80052c6:	9f04      	ldr	r7, [sp, #16]
 80052c8:	e73e      	b.n	8005148 <_dtoa_r+0x4e0>
 80052ca:	4b9b      	ldr	r3, [pc, #620]	@ (8005538 <_dtoa_r+0x8d0>)
 80052cc:	f7fb f99c 	bl	8000608 <__aeabi_dmul>
 80052d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052d4:	e7bc      	b.n	8005250 <_dtoa_r+0x5e8>
 80052d6:	d10c      	bne.n	80052f2 <_dtoa_r+0x68a>
 80052d8:	4b98      	ldr	r3, [pc, #608]	@ (800553c <_dtoa_r+0x8d4>)
 80052da:	2200      	movs	r2, #0
 80052dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052e0:	f7fb f992 	bl	8000608 <__aeabi_dmul>
 80052e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80052e8:	f7fb fc14 	bl	8000b14 <__aeabi_dcmpge>
 80052ec:	2800      	cmp	r0, #0
 80052ee:	f000 8157 	beq.w	80055a0 <_dtoa_r+0x938>
 80052f2:	2400      	movs	r4, #0
 80052f4:	4625      	mov	r5, r4
 80052f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80052f8:	43db      	mvns	r3, r3
 80052fa:	9304      	str	r3, [sp, #16]
 80052fc:	4656      	mov	r6, sl
 80052fe:	2700      	movs	r7, #0
 8005300:	4621      	mov	r1, r4
 8005302:	4658      	mov	r0, fp
 8005304:	f000 fbb4 	bl	8005a70 <_Bfree>
 8005308:	2d00      	cmp	r5, #0
 800530a:	d0dc      	beq.n	80052c6 <_dtoa_r+0x65e>
 800530c:	b12f      	cbz	r7, 800531a <_dtoa_r+0x6b2>
 800530e:	42af      	cmp	r7, r5
 8005310:	d003      	beq.n	800531a <_dtoa_r+0x6b2>
 8005312:	4639      	mov	r1, r7
 8005314:	4658      	mov	r0, fp
 8005316:	f000 fbab 	bl	8005a70 <_Bfree>
 800531a:	4629      	mov	r1, r5
 800531c:	4658      	mov	r0, fp
 800531e:	f000 fba7 	bl	8005a70 <_Bfree>
 8005322:	e7d0      	b.n	80052c6 <_dtoa_r+0x65e>
 8005324:	9704      	str	r7, [sp, #16]
 8005326:	4633      	mov	r3, r6
 8005328:	461e      	mov	r6, r3
 800532a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800532e:	2a39      	cmp	r2, #57	@ 0x39
 8005330:	d107      	bne.n	8005342 <_dtoa_r+0x6da>
 8005332:	459a      	cmp	sl, r3
 8005334:	d1f8      	bne.n	8005328 <_dtoa_r+0x6c0>
 8005336:	9a04      	ldr	r2, [sp, #16]
 8005338:	3201      	adds	r2, #1
 800533a:	9204      	str	r2, [sp, #16]
 800533c:	2230      	movs	r2, #48	@ 0x30
 800533e:	f88a 2000 	strb.w	r2, [sl]
 8005342:	781a      	ldrb	r2, [r3, #0]
 8005344:	3201      	adds	r2, #1
 8005346:	701a      	strb	r2, [r3, #0]
 8005348:	e7bd      	b.n	80052c6 <_dtoa_r+0x65e>
 800534a:	4b7b      	ldr	r3, [pc, #492]	@ (8005538 <_dtoa_r+0x8d0>)
 800534c:	2200      	movs	r2, #0
 800534e:	f7fb f95b 	bl	8000608 <__aeabi_dmul>
 8005352:	2200      	movs	r2, #0
 8005354:	2300      	movs	r3, #0
 8005356:	4604      	mov	r4, r0
 8005358:	460d      	mov	r5, r1
 800535a:	f7fb fbbd 	bl	8000ad8 <__aeabi_dcmpeq>
 800535e:	2800      	cmp	r0, #0
 8005360:	f43f aebb 	beq.w	80050da <_dtoa_r+0x472>
 8005364:	e6f0      	b.n	8005148 <_dtoa_r+0x4e0>
 8005366:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005368:	2a00      	cmp	r2, #0
 800536a:	f000 80db 	beq.w	8005524 <_dtoa_r+0x8bc>
 800536e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005370:	2a01      	cmp	r2, #1
 8005372:	f300 80bf 	bgt.w	80054f4 <_dtoa_r+0x88c>
 8005376:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005378:	2a00      	cmp	r2, #0
 800537a:	f000 80b7 	beq.w	80054ec <_dtoa_r+0x884>
 800537e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005382:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005384:	4646      	mov	r6, r8
 8005386:	9a08      	ldr	r2, [sp, #32]
 8005388:	2101      	movs	r1, #1
 800538a:	441a      	add	r2, r3
 800538c:	4658      	mov	r0, fp
 800538e:	4498      	add	r8, r3
 8005390:	9208      	str	r2, [sp, #32]
 8005392:	f000 fc21 	bl	8005bd8 <__i2b>
 8005396:	4605      	mov	r5, r0
 8005398:	b15e      	cbz	r6, 80053b2 <_dtoa_r+0x74a>
 800539a:	9b08      	ldr	r3, [sp, #32]
 800539c:	2b00      	cmp	r3, #0
 800539e:	dd08      	ble.n	80053b2 <_dtoa_r+0x74a>
 80053a0:	42b3      	cmp	r3, r6
 80053a2:	9a08      	ldr	r2, [sp, #32]
 80053a4:	bfa8      	it	ge
 80053a6:	4633      	movge	r3, r6
 80053a8:	eba8 0803 	sub.w	r8, r8, r3
 80053ac:	1af6      	subs	r6, r6, r3
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	9308      	str	r3, [sp, #32]
 80053b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053b4:	b1f3      	cbz	r3, 80053f4 <_dtoa_r+0x78c>
 80053b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 80b7 	beq.w	800552c <_dtoa_r+0x8c4>
 80053be:	b18c      	cbz	r4, 80053e4 <_dtoa_r+0x77c>
 80053c0:	4629      	mov	r1, r5
 80053c2:	4622      	mov	r2, r4
 80053c4:	4658      	mov	r0, fp
 80053c6:	f000 fcc7 	bl	8005d58 <__pow5mult>
 80053ca:	464a      	mov	r2, r9
 80053cc:	4601      	mov	r1, r0
 80053ce:	4605      	mov	r5, r0
 80053d0:	4658      	mov	r0, fp
 80053d2:	f000 fc17 	bl	8005c04 <__multiply>
 80053d6:	4649      	mov	r1, r9
 80053d8:	9004      	str	r0, [sp, #16]
 80053da:	4658      	mov	r0, fp
 80053dc:	f000 fb48 	bl	8005a70 <_Bfree>
 80053e0:	9b04      	ldr	r3, [sp, #16]
 80053e2:	4699      	mov	r9, r3
 80053e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053e6:	1b1a      	subs	r2, r3, r4
 80053e8:	d004      	beq.n	80053f4 <_dtoa_r+0x78c>
 80053ea:	4649      	mov	r1, r9
 80053ec:	4658      	mov	r0, fp
 80053ee:	f000 fcb3 	bl	8005d58 <__pow5mult>
 80053f2:	4681      	mov	r9, r0
 80053f4:	2101      	movs	r1, #1
 80053f6:	4658      	mov	r0, fp
 80053f8:	f000 fbee 	bl	8005bd8 <__i2b>
 80053fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80053fe:	4604      	mov	r4, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 81cf 	beq.w	80057a4 <_dtoa_r+0xb3c>
 8005406:	461a      	mov	r2, r3
 8005408:	4601      	mov	r1, r0
 800540a:	4658      	mov	r0, fp
 800540c:	f000 fca4 	bl	8005d58 <__pow5mult>
 8005410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005412:	2b01      	cmp	r3, #1
 8005414:	4604      	mov	r4, r0
 8005416:	f300 8095 	bgt.w	8005544 <_dtoa_r+0x8dc>
 800541a:	9b02      	ldr	r3, [sp, #8]
 800541c:	2b00      	cmp	r3, #0
 800541e:	f040 8087 	bne.w	8005530 <_dtoa_r+0x8c8>
 8005422:	9b03      	ldr	r3, [sp, #12]
 8005424:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005428:	2b00      	cmp	r3, #0
 800542a:	f040 8089 	bne.w	8005540 <_dtoa_r+0x8d8>
 800542e:	9b03      	ldr	r3, [sp, #12]
 8005430:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005434:	0d1b      	lsrs	r3, r3, #20
 8005436:	051b      	lsls	r3, r3, #20
 8005438:	b12b      	cbz	r3, 8005446 <_dtoa_r+0x7de>
 800543a:	9b08      	ldr	r3, [sp, #32]
 800543c:	3301      	adds	r3, #1
 800543e:	9308      	str	r3, [sp, #32]
 8005440:	f108 0801 	add.w	r8, r8, #1
 8005444:	2301      	movs	r3, #1
 8005446:	930a      	str	r3, [sp, #40]	@ 0x28
 8005448:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800544a:	2b00      	cmp	r3, #0
 800544c:	f000 81b0 	beq.w	80057b0 <_dtoa_r+0xb48>
 8005450:	6923      	ldr	r3, [r4, #16]
 8005452:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005456:	6918      	ldr	r0, [r3, #16]
 8005458:	f000 fb72 	bl	8005b40 <__hi0bits>
 800545c:	f1c0 0020 	rsb	r0, r0, #32
 8005460:	9b08      	ldr	r3, [sp, #32]
 8005462:	4418      	add	r0, r3
 8005464:	f010 001f 	ands.w	r0, r0, #31
 8005468:	d077      	beq.n	800555a <_dtoa_r+0x8f2>
 800546a:	f1c0 0320 	rsb	r3, r0, #32
 800546e:	2b04      	cmp	r3, #4
 8005470:	dd6b      	ble.n	800554a <_dtoa_r+0x8e2>
 8005472:	9b08      	ldr	r3, [sp, #32]
 8005474:	f1c0 001c 	rsb	r0, r0, #28
 8005478:	4403      	add	r3, r0
 800547a:	4480      	add	r8, r0
 800547c:	4406      	add	r6, r0
 800547e:	9308      	str	r3, [sp, #32]
 8005480:	f1b8 0f00 	cmp.w	r8, #0
 8005484:	dd05      	ble.n	8005492 <_dtoa_r+0x82a>
 8005486:	4649      	mov	r1, r9
 8005488:	4642      	mov	r2, r8
 800548a:	4658      	mov	r0, fp
 800548c:	f000 fcbe 	bl	8005e0c <__lshift>
 8005490:	4681      	mov	r9, r0
 8005492:	9b08      	ldr	r3, [sp, #32]
 8005494:	2b00      	cmp	r3, #0
 8005496:	dd05      	ble.n	80054a4 <_dtoa_r+0x83c>
 8005498:	4621      	mov	r1, r4
 800549a:	461a      	mov	r2, r3
 800549c:	4658      	mov	r0, fp
 800549e:	f000 fcb5 	bl	8005e0c <__lshift>
 80054a2:	4604      	mov	r4, r0
 80054a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d059      	beq.n	800555e <_dtoa_r+0x8f6>
 80054aa:	4621      	mov	r1, r4
 80054ac:	4648      	mov	r0, r9
 80054ae:	f000 fd19 	bl	8005ee4 <__mcmp>
 80054b2:	2800      	cmp	r0, #0
 80054b4:	da53      	bge.n	800555e <_dtoa_r+0x8f6>
 80054b6:	1e7b      	subs	r3, r7, #1
 80054b8:	9304      	str	r3, [sp, #16]
 80054ba:	4649      	mov	r1, r9
 80054bc:	2300      	movs	r3, #0
 80054be:	220a      	movs	r2, #10
 80054c0:	4658      	mov	r0, fp
 80054c2:	f000 faf7 	bl	8005ab4 <__multadd>
 80054c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054c8:	4681      	mov	r9, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f000 8172 	beq.w	80057b4 <_dtoa_r+0xb4c>
 80054d0:	2300      	movs	r3, #0
 80054d2:	4629      	mov	r1, r5
 80054d4:	220a      	movs	r2, #10
 80054d6:	4658      	mov	r0, fp
 80054d8:	f000 faec 	bl	8005ab4 <__multadd>
 80054dc:	9b00      	ldr	r3, [sp, #0]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	4605      	mov	r5, r0
 80054e2:	dc67      	bgt.n	80055b4 <_dtoa_r+0x94c>
 80054e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	dc41      	bgt.n	800556e <_dtoa_r+0x906>
 80054ea:	e063      	b.n	80055b4 <_dtoa_r+0x94c>
 80054ec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80054ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80054f2:	e746      	b.n	8005382 <_dtoa_r+0x71a>
 80054f4:	9b07      	ldr	r3, [sp, #28]
 80054f6:	1e5c      	subs	r4, r3, #1
 80054f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054fa:	42a3      	cmp	r3, r4
 80054fc:	bfbf      	itttt	lt
 80054fe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005500:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005502:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005504:	1ae3      	sublt	r3, r4, r3
 8005506:	bfb4      	ite	lt
 8005508:	18d2      	addlt	r2, r2, r3
 800550a:	1b1c      	subge	r4, r3, r4
 800550c:	9b07      	ldr	r3, [sp, #28]
 800550e:	bfbc      	itt	lt
 8005510:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005512:	2400      	movlt	r4, #0
 8005514:	2b00      	cmp	r3, #0
 8005516:	bfb5      	itete	lt
 8005518:	eba8 0603 	sublt.w	r6, r8, r3
 800551c:	9b07      	ldrge	r3, [sp, #28]
 800551e:	2300      	movlt	r3, #0
 8005520:	4646      	movge	r6, r8
 8005522:	e730      	b.n	8005386 <_dtoa_r+0x71e>
 8005524:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005526:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005528:	4646      	mov	r6, r8
 800552a:	e735      	b.n	8005398 <_dtoa_r+0x730>
 800552c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800552e:	e75c      	b.n	80053ea <_dtoa_r+0x782>
 8005530:	2300      	movs	r3, #0
 8005532:	e788      	b.n	8005446 <_dtoa_r+0x7de>
 8005534:	3fe00000 	.word	0x3fe00000
 8005538:	40240000 	.word	0x40240000
 800553c:	40140000 	.word	0x40140000
 8005540:	9b02      	ldr	r3, [sp, #8]
 8005542:	e780      	b.n	8005446 <_dtoa_r+0x7de>
 8005544:	2300      	movs	r3, #0
 8005546:	930a      	str	r3, [sp, #40]	@ 0x28
 8005548:	e782      	b.n	8005450 <_dtoa_r+0x7e8>
 800554a:	d099      	beq.n	8005480 <_dtoa_r+0x818>
 800554c:	9a08      	ldr	r2, [sp, #32]
 800554e:	331c      	adds	r3, #28
 8005550:	441a      	add	r2, r3
 8005552:	4498      	add	r8, r3
 8005554:	441e      	add	r6, r3
 8005556:	9208      	str	r2, [sp, #32]
 8005558:	e792      	b.n	8005480 <_dtoa_r+0x818>
 800555a:	4603      	mov	r3, r0
 800555c:	e7f6      	b.n	800554c <_dtoa_r+0x8e4>
 800555e:	9b07      	ldr	r3, [sp, #28]
 8005560:	9704      	str	r7, [sp, #16]
 8005562:	2b00      	cmp	r3, #0
 8005564:	dc20      	bgt.n	80055a8 <_dtoa_r+0x940>
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800556a:	2b02      	cmp	r3, #2
 800556c:	dd1e      	ble.n	80055ac <_dtoa_r+0x944>
 800556e:	9b00      	ldr	r3, [sp, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	f47f aec0 	bne.w	80052f6 <_dtoa_r+0x68e>
 8005576:	4621      	mov	r1, r4
 8005578:	2205      	movs	r2, #5
 800557a:	4658      	mov	r0, fp
 800557c:	f000 fa9a 	bl	8005ab4 <__multadd>
 8005580:	4601      	mov	r1, r0
 8005582:	4604      	mov	r4, r0
 8005584:	4648      	mov	r0, r9
 8005586:	f000 fcad 	bl	8005ee4 <__mcmp>
 800558a:	2800      	cmp	r0, #0
 800558c:	f77f aeb3 	ble.w	80052f6 <_dtoa_r+0x68e>
 8005590:	4656      	mov	r6, sl
 8005592:	2331      	movs	r3, #49	@ 0x31
 8005594:	f806 3b01 	strb.w	r3, [r6], #1
 8005598:	9b04      	ldr	r3, [sp, #16]
 800559a:	3301      	adds	r3, #1
 800559c:	9304      	str	r3, [sp, #16]
 800559e:	e6ae      	b.n	80052fe <_dtoa_r+0x696>
 80055a0:	9c07      	ldr	r4, [sp, #28]
 80055a2:	9704      	str	r7, [sp, #16]
 80055a4:	4625      	mov	r5, r4
 80055a6:	e7f3      	b.n	8005590 <_dtoa_r+0x928>
 80055a8:	9b07      	ldr	r3, [sp, #28]
 80055aa:	9300      	str	r3, [sp, #0]
 80055ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 8104 	beq.w	80057bc <_dtoa_r+0xb54>
 80055b4:	2e00      	cmp	r6, #0
 80055b6:	dd05      	ble.n	80055c4 <_dtoa_r+0x95c>
 80055b8:	4629      	mov	r1, r5
 80055ba:	4632      	mov	r2, r6
 80055bc:	4658      	mov	r0, fp
 80055be:	f000 fc25 	bl	8005e0c <__lshift>
 80055c2:	4605      	mov	r5, r0
 80055c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d05a      	beq.n	8005680 <_dtoa_r+0xa18>
 80055ca:	6869      	ldr	r1, [r5, #4]
 80055cc:	4658      	mov	r0, fp
 80055ce:	f000 fa0f 	bl	80059f0 <_Balloc>
 80055d2:	4606      	mov	r6, r0
 80055d4:	b928      	cbnz	r0, 80055e2 <_dtoa_r+0x97a>
 80055d6:	4b84      	ldr	r3, [pc, #528]	@ (80057e8 <_dtoa_r+0xb80>)
 80055d8:	4602      	mov	r2, r0
 80055da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80055de:	f7ff bb5a 	b.w	8004c96 <_dtoa_r+0x2e>
 80055e2:	692a      	ldr	r2, [r5, #16]
 80055e4:	3202      	adds	r2, #2
 80055e6:	0092      	lsls	r2, r2, #2
 80055e8:	f105 010c 	add.w	r1, r5, #12
 80055ec:	300c      	adds	r0, #12
 80055ee:	f000 fe3d 	bl	800626c <memcpy>
 80055f2:	2201      	movs	r2, #1
 80055f4:	4631      	mov	r1, r6
 80055f6:	4658      	mov	r0, fp
 80055f8:	f000 fc08 	bl	8005e0c <__lshift>
 80055fc:	f10a 0301 	add.w	r3, sl, #1
 8005600:	9307      	str	r3, [sp, #28]
 8005602:	9b00      	ldr	r3, [sp, #0]
 8005604:	4453      	add	r3, sl
 8005606:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005608:	9b02      	ldr	r3, [sp, #8]
 800560a:	f003 0301 	and.w	r3, r3, #1
 800560e:	462f      	mov	r7, r5
 8005610:	930a      	str	r3, [sp, #40]	@ 0x28
 8005612:	4605      	mov	r5, r0
 8005614:	9b07      	ldr	r3, [sp, #28]
 8005616:	4621      	mov	r1, r4
 8005618:	3b01      	subs	r3, #1
 800561a:	4648      	mov	r0, r9
 800561c:	9300      	str	r3, [sp, #0]
 800561e:	f7ff fa9a 	bl	8004b56 <quorem>
 8005622:	4639      	mov	r1, r7
 8005624:	9002      	str	r0, [sp, #8]
 8005626:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800562a:	4648      	mov	r0, r9
 800562c:	f000 fc5a 	bl	8005ee4 <__mcmp>
 8005630:	462a      	mov	r2, r5
 8005632:	9008      	str	r0, [sp, #32]
 8005634:	4621      	mov	r1, r4
 8005636:	4658      	mov	r0, fp
 8005638:	f000 fc70 	bl	8005f1c <__mdiff>
 800563c:	68c2      	ldr	r2, [r0, #12]
 800563e:	4606      	mov	r6, r0
 8005640:	bb02      	cbnz	r2, 8005684 <_dtoa_r+0xa1c>
 8005642:	4601      	mov	r1, r0
 8005644:	4648      	mov	r0, r9
 8005646:	f000 fc4d 	bl	8005ee4 <__mcmp>
 800564a:	4602      	mov	r2, r0
 800564c:	4631      	mov	r1, r6
 800564e:	4658      	mov	r0, fp
 8005650:	920e      	str	r2, [sp, #56]	@ 0x38
 8005652:	f000 fa0d 	bl	8005a70 <_Bfree>
 8005656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005658:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800565a:	9e07      	ldr	r6, [sp, #28]
 800565c:	ea43 0102 	orr.w	r1, r3, r2
 8005660:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005662:	4319      	orrs	r1, r3
 8005664:	d110      	bne.n	8005688 <_dtoa_r+0xa20>
 8005666:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800566a:	d029      	beq.n	80056c0 <_dtoa_r+0xa58>
 800566c:	9b08      	ldr	r3, [sp, #32]
 800566e:	2b00      	cmp	r3, #0
 8005670:	dd02      	ble.n	8005678 <_dtoa_r+0xa10>
 8005672:	9b02      	ldr	r3, [sp, #8]
 8005674:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005678:	9b00      	ldr	r3, [sp, #0]
 800567a:	f883 8000 	strb.w	r8, [r3]
 800567e:	e63f      	b.n	8005300 <_dtoa_r+0x698>
 8005680:	4628      	mov	r0, r5
 8005682:	e7bb      	b.n	80055fc <_dtoa_r+0x994>
 8005684:	2201      	movs	r2, #1
 8005686:	e7e1      	b.n	800564c <_dtoa_r+0x9e4>
 8005688:	9b08      	ldr	r3, [sp, #32]
 800568a:	2b00      	cmp	r3, #0
 800568c:	db04      	blt.n	8005698 <_dtoa_r+0xa30>
 800568e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005690:	430b      	orrs	r3, r1
 8005692:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005694:	430b      	orrs	r3, r1
 8005696:	d120      	bne.n	80056da <_dtoa_r+0xa72>
 8005698:	2a00      	cmp	r2, #0
 800569a:	dded      	ble.n	8005678 <_dtoa_r+0xa10>
 800569c:	4649      	mov	r1, r9
 800569e:	2201      	movs	r2, #1
 80056a0:	4658      	mov	r0, fp
 80056a2:	f000 fbb3 	bl	8005e0c <__lshift>
 80056a6:	4621      	mov	r1, r4
 80056a8:	4681      	mov	r9, r0
 80056aa:	f000 fc1b 	bl	8005ee4 <__mcmp>
 80056ae:	2800      	cmp	r0, #0
 80056b0:	dc03      	bgt.n	80056ba <_dtoa_r+0xa52>
 80056b2:	d1e1      	bne.n	8005678 <_dtoa_r+0xa10>
 80056b4:	f018 0f01 	tst.w	r8, #1
 80056b8:	d0de      	beq.n	8005678 <_dtoa_r+0xa10>
 80056ba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80056be:	d1d8      	bne.n	8005672 <_dtoa_r+0xa0a>
 80056c0:	9a00      	ldr	r2, [sp, #0]
 80056c2:	2339      	movs	r3, #57	@ 0x39
 80056c4:	7013      	strb	r3, [r2, #0]
 80056c6:	4633      	mov	r3, r6
 80056c8:	461e      	mov	r6, r3
 80056ca:	3b01      	subs	r3, #1
 80056cc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80056d0:	2a39      	cmp	r2, #57	@ 0x39
 80056d2:	d052      	beq.n	800577a <_dtoa_r+0xb12>
 80056d4:	3201      	adds	r2, #1
 80056d6:	701a      	strb	r2, [r3, #0]
 80056d8:	e612      	b.n	8005300 <_dtoa_r+0x698>
 80056da:	2a00      	cmp	r2, #0
 80056dc:	dd07      	ble.n	80056ee <_dtoa_r+0xa86>
 80056de:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80056e2:	d0ed      	beq.n	80056c0 <_dtoa_r+0xa58>
 80056e4:	9a00      	ldr	r2, [sp, #0]
 80056e6:	f108 0301 	add.w	r3, r8, #1
 80056ea:	7013      	strb	r3, [r2, #0]
 80056ec:	e608      	b.n	8005300 <_dtoa_r+0x698>
 80056ee:	9b07      	ldr	r3, [sp, #28]
 80056f0:	9a07      	ldr	r2, [sp, #28]
 80056f2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80056f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d028      	beq.n	800574e <_dtoa_r+0xae6>
 80056fc:	4649      	mov	r1, r9
 80056fe:	2300      	movs	r3, #0
 8005700:	220a      	movs	r2, #10
 8005702:	4658      	mov	r0, fp
 8005704:	f000 f9d6 	bl	8005ab4 <__multadd>
 8005708:	42af      	cmp	r7, r5
 800570a:	4681      	mov	r9, r0
 800570c:	f04f 0300 	mov.w	r3, #0
 8005710:	f04f 020a 	mov.w	r2, #10
 8005714:	4639      	mov	r1, r7
 8005716:	4658      	mov	r0, fp
 8005718:	d107      	bne.n	800572a <_dtoa_r+0xac2>
 800571a:	f000 f9cb 	bl	8005ab4 <__multadd>
 800571e:	4607      	mov	r7, r0
 8005720:	4605      	mov	r5, r0
 8005722:	9b07      	ldr	r3, [sp, #28]
 8005724:	3301      	adds	r3, #1
 8005726:	9307      	str	r3, [sp, #28]
 8005728:	e774      	b.n	8005614 <_dtoa_r+0x9ac>
 800572a:	f000 f9c3 	bl	8005ab4 <__multadd>
 800572e:	4629      	mov	r1, r5
 8005730:	4607      	mov	r7, r0
 8005732:	2300      	movs	r3, #0
 8005734:	220a      	movs	r2, #10
 8005736:	4658      	mov	r0, fp
 8005738:	f000 f9bc 	bl	8005ab4 <__multadd>
 800573c:	4605      	mov	r5, r0
 800573e:	e7f0      	b.n	8005722 <_dtoa_r+0xaba>
 8005740:	9b00      	ldr	r3, [sp, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	bfcc      	ite	gt
 8005746:	461e      	movgt	r6, r3
 8005748:	2601      	movle	r6, #1
 800574a:	4456      	add	r6, sl
 800574c:	2700      	movs	r7, #0
 800574e:	4649      	mov	r1, r9
 8005750:	2201      	movs	r2, #1
 8005752:	4658      	mov	r0, fp
 8005754:	f000 fb5a 	bl	8005e0c <__lshift>
 8005758:	4621      	mov	r1, r4
 800575a:	4681      	mov	r9, r0
 800575c:	f000 fbc2 	bl	8005ee4 <__mcmp>
 8005760:	2800      	cmp	r0, #0
 8005762:	dcb0      	bgt.n	80056c6 <_dtoa_r+0xa5e>
 8005764:	d102      	bne.n	800576c <_dtoa_r+0xb04>
 8005766:	f018 0f01 	tst.w	r8, #1
 800576a:	d1ac      	bne.n	80056c6 <_dtoa_r+0xa5e>
 800576c:	4633      	mov	r3, r6
 800576e:	461e      	mov	r6, r3
 8005770:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005774:	2a30      	cmp	r2, #48	@ 0x30
 8005776:	d0fa      	beq.n	800576e <_dtoa_r+0xb06>
 8005778:	e5c2      	b.n	8005300 <_dtoa_r+0x698>
 800577a:	459a      	cmp	sl, r3
 800577c:	d1a4      	bne.n	80056c8 <_dtoa_r+0xa60>
 800577e:	9b04      	ldr	r3, [sp, #16]
 8005780:	3301      	adds	r3, #1
 8005782:	9304      	str	r3, [sp, #16]
 8005784:	2331      	movs	r3, #49	@ 0x31
 8005786:	f88a 3000 	strb.w	r3, [sl]
 800578a:	e5b9      	b.n	8005300 <_dtoa_r+0x698>
 800578c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800578e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80057ec <_dtoa_r+0xb84>
 8005792:	b11b      	cbz	r3, 800579c <_dtoa_r+0xb34>
 8005794:	f10a 0308 	add.w	r3, sl, #8
 8005798:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800579a:	6013      	str	r3, [r2, #0]
 800579c:	4650      	mov	r0, sl
 800579e:	b019      	add	sp, #100	@ 0x64
 80057a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	f77f ae37 	ble.w	800541a <_dtoa_r+0x7b2>
 80057ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80057ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80057b0:	2001      	movs	r0, #1
 80057b2:	e655      	b.n	8005460 <_dtoa_r+0x7f8>
 80057b4:	9b00      	ldr	r3, [sp, #0]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f77f aed6 	ble.w	8005568 <_dtoa_r+0x900>
 80057bc:	4656      	mov	r6, sl
 80057be:	4621      	mov	r1, r4
 80057c0:	4648      	mov	r0, r9
 80057c2:	f7ff f9c8 	bl	8004b56 <quorem>
 80057c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80057ca:	f806 8b01 	strb.w	r8, [r6], #1
 80057ce:	9b00      	ldr	r3, [sp, #0]
 80057d0:	eba6 020a 	sub.w	r2, r6, sl
 80057d4:	4293      	cmp	r3, r2
 80057d6:	ddb3      	ble.n	8005740 <_dtoa_r+0xad8>
 80057d8:	4649      	mov	r1, r9
 80057da:	2300      	movs	r3, #0
 80057dc:	220a      	movs	r2, #10
 80057de:	4658      	mov	r0, fp
 80057e0:	f000 f968 	bl	8005ab4 <__multadd>
 80057e4:	4681      	mov	r9, r0
 80057e6:	e7ea      	b.n	80057be <_dtoa_r+0xb56>
 80057e8:	08006970 	.word	0x08006970
 80057ec:	080068f4 	.word	0x080068f4

080057f0 <_free_r>:
 80057f0:	b538      	push	{r3, r4, r5, lr}
 80057f2:	4605      	mov	r5, r0
 80057f4:	2900      	cmp	r1, #0
 80057f6:	d041      	beq.n	800587c <_free_r+0x8c>
 80057f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057fc:	1f0c      	subs	r4, r1, #4
 80057fe:	2b00      	cmp	r3, #0
 8005800:	bfb8      	it	lt
 8005802:	18e4      	addlt	r4, r4, r3
 8005804:	f000 f8e8 	bl	80059d8 <__malloc_lock>
 8005808:	4a1d      	ldr	r2, [pc, #116]	@ (8005880 <_free_r+0x90>)
 800580a:	6813      	ldr	r3, [r2, #0]
 800580c:	b933      	cbnz	r3, 800581c <_free_r+0x2c>
 800580e:	6063      	str	r3, [r4, #4]
 8005810:	6014      	str	r4, [r2, #0]
 8005812:	4628      	mov	r0, r5
 8005814:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005818:	f000 b8e4 	b.w	80059e4 <__malloc_unlock>
 800581c:	42a3      	cmp	r3, r4
 800581e:	d908      	bls.n	8005832 <_free_r+0x42>
 8005820:	6820      	ldr	r0, [r4, #0]
 8005822:	1821      	adds	r1, r4, r0
 8005824:	428b      	cmp	r3, r1
 8005826:	bf01      	itttt	eq
 8005828:	6819      	ldreq	r1, [r3, #0]
 800582a:	685b      	ldreq	r3, [r3, #4]
 800582c:	1809      	addeq	r1, r1, r0
 800582e:	6021      	streq	r1, [r4, #0]
 8005830:	e7ed      	b.n	800580e <_free_r+0x1e>
 8005832:	461a      	mov	r2, r3
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	b10b      	cbz	r3, 800583c <_free_r+0x4c>
 8005838:	42a3      	cmp	r3, r4
 800583a:	d9fa      	bls.n	8005832 <_free_r+0x42>
 800583c:	6811      	ldr	r1, [r2, #0]
 800583e:	1850      	adds	r0, r2, r1
 8005840:	42a0      	cmp	r0, r4
 8005842:	d10b      	bne.n	800585c <_free_r+0x6c>
 8005844:	6820      	ldr	r0, [r4, #0]
 8005846:	4401      	add	r1, r0
 8005848:	1850      	adds	r0, r2, r1
 800584a:	4283      	cmp	r3, r0
 800584c:	6011      	str	r1, [r2, #0]
 800584e:	d1e0      	bne.n	8005812 <_free_r+0x22>
 8005850:	6818      	ldr	r0, [r3, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	6053      	str	r3, [r2, #4]
 8005856:	4408      	add	r0, r1
 8005858:	6010      	str	r0, [r2, #0]
 800585a:	e7da      	b.n	8005812 <_free_r+0x22>
 800585c:	d902      	bls.n	8005864 <_free_r+0x74>
 800585e:	230c      	movs	r3, #12
 8005860:	602b      	str	r3, [r5, #0]
 8005862:	e7d6      	b.n	8005812 <_free_r+0x22>
 8005864:	6820      	ldr	r0, [r4, #0]
 8005866:	1821      	adds	r1, r4, r0
 8005868:	428b      	cmp	r3, r1
 800586a:	bf04      	itt	eq
 800586c:	6819      	ldreq	r1, [r3, #0]
 800586e:	685b      	ldreq	r3, [r3, #4]
 8005870:	6063      	str	r3, [r4, #4]
 8005872:	bf04      	itt	eq
 8005874:	1809      	addeq	r1, r1, r0
 8005876:	6021      	streq	r1, [r4, #0]
 8005878:	6054      	str	r4, [r2, #4]
 800587a:	e7ca      	b.n	8005812 <_free_r+0x22>
 800587c:	bd38      	pop	{r3, r4, r5, pc}
 800587e:	bf00      	nop
 8005880:	2000040c 	.word	0x2000040c

08005884 <malloc>:
 8005884:	4b02      	ldr	r3, [pc, #8]	@ (8005890 <malloc+0xc>)
 8005886:	4601      	mov	r1, r0
 8005888:	6818      	ldr	r0, [r3, #0]
 800588a:	f000 b825 	b.w	80058d8 <_malloc_r>
 800588e:	bf00      	nop
 8005890:	20000020 	.word	0x20000020

08005894 <sbrk_aligned>:
 8005894:	b570      	push	{r4, r5, r6, lr}
 8005896:	4e0f      	ldr	r6, [pc, #60]	@ (80058d4 <sbrk_aligned+0x40>)
 8005898:	460c      	mov	r4, r1
 800589a:	6831      	ldr	r1, [r6, #0]
 800589c:	4605      	mov	r5, r0
 800589e:	b911      	cbnz	r1, 80058a6 <sbrk_aligned+0x12>
 80058a0:	f000 fcd4 	bl	800624c <_sbrk_r>
 80058a4:	6030      	str	r0, [r6, #0]
 80058a6:	4621      	mov	r1, r4
 80058a8:	4628      	mov	r0, r5
 80058aa:	f000 fccf 	bl	800624c <_sbrk_r>
 80058ae:	1c43      	adds	r3, r0, #1
 80058b0:	d103      	bne.n	80058ba <sbrk_aligned+0x26>
 80058b2:	f04f 34ff 	mov.w	r4, #4294967295
 80058b6:	4620      	mov	r0, r4
 80058b8:	bd70      	pop	{r4, r5, r6, pc}
 80058ba:	1cc4      	adds	r4, r0, #3
 80058bc:	f024 0403 	bic.w	r4, r4, #3
 80058c0:	42a0      	cmp	r0, r4
 80058c2:	d0f8      	beq.n	80058b6 <sbrk_aligned+0x22>
 80058c4:	1a21      	subs	r1, r4, r0
 80058c6:	4628      	mov	r0, r5
 80058c8:	f000 fcc0 	bl	800624c <_sbrk_r>
 80058cc:	3001      	adds	r0, #1
 80058ce:	d1f2      	bne.n	80058b6 <sbrk_aligned+0x22>
 80058d0:	e7ef      	b.n	80058b2 <sbrk_aligned+0x1e>
 80058d2:	bf00      	nop
 80058d4:	20000408 	.word	0x20000408

080058d8 <_malloc_r>:
 80058d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058dc:	1ccd      	adds	r5, r1, #3
 80058de:	f025 0503 	bic.w	r5, r5, #3
 80058e2:	3508      	adds	r5, #8
 80058e4:	2d0c      	cmp	r5, #12
 80058e6:	bf38      	it	cc
 80058e8:	250c      	movcc	r5, #12
 80058ea:	2d00      	cmp	r5, #0
 80058ec:	4606      	mov	r6, r0
 80058ee:	db01      	blt.n	80058f4 <_malloc_r+0x1c>
 80058f0:	42a9      	cmp	r1, r5
 80058f2:	d904      	bls.n	80058fe <_malloc_r+0x26>
 80058f4:	230c      	movs	r3, #12
 80058f6:	6033      	str	r3, [r6, #0]
 80058f8:	2000      	movs	r0, #0
 80058fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80059d4 <_malloc_r+0xfc>
 8005902:	f000 f869 	bl	80059d8 <__malloc_lock>
 8005906:	f8d8 3000 	ldr.w	r3, [r8]
 800590a:	461c      	mov	r4, r3
 800590c:	bb44      	cbnz	r4, 8005960 <_malloc_r+0x88>
 800590e:	4629      	mov	r1, r5
 8005910:	4630      	mov	r0, r6
 8005912:	f7ff ffbf 	bl	8005894 <sbrk_aligned>
 8005916:	1c43      	adds	r3, r0, #1
 8005918:	4604      	mov	r4, r0
 800591a:	d158      	bne.n	80059ce <_malloc_r+0xf6>
 800591c:	f8d8 4000 	ldr.w	r4, [r8]
 8005920:	4627      	mov	r7, r4
 8005922:	2f00      	cmp	r7, #0
 8005924:	d143      	bne.n	80059ae <_malloc_r+0xd6>
 8005926:	2c00      	cmp	r4, #0
 8005928:	d04b      	beq.n	80059c2 <_malloc_r+0xea>
 800592a:	6823      	ldr	r3, [r4, #0]
 800592c:	4639      	mov	r1, r7
 800592e:	4630      	mov	r0, r6
 8005930:	eb04 0903 	add.w	r9, r4, r3
 8005934:	f000 fc8a 	bl	800624c <_sbrk_r>
 8005938:	4581      	cmp	r9, r0
 800593a:	d142      	bne.n	80059c2 <_malloc_r+0xea>
 800593c:	6821      	ldr	r1, [r4, #0]
 800593e:	1a6d      	subs	r5, r5, r1
 8005940:	4629      	mov	r1, r5
 8005942:	4630      	mov	r0, r6
 8005944:	f7ff ffa6 	bl	8005894 <sbrk_aligned>
 8005948:	3001      	adds	r0, #1
 800594a:	d03a      	beq.n	80059c2 <_malloc_r+0xea>
 800594c:	6823      	ldr	r3, [r4, #0]
 800594e:	442b      	add	r3, r5
 8005950:	6023      	str	r3, [r4, #0]
 8005952:	f8d8 3000 	ldr.w	r3, [r8]
 8005956:	685a      	ldr	r2, [r3, #4]
 8005958:	bb62      	cbnz	r2, 80059b4 <_malloc_r+0xdc>
 800595a:	f8c8 7000 	str.w	r7, [r8]
 800595e:	e00f      	b.n	8005980 <_malloc_r+0xa8>
 8005960:	6822      	ldr	r2, [r4, #0]
 8005962:	1b52      	subs	r2, r2, r5
 8005964:	d420      	bmi.n	80059a8 <_malloc_r+0xd0>
 8005966:	2a0b      	cmp	r2, #11
 8005968:	d917      	bls.n	800599a <_malloc_r+0xc2>
 800596a:	1961      	adds	r1, r4, r5
 800596c:	42a3      	cmp	r3, r4
 800596e:	6025      	str	r5, [r4, #0]
 8005970:	bf18      	it	ne
 8005972:	6059      	strne	r1, [r3, #4]
 8005974:	6863      	ldr	r3, [r4, #4]
 8005976:	bf08      	it	eq
 8005978:	f8c8 1000 	streq.w	r1, [r8]
 800597c:	5162      	str	r2, [r4, r5]
 800597e:	604b      	str	r3, [r1, #4]
 8005980:	4630      	mov	r0, r6
 8005982:	f000 f82f 	bl	80059e4 <__malloc_unlock>
 8005986:	f104 000b 	add.w	r0, r4, #11
 800598a:	1d23      	adds	r3, r4, #4
 800598c:	f020 0007 	bic.w	r0, r0, #7
 8005990:	1ac2      	subs	r2, r0, r3
 8005992:	bf1c      	itt	ne
 8005994:	1a1b      	subne	r3, r3, r0
 8005996:	50a3      	strne	r3, [r4, r2]
 8005998:	e7af      	b.n	80058fa <_malloc_r+0x22>
 800599a:	6862      	ldr	r2, [r4, #4]
 800599c:	42a3      	cmp	r3, r4
 800599e:	bf0c      	ite	eq
 80059a0:	f8c8 2000 	streq.w	r2, [r8]
 80059a4:	605a      	strne	r2, [r3, #4]
 80059a6:	e7eb      	b.n	8005980 <_malloc_r+0xa8>
 80059a8:	4623      	mov	r3, r4
 80059aa:	6864      	ldr	r4, [r4, #4]
 80059ac:	e7ae      	b.n	800590c <_malloc_r+0x34>
 80059ae:	463c      	mov	r4, r7
 80059b0:	687f      	ldr	r7, [r7, #4]
 80059b2:	e7b6      	b.n	8005922 <_malloc_r+0x4a>
 80059b4:	461a      	mov	r2, r3
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	42a3      	cmp	r3, r4
 80059ba:	d1fb      	bne.n	80059b4 <_malloc_r+0xdc>
 80059bc:	2300      	movs	r3, #0
 80059be:	6053      	str	r3, [r2, #4]
 80059c0:	e7de      	b.n	8005980 <_malloc_r+0xa8>
 80059c2:	230c      	movs	r3, #12
 80059c4:	6033      	str	r3, [r6, #0]
 80059c6:	4630      	mov	r0, r6
 80059c8:	f000 f80c 	bl	80059e4 <__malloc_unlock>
 80059cc:	e794      	b.n	80058f8 <_malloc_r+0x20>
 80059ce:	6005      	str	r5, [r0, #0]
 80059d0:	e7d6      	b.n	8005980 <_malloc_r+0xa8>
 80059d2:	bf00      	nop
 80059d4:	2000040c 	.word	0x2000040c

080059d8 <__malloc_lock>:
 80059d8:	4801      	ldr	r0, [pc, #4]	@ (80059e0 <__malloc_lock+0x8>)
 80059da:	f7ff b8ba 	b.w	8004b52 <__retarget_lock_acquire_recursive>
 80059de:	bf00      	nop
 80059e0:	20000404 	.word	0x20000404

080059e4 <__malloc_unlock>:
 80059e4:	4801      	ldr	r0, [pc, #4]	@ (80059ec <__malloc_unlock+0x8>)
 80059e6:	f7ff b8b5 	b.w	8004b54 <__retarget_lock_release_recursive>
 80059ea:	bf00      	nop
 80059ec:	20000404 	.word	0x20000404

080059f0 <_Balloc>:
 80059f0:	b570      	push	{r4, r5, r6, lr}
 80059f2:	69c6      	ldr	r6, [r0, #28]
 80059f4:	4604      	mov	r4, r0
 80059f6:	460d      	mov	r5, r1
 80059f8:	b976      	cbnz	r6, 8005a18 <_Balloc+0x28>
 80059fa:	2010      	movs	r0, #16
 80059fc:	f7ff ff42 	bl	8005884 <malloc>
 8005a00:	4602      	mov	r2, r0
 8005a02:	61e0      	str	r0, [r4, #28]
 8005a04:	b920      	cbnz	r0, 8005a10 <_Balloc+0x20>
 8005a06:	4b18      	ldr	r3, [pc, #96]	@ (8005a68 <_Balloc+0x78>)
 8005a08:	4818      	ldr	r0, [pc, #96]	@ (8005a6c <_Balloc+0x7c>)
 8005a0a:	216b      	movs	r1, #107	@ 0x6b
 8005a0c:	f000 fc3c 	bl	8006288 <__assert_func>
 8005a10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a14:	6006      	str	r6, [r0, #0]
 8005a16:	60c6      	str	r6, [r0, #12]
 8005a18:	69e6      	ldr	r6, [r4, #28]
 8005a1a:	68f3      	ldr	r3, [r6, #12]
 8005a1c:	b183      	cbz	r3, 8005a40 <_Balloc+0x50>
 8005a1e:	69e3      	ldr	r3, [r4, #28]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005a26:	b9b8      	cbnz	r0, 8005a58 <_Balloc+0x68>
 8005a28:	2101      	movs	r1, #1
 8005a2a:	fa01 f605 	lsl.w	r6, r1, r5
 8005a2e:	1d72      	adds	r2, r6, #5
 8005a30:	0092      	lsls	r2, r2, #2
 8005a32:	4620      	mov	r0, r4
 8005a34:	f000 fc46 	bl	80062c4 <_calloc_r>
 8005a38:	b160      	cbz	r0, 8005a54 <_Balloc+0x64>
 8005a3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005a3e:	e00e      	b.n	8005a5e <_Balloc+0x6e>
 8005a40:	2221      	movs	r2, #33	@ 0x21
 8005a42:	2104      	movs	r1, #4
 8005a44:	4620      	mov	r0, r4
 8005a46:	f000 fc3d 	bl	80062c4 <_calloc_r>
 8005a4a:	69e3      	ldr	r3, [r4, #28]
 8005a4c:	60f0      	str	r0, [r6, #12]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1e4      	bne.n	8005a1e <_Balloc+0x2e>
 8005a54:	2000      	movs	r0, #0
 8005a56:	bd70      	pop	{r4, r5, r6, pc}
 8005a58:	6802      	ldr	r2, [r0, #0]
 8005a5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005a5e:	2300      	movs	r3, #0
 8005a60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005a64:	e7f7      	b.n	8005a56 <_Balloc+0x66>
 8005a66:	bf00      	nop
 8005a68:	08006901 	.word	0x08006901
 8005a6c:	08006981 	.word	0x08006981

08005a70 <_Bfree>:
 8005a70:	b570      	push	{r4, r5, r6, lr}
 8005a72:	69c6      	ldr	r6, [r0, #28]
 8005a74:	4605      	mov	r5, r0
 8005a76:	460c      	mov	r4, r1
 8005a78:	b976      	cbnz	r6, 8005a98 <_Bfree+0x28>
 8005a7a:	2010      	movs	r0, #16
 8005a7c:	f7ff ff02 	bl	8005884 <malloc>
 8005a80:	4602      	mov	r2, r0
 8005a82:	61e8      	str	r0, [r5, #28]
 8005a84:	b920      	cbnz	r0, 8005a90 <_Bfree+0x20>
 8005a86:	4b09      	ldr	r3, [pc, #36]	@ (8005aac <_Bfree+0x3c>)
 8005a88:	4809      	ldr	r0, [pc, #36]	@ (8005ab0 <_Bfree+0x40>)
 8005a8a:	218f      	movs	r1, #143	@ 0x8f
 8005a8c:	f000 fbfc 	bl	8006288 <__assert_func>
 8005a90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a94:	6006      	str	r6, [r0, #0]
 8005a96:	60c6      	str	r6, [r0, #12]
 8005a98:	b13c      	cbz	r4, 8005aaa <_Bfree+0x3a>
 8005a9a:	69eb      	ldr	r3, [r5, #28]
 8005a9c:	6862      	ldr	r2, [r4, #4]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005aa4:	6021      	str	r1, [r4, #0]
 8005aa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005aaa:	bd70      	pop	{r4, r5, r6, pc}
 8005aac:	08006901 	.word	0x08006901
 8005ab0:	08006981 	.word	0x08006981

08005ab4 <__multadd>:
 8005ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ab8:	690d      	ldr	r5, [r1, #16]
 8005aba:	4607      	mov	r7, r0
 8005abc:	460c      	mov	r4, r1
 8005abe:	461e      	mov	r6, r3
 8005ac0:	f101 0c14 	add.w	ip, r1, #20
 8005ac4:	2000      	movs	r0, #0
 8005ac6:	f8dc 3000 	ldr.w	r3, [ip]
 8005aca:	b299      	uxth	r1, r3
 8005acc:	fb02 6101 	mla	r1, r2, r1, r6
 8005ad0:	0c1e      	lsrs	r6, r3, #16
 8005ad2:	0c0b      	lsrs	r3, r1, #16
 8005ad4:	fb02 3306 	mla	r3, r2, r6, r3
 8005ad8:	b289      	uxth	r1, r1
 8005ada:	3001      	adds	r0, #1
 8005adc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005ae0:	4285      	cmp	r5, r0
 8005ae2:	f84c 1b04 	str.w	r1, [ip], #4
 8005ae6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005aea:	dcec      	bgt.n	8005ac6 <__multadd+0x12>
 8005aec:	b30e      	cbz	r6, 8005b32 <__multadd+0x7e>
 8005aee:	68a3      	ldr	r3, [r4, #8]
 8005af0:	42ab      	cmp	r3, r5
 8005af2:	dc19      	bgt.n	8005b28 <__multadd+0x74>
 8005af4:	6861      	ldr	r1, [r4, #4]
 8005af6:	4638      	mov	r0, r7
 8005af8:	3101      	adds	r1, #1
 8005afa:	f7ff ff79 	bl	80059f0 <_Balloc>
 8005afe:	4680      	mov	r8, r0
 8005b00:	b928      	cbnz	r0, 8005b0e <__multadd+0x5a>
 8005b02:	4602      	mov	r2, r0
 8005b04:	4b0c      	ldr	r3, [pc, #48]	@ (8005b38 <__multadd+0x84>)
 8005b06:	480d      	ldr	r0, [pc, #52]	@ (8005b3c <__multadd+0x88>)
 8005b08:	21ba      	movs	r1, #186	@ 0xba
 8005b0a:	f000 fbbd 	bl	8006288 <__assert_func>
 8005b0e:	6922      	ldr	r2, [r4, #16]
 8005b10:	3202      	adds	r2, #2
 8005b12:	f104 010c 	add.w	r1, r4, #12
 8005b16:	0092      	lsls	r2, r2, #2
 8005b18:	300c      	adds	r0, #12
 8005b1a:	f000 fba7 	bl	800626c <memcpy>
 8005b1e:	4621      	mov	r1, r4
 8005b20:	4638      	mov	r0, r7
 8005b22:	f7ff ffa5 	bl	8005a70 <_Bfree>
 8005b26:	4644      	mov	r4, r8
 8005b28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005b2c:	3501      	adds	r5, #1
 8005b2e:	615e      	str	r6, [r3, #20]
 8005b30:	6125      	str	r5, [r4, #16]
 8005b32:	4620      	mov	r0, r4
 8005b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b38:	08006970 	.word	0x08006970
 8005b3c:	08006981 	.word	0x08006981

08005b40 <__hi0bits>:
 8005b40:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005b44:	4603      	mov	r3, r0
 8005b46:	bf36      	itet	cc
 8005b48:	0403      	lslcc	r3, r0, #16
 8005b4a:	2000      	movcs	r0, #0
 8005b4c:	2010      	movcc	r0, #16
 8005b4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b52:	bf3c      	itt	cc
 8005b54:	021b      	lslcc	r3, r3, #8
 8005b56:	3008      	addcc	r0, #8
 8005b58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b5c:	bf3c      	itt	cc
 8005b5e:	011b      	lslcc	r3, r3, #4
 8005b60:	3004      	addcc	r0, #4
 8005b62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b66:	bf3c      	itt	cc
 8005b68:	009b      	lslcc	r3, r3, #2
 8005b6a:	3002      	addcc	r0, #2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	db05      	blt.n	8005b7c <__hi0bits+0x3c>
 8005b70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005b74:	f100 0001 	add.w	r0, r0, #1
 8005b78:	bf08      	it	eq
 8005b7a:	2020      	moveq	r0, #32
 8005b7c:	4770      	bx	lr

08005b7e <__lo0bits>:
 8005b7e:	6803      	ldr	r3, [r0, #0]
 8005b80:	4602      	mov	r2, r0
 8005b82:	f013 0007 	ands.w	r0, r3, #7
 8005b86:	d00b      	beq.n	8005ba0 <__lo0bits+0x22>
 8005b88:	07d9      	lsls	r1, r3, #31
 8005b8a:	d421      	bmi.n	8005bd0 <__lo0bits+0x52>
 8005b8c:	0798      	lsls	r0, r3, #30
 8005b8e:	bf49      	itett	mi
 8005b90:	085b      	lsrmi	r3, r3, #1
 8005b92:	089b      	lsrpl	r3, r3, #2
 8005b94:	2001      	movmi	r0, #1
 8005b96:	6013      	strmi	r3, [r2, #0]
 8005b98:	bf5c      	itt	pl
 8005b9a:	6013      	strpl	r3, [r2, #0]
 8005b9c:	2002      	movpl	r0, #2
 8005b9e:	4770      	bx	lr
 8005ba0:	b299      	uxth	r1, r3
 8005ba2:	b909      	cbnz	r1, 8005ba8 <__lo0bits+0x2a>
 8005ba4:	0c1b      	lsrs	r3, r3, #16
 8005ba6:	2010      	movs	r0, #16
 8005ba8:	b2d9      	uxtb	r1, r3
 8005baa:	b909      	cbnz	r1, 8005bb0 <__lo0bits+0x32>
 8005bac:	3008      	adds	r0, #8
 8005bae:	0a1b      	lsrs	r3, r3, #8
 8005bb0:	0719      	lsls	r1, r3, #28
 8005bb2:	bf04      	itt	eq
 8005bb4:	091b      	lsreq	r3, r3, #4
 8005bb6:	3004      	addeq	r0, #4
 8005bb8:	0799      	lsls	r1, r3, #30
 8005bba:	bf04      	itt	eq
 8005bbc:	089b      	lsreq	r3, r3, #2
 8005bbe:	3002      	addeq	r0, #2
 8005bc0:	07d9      	lsls	r1, r3, #31
 8005bc2:	d403      	bmi.n	8005bcc <__lo0bits+0x4e>
 8005bc4:	085b      	lsrs	r3, r3, #1
 8005bc6:	f100 0001 	add.w	r0, r0, #1
 8005bca:	d003      	beq.n	8005bd4 <__lo0bits+0x56>
 8005bcc:	6013      	str	r3, [r2, #0]
 8005bce:	4770      	bx	lr
 8005bd0:	2000      	movs	r0, #0
 8005bd2:	4770      	bx	lr
 8005bd4:	2020      	movs	r0, #32
 8005bd6:	4770      	bx	lr

08005bd8 <__i2b>:
 8005bd8:	b510      	push	{r4, lr}
 8005bda:	460c      	mov	r4, r1
 8005bdc:	2101      	movs	r1, #1
 8005bde:	f7ff ff07 	bl	80059f0 <_Balloc>
 8005be2:	4602      	mov	r2, r0
 8005be4:	b928      	cbnz	r0, 8005bf2 <__i2b+0x1a>
 8005be6:	4b05      	ldr	r3, [pc, #20]	@ (8005bfc <__i2b+0x24>)
 8005be8:	4805      	ldr	r0, [pc, #20]	@ (8005c00 <__i2b+0x28>)
 8005bea:	f240 1145 	movw	r1, #325	@ 0x145
 8005bee:	f000 fb4b 	bl	8006288 <__assert_func>
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	6144      	str	r4, [r0, #20]
 8005bf6:	6103      	str	r3, [r0, #16]
 8005bf8:	bd10      	pop	{r4, pc}
 8005bfa:	bf00      	nop
 8005bfc:	08006970 	.word	0x08006970
 8005c00:	08006981 	.word	0x08006981

08005c04 <__multiply>:
 8005c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c08:	4614      	mov	r4, r2
 8005c0a:	690a      	ldr	r2, [r1, #16]
 8005c0c:	6923      	ldr	r3, [r4, #16]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	bfa8      	it	ge
 8005c12:	4623      	movge	r3, r4
 8005c14:	460f      	mov	r7, r1
 8005c16:	bfa4      	itt	ge
 8005c18:	460c      	movge	r4, r1
 8005c1a:	461f      	movge	r7, r3
 8005c1c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005c20:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005c24:	68a3      	ldr	r3, [r4, #8]
 8005c26:	6861      	ldr	r1, [r4, #4]
 8005c28:	eb0a 0609 	add.w	r6, sl, r9
 8005c2c:	42b3      	cmp	r3, r6
 8005c2e:	b085      	sub	sp, #20
 8005c30:	bfb8      	it	lt
 8005c32:	3101      	addlt	r1, #1
 8005c34:	f7ff fedc 	bl	80059f0 <_Balloc>
 8005c38:	b930      	cbnz	r0, 8005c48 <__multiply+0x44>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	4b44      	ldr	r3, [pc, #272]	@ (8005d50 <__multiply+0x14c>)
 8005c3e:	4845      	ldr	r0, [pc, #276]	@ (8005d54 <__multiply+0x150>)
 8005c40:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005c44:	f000 fb20 	bl	8006288 <__assert_func>
 8005c48:	f100 0514 	add.w	r5, r0, #20
 8005c4c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005c50:	462b      	mov	r3, r5
 8005c52:	2200      	movs	r2, #0
 8005c54:	4543      	cmp	r3, r8
 8005c56:	d321      	bcc.n	8005c9c <__multiply+0x98>
 8005c58:	f107 0114 	add.w	r1, r7, #20
 8005c5c:	f104 0214 	add.w	r2, r4, #20
 8005c60:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005c64:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005c68:	9302      	str	r3, [sp, #8]
 8005c6a:	1b13      	subs	r3, r2, r4
 8005c6c:	3b15      	subs	r3, #21
 8005c6e:	f023 0303 	bic.w	r3, r3, #3
 8005c72:	3304      	adds	r3, #4
 8005c74:	f104 0715 	add.w	r7, r4, #21
 8005c78:	42ba      	cmp	r2, r7
 8005c7a:	bf38      	it	cc
 8005c7c:	2304      	movcc	r3, #4
 8005c7e:	9301      	str	r3, [sp, #4]
 8005c80:	9b02      	ldr	r3, [sp, #8]
 8005c82:	9103      	str	r1, [sp, #12]
 8005c84:	428b      	cmp	r3, r1
 8005c86:	d80c      	bhi.n	8005ca2 <__multiply+0x9e>
 8005c88:	2e00      	cmp	r6, #0
 8005c8a:	dd03      	ble.n	8005c94 <__multiply+0x90>
 8005c8c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d05b      	beq.n	8005d4c <__multiply+0x148>
 8005c94:	6106      	str	r6, [r0, #16]
 8005c96:	b005      	add	sp, #20
 8005c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c9c:	f843 2b04 	str.w	r2, [r3], #4
 8005ca0:	e7d8      	b.n	8005c54 <__multiply+0x50>
 8005ca2:	f8b1 a000 	ldrh.w	sl, [r1]
 8005ca6:	f1ba 0f00 	cmp.w	sl, #0
 8005caa:	d024      	beq.n	8005cf6 <__multiply+0xf2>
 8005cac:	f104 0e14 	add.w	lr, r4, #20
 8005cb0:	46a9      	mov	r9, r5
 8005cb2:	f04f 0c00 	mov.w	ip, #0
 8005cb6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005cba:	f8d9 3000 	ldr.w	r3, [r9]
 8005cbe:	fa1f fb87 	uxth.w	fp, r7
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	fb0a 330b 	mla	r3, sl, fp, r3
 8005cc8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005ccc:	f8d9 7000 	ldr.w	r7, [r9]
 8005cd0:	4463      	add	r3, ip
 8005cd2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005cd6:	fb0a c70b 	mla	r7, sl, fp, ip
 8005cda:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005ce4:	4572      	cmp	r2, lr
 8005ce6:	f849 3b04 	str.w	r3, [r9], #4
 8005cea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005cee:	d8e2      	bhi.n	8005cb6 <__multiply+0xb2>
 8005cf0:	9b01      	ldr	r3, [sp, #4]
 8005cf2:	f845 c003 	str.w	ip, [r5, r3]
 8005cf6:	9b03      	ldr	r3, [sp, #12]
 8005cf8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005cfc:	3104      	adds	r1, #4
 8005cfe:	f1b9 0f00 	cmp.w	r9, #0
 8005d02:	d021      	beq.n	8005d48 <__multiply+0x144>
 8005d04:	682b      	ldr	r3, [r5, #0]
 8005d06:	f104 0c14 	add.w	ip, r4, #20
 8005d0a:	46ae      	mov	lr, r5
 8005d0c:	f04f 0a00 	mov.w	sl, #0
 8005d10:	f8bc b000 	ldrh.w	fp, [ip]
 8005d14:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005d18:	fb09 770b 	mla	r7, r9, fp, r7
 8005d1c:	4457      	add	r7, sl
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005d24:	f84e 3b04 	str.w	r3, [lr], #4
 8005d28:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d30:	f8be 3000 	ldrh.w	r3, [lr]
 8005d34:	fb09 330a 	mla	r3, r9, sl, r3
 8005d38:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005d3c:	4562      	cmp	r2, ip
 8005d3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d42:	d8e5      	bhi.n	8005d10 <__multiply+0x10c>
 8005d44:	9f01      	ldr	r7, [sp, #4]
 8005d46:	51eb      	str	r3, [r5, r7]
 8005d48:	3504      	adds	r5, #4
 8005d4a:	e799      	b.n	8005c80 <__multiply+0x7c>
 8005d4c:	3e01      	subs	r6, #1
 8005d4e:	e79b      	b.n	8005c88 <__multiply+0x84>
 8005d50:	08006970 	.word	0x08006970
 8005d54:	08006981 	.word	0x08006981

08005d58 <__pow5mult>:
 8005d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d5c:	4615      	mov	r5, r2
 8005d5e:	f012 0203 	ands.w	r2, r2, #3
 8005d62:	4607      	mov	r7, r0
 8005d64:	460e      	mov	r6, r1
 8005d66:	d007      	beq.n	8005d78 <__pow5mult+0x20>
 8005d68:	4c25      	ldr	r4, [pc, #148]	@ (8005e00 <__pow5mult+0xa8>)
 8005d6a:	3a01      	subs	r2, #1
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005d72:	f7ff fe9f 	bl	8005ab4 <__multadd>
 8005d76:	4606      	mov	r6, r0
 8005d78:	10ad      	asrs	r5, r5, #2
 8005d7a:	d03d      	beq.n	8005df8 <__pow5mult+0xa0>
 8005d7c:	69fc      	ldr	r4, [r7, #28]
 8005d7e:	b97c      	cbnz	r4, 8005da0 <__pow5mult+0x48>
 8005d80:	2010      	movs	r0, #16
 8005d82:	f7ff fd7f 	bl	8005884 <malloc>
 8005d86:	4602      	mov	r2, r0
 8005d88:	61f8      	str	r0, [r7, #28]
 8005d8a:	b928      	cbnz	r0, 8005d98 <__pow5mult+0x40>
 8005d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8005e04 <__pow5mult+0xac>)
 8005d8e:	481e      	ldr	r0, [pc, #120]	@ (8005e08 <__pow5mult+0xb0>)
 8005d90:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005d94:	f000 fa78 	bl	8006288 <__assert_func>
 8005d98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005d9c:	6004      	str	r4, [r0, #0]
 8005d9e:	60c4      	str	r4, [r0, #12]
 8005da0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005da4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005da8:	b94c      	cbnz	r4, 8005dbe <__pow5mult+0x66>
 8005daa:	f240 2171 	movw	r1, #625	@ 0x271
 8005dae:	4638      	mov	r0, r7
 8005db0:	f7ff ff12 	bl	8005bd8 <__i2b>
 8005db4:	2300      	movs	r3, #0
 8005db6:	f8c8 0008 	str.w	r0, [r8, #8]
 8005dba:	4604      	mov	r4, r0
 8005dbc:	6003      	str	r3, [r0, #0]
 8005dbe:	f04f 0900 	mov.w	r9, #0
 8005dc2:	07eb      	lsls	r3, r5, #31
 8005dc4:	d50a      	bpl.n	8005ddc <__pow5mult+0x84>
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	4622      	mov	r2, r4
 8005dca:	4638      	mov	r0, r7
 8005dcc:	f7ff ff1a 	bl	8005c04 <__multiply>
 8005dd0:	4631      	mov	r1, r6
 8005dd2:	4680      	mov	r8, r0
 8005dd4:	4638      	mov	r0, r7
 8005dd6:	f7ff fe4b 	bl	8005a70 <_Bfree>
 8005dda:	4646      	mov	r6, r8
 8005ddc:	106d      	asrs	r5, r5, #1
 8005dde:	d00b      	beq.n	8005df8 <__pow5mult+0xa0>
 8005de0:	6820      	ldr	r0, [r4, #0]
 8005de2:	b938      	cbnz	r0, 8005df4 <__pow5mult+0x9c>
 8005de4:	4622      	mov	r2, r4
 8005de6:	4621      	mov	r1, r4
 8005de8:	4638      	mov	r0, r7
 8005dea:	f7ff ff0b 	bl	8005c04 <__multiply>
 8005dee:	6020      	str	r0, [r4, #0]
 8005df0:	f8c0 9000 	str.w	r9, [r0]
 8005df4:	4604      	mov	r4, r0
 8005df6:	e7e4      	b.n	8005dc2 <__pow5mult+0x6a>
 8005df8:	4630      	mov	r0, r6
 8005dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dfe:	bf00      	nop
 8005e00:	080069dc 	.word	0x080069dc
 8005e04:	08006901 	.word	0x08006901
 8005e08:	08006981 	.word	0x08006981

08005e0c <__lshift>:
 8005e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e10:	460c      	mov	r4, r1
 8005e12:	6849      	ldr	r1, [r1, #4]
 8005e14:	6923      	ldr	r3, [r4, #16]
 8005e16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005e1a:	68a3      	ldr	r3, [r4, #8]
 8005e1c:	4607      	mov	r7, r0
 8005e1e:	4691      	mov	r9, r2
 8005e20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005e24:	f108 0601 	add.w	r6, r8, #1
 8005e28:	42b3      	cmp	r3, r6
 8005e2a:	db0b      	blt.n	8005e44 <__lshift+0x38>
 8005e2c:	4638      	mov	r0, r7
 8005e2e:	f7ff fddf 	bl	80059f0 <_Balloc>
 8005e32:	4605      	mov	r5, r0
 8005e34:	b948      	cbnz	r0, 8005e4a <__lshift+0x3e>
 8005e36:	4602      	mov	r2, r0
 8005e38:	4b28      	ldr	r3, [pc, #160]	@ (8005edc <__lshift+0xd0>)
 8005e3a:	4829      	ldr	r0, [pc, #164]	@ (8005ee0 <__lshift+0xd4>)
 8005e3c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005e40:	f000 fa22 	bl	8006288 <__assert_func>
 8005e44:	3101      	adds	r1, #1
 8005e46:	005b      	lsls	r3, r3, #1
 8005e48:	e7ee      	b.n	8005e28 <__lshift+0x1c>
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	f100 0114 	add.w	r1, r0, #20
 8005e50:	f100 0210 	add.w	r2, r0, #16
 8005e54:	4618      	mov	r0, r3
 8005e56:	4553      	cmp	r3, sl
 8005e58:	db33      	blt.n	8005ec2 <__lshift+0xb6>
 8005e5a:	6920      	ldr	r0, [r4, #16]
 8005e5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005e60:	f104 0314 	add.w	r3, r4, #20
 8005e64:	f019 091f 	ands.w	r9, r9, #31
 8005e68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005e6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005e70:	d02b      	beq.n	8005eca <__lshift+0xbe>
 8005e72:	f1c9 0e20 	rsb	lr, r9, #32
 8005e76:	468a      	mov	sl, r1
 8005e78:	2200      	movs	r2, #0
 8005e7a:	6818      	ldr	r0, [r3, #0]
 8005e7c:	fa00 f009 	lsl.w	r0, r0, r9
 8005e80:	4310      	orrs	r0, r2
 8005e82:	f84a 0b04 	str.w	r0, [sl], #4
 8005e86:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e8a:	459c      	cmp	ip, r3
 8005e8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005e90:	d8f3      	bhi.n	8005e7a <__lshift+0x6e>
 8005e92:	ebac 0304 	sub.w	r3, ip, r4
 8005e96:	3b15      	subs	r3, #21
 8005e98:	f023 0303 	bic.w	r3, r3, #3
 8005e9c:	3304      	adds	r3, #4
 8005e9e:	f104 0015 	add.w	r0, r4, #21
 8005ea2:	4584      	cmp	ip, r0
 8005ea4:	bf38      	it	cc
 8005ea6:	2304      	movcc	r3, #4
 8005ea8:	50ca      	str	r2, [r1, r3]
 8005eaa:	b10a      	cbz	r2, 8005eb0 <__lshift+0xa4>
 8005eac:	f108 0602 	add.w	r6, r8, #2
 8005eb0:	3e01      	subs	r6, #1
 8005eb2:	4638      	mov	r0, r7
 8005eb4:	612e      	str	r6, [r5, #16]
 8005eb6:	4621      	mov	r1, r4
 8005eb8:	f7ff fdda 	bl	8005a70 <_Bfree>
 8005ebc:	4628      	mov	r0, r5
 8005ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ec2:	f842 0f04 	str.w	r0, [r2, #4]!
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	e7c5      	b.n	8005e56 <__lshift+0x4a>
 8005eca:	3904      	subs	r1, #4
 8005ecc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ed0:	f841 2f04 	str.w	r2, [r1, #4]!
 8005ed4:	459c      	cmp	ip, r3
 8005ed6:	d8f9      	bhi.n	8005ecc <__lshift+0xc0>
 8005ed8:	e7ea      	b.n	8005eb0 <__lshift+0xa4>
 8005eda:	bf00      	nop
 8005edc:	08006970 	.word	0x08006970
 8005ee0:	08006981 	.word	0x08006981

08005ee4 <__mcmp>:
 8005ee4:	690a      	ldr	r2, [r1, #16]
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	6900      	ldr	r0, [r0, #16]
 8005eea:	1a80      	subs	r0, r0, r2
 8005eec:	b530      	push	{r4, r5, lr}
 8005eee:	d10e      	bne.n	8005f0e <__mcmp+0x2a>
 8005ef0:	3314      	adds	r3, #20
 8005ef2:	3114      	adds	r1, #20
 8005ef4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005ef8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005efc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005f00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005f04:	4295      	cmp	r5, r2
 8005f06:	d003      	beq.n	8005f10 <__mcmp+0x2c>
 8005f08:	d205      	bcs.n	8005f16 <__mcmp+0x32>
 8005f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f0e:	bd30      	pop	{r4, r5, pc}
 8005f10:	42a3      	cmp	r3, r4
 8005f12:	d3f3      	bcc.n	8005efc <__mcmp+0x18>
 8005f14:	e7fb      	b.n	8005f0e <__mcmp+0x2a>
 8005f16:	2001      	movs	r0, #1
 8005f18:	e7f9      	b.n	8005f0e <__mcmp+0x2a>
	...

08005f1c <__mdiff>:
 8005f1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f20:	4689      	mov	r9, r1
 8005f22:	4606      	mov	r6, r0
 8005f24:	4611      	mov	r1, r2
 8005f26:	4648      	mov	r0, r9
 8005f28:	4614      	mov	r4, r2
 8005f2a:	f7ff ffdb 	bl	8005ee4 <__mcmp>
 8005f2e:	1e05      	subs	r5, r0, #0
 8005f30:	d112      	bne.n	8005f58 <__mdiff+0x3c>
 8005f32:	4629      	mov	r1, r5
 8005f34:	4630      	mov	r0, r6
 8005f36:	f7ff fd5b 	bl	80059f0 <_Balloc>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	b928      	cbnz	r0, 8005f4a <__mdiff+0x2e>
 8005f3e:	4b3f      	ldr	r3, [pc, #252]	@ (800603c <__mdiff+0x120>)
 8005f40:	f240 2137 	movw	r1, #567	@ 0x237
 8005f44:	483e      	ldr	r0, [pc, #248]	@ (8006040 <__mdiff+0x124>)
 8005f46:	f000 f99f 	bl	8006288 <__assert_func>
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005f50:	4610      	mov	r0, r2
 8005f52:	b003      	add	sp, #12
 8005f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f58:	bfbc      	itt	lt
 8005f5a:	464b      	movlt	r3, r9
 8005f5c:	46a1      	movlt	r9, r4
 8005f5e:	4630      	mov	r0, r6
 8005f60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005f64:	bfba      	itte	lt
 8005f66:	461c      	movlt	r4, r3
 8005f68:	2501      	movlt	r5, #1
 8005f6a:	2500      	movge	r5, #0
 8005f6c:	f7ff fd40 	bl	80059f0 <_Balloc>
 8005f70:	4602      	mov	r2, r0
 8005f72:	b918      	cbnz	r0, 8005f7c <__mdiff+0x60>
 8005f74:	4b31      	ldr	r3, [pc, #196]	@ (800603c <__mdiff+0x120>)
 8005f76:	f240 2145 	movw	r1, #581	@ 0x245
 8005f7a:	e7e3      	b.n	8005f44 <__mdiff+0x28>
 8005f7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005f80:	6926      	ldr	r6, [r4, #16]
 8005f82:	60c5      	str	r5, [r0, #12]
 8005f84:	f109 0310 	add.w	r3, r9, #16
 8005f88:	f109 0514 	add.w	r5, r9, #20
 8005f8c:	f104 0e14 	add.w	lr, r4, #20
 8005f90:	f100 0b14 	add.w	fp, r0, #20
 8005f94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005f98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005f9c:	9301      	str	r3, [sp, #4]
 8005f9e:	46d9      	mov	r9, fp
 8005fa0:	f04f 0c00 	mov.w	ip, #0
 8005fa4:	9b01      	ldr	r3, [sp, #4]
 8005fa6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005faa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005fae:	9301      	str	r3, [sp, #4]
 8005fb0:	fa1f f38a 	uxth.w	r3, sl
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	b283      	uxth	r3, r0
 8005fb8:	1acb      	subs	r3, r1, r3
 8005fba:	0c00      	lsrs	r0, r0, #16
 8005fbc:	4463      	add	r3, ip
 8005fbe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005fc2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005fcc:	4576      	cmp	r6, lr
 8005fce:	f849 3b04 	str.w	r3, [r9], #4
 8005fd2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005fd6:	d8e5      	bhi.n	8005fa4 <__mdiff+0x88>
 8005fd8:	1b33      	subs	r3, r6, r4
 8005fda:	3b15      	subs	r3, #21
 8005fdc:	f023 0303 	bic.w	r3, r3, #3
 8005fe0:	3415      	adds	r4, #21
 8005fe2:	3304      	adds	r3, #4
 8005fe4:	42a6      	cmp	r6, r4
 8005fe6:	bf38      	it	cc
 8005fe8:	2304      	movcc	r3, #4
 8005fea:	441d      	add	r5, r3
 8005fec:	445b      	add	r3, fp
 8005fee:	461e      	mov	r6, r3
 8005ff0:	462c      	mov	r4, r5
 8005ff2:	4544      	cmp	r4, r8
 8005ff4:	d30e      	bcc.n	8006014 <__mdiff+0xf8>
 8005ff6:	f108 0103 	add.w	r1, r8, #3
 8005ffa:	1b49      	subs	r1, r1, r5
 8005ffc:	f021 0103 	bic.w	r1, r1, #3
 8006000:	3d03      	subs	r5, #3
 8006002:	45a8      	cmp	r8, r5
 8006004:	bf38      	it	cc
 8006006:	2100      	movcc	r1, #0
 8006008:	440b      	add	r3, r1
 800600a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800600e:	b191      	cbz	r1, 8006036 <__mdiff+0x11a>
 8006010:	6117      	str	r7, [r2, #16]
 8006012:	e79d      	b.n	8005f50 <__mdiff+0x34>
 8006014:	f854 1b04 	ldr.w	r1, [r4], #4
 8006018:	46e6      	mov	lr, ip
 800601a:	0c08      	lsrs	r0, r1, #16
 800601c:	fa1c fc81 	uxtah	ip, ip, r1
 8006020:	4471      	add	r1, lr
 8006022:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006026:	b289      	uxth	r1, r1
 8006028:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800602c:	f846 1b04 	str.w	r1, [r6], #4
 8006030:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006034:	e7dd      	b.n	8005ff2 <__mdiff+0xd6>
 8006036:	3f01      	subs	r7, #1
 8006038:	e7e7      	b.n	800600a <__mdiff+0xee>
 800603a:	bf00      	nop
 800603c:	08006970 	.word	0x08006970
 8006040:	08006981 	.word	0x08006981

08006044 <__d2b>:
 8006044:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006048:	460f      	mov	r7, r1
 800604a:	2101      	movs	r1, #1
 800604c:	ec59 8b10 	vmov	r8, r9, d0
 8006050:	4616      	mov	r6, r2
 8006052:	f7ff fccd 	bl	80059f0 <_Balloc>
 8006056:	4604      	mov	r4, r0
 8006058:	b930      	cbnz	r0, 8006068 <__d2b+0x24>
 800605a:	4602      	mov	r2, r0
 800605c:	4b23      	ldr	r3, [pc, #140]	@ (80060ec <__d2b+0xa8>)
 800605e:	4824      	ldr	r0, [pc, #144]	@ (80060f0 <__d2b+0xac>)
 8006060:	f240 310f 	movw	r1, #783	@ 0x30f
 8006064:	f000 f910 	bl	8006288 <__assert_func>
 8006068:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800606c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006070:	b10d      	cbz	r5, 8006076 <__d2b+0x32>
 8006072:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006076:	9301      	str	r3, [sp, #4]
 8006078:	f1b8 0300 	subs.w	r3, r8, #0
 800607c:	d023      	beq.n	80060c6 <__d2b+0x82>
 800607e:	4668      	mov	r0, sp
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	f7ff fd7c 	bl	8005b7e <__lo0bits>
 8006086:	e9dd 1200 	ldrd	r1, r2, [sp]
 800608a:	b1d0      	cbz	r0, 80060c2 <__d2b+0x7e>
 800608c:	f1c0 0320 	rsb	r3, r0, #32
 8006090:	fa02 f303 	lsl.w	r3, r2, r3
 8006094:	430b      	orrs	r3, r1
 8006096:	40c2      	lsrs	r2, r0
 8006098:	6163      	str	r3, [r4, #20]
 800609a:	9201      	str	r2, [sp, #4]
 800609c:	9b01      	ldr	r3, [sp, #4]
 800609e:	61a3      	str	r3, [r4, #24]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	bf0c      	ite	eq
 80060a4:	2201      	moveq	r2, #1
 80060a6:	2202      	movne	r2, #2
 80060a8:	6122      	str	r2, [r4, #16]
 80060aa:	b1a5      	cbz	r5, 80060d6 <__d2b+0x92>
 80060ac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80060b0:	4405      	add	r5, r0
 80060b2:	603d      	str	r5, [r7, #0]
 80060b4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80060b8:	6030      	str	r0, [r6, #0]
 80060ba:	4620      	mov	r0, r4
 80060bc:	b003      	add	sp, #12
 80060be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80060c2:	6161      	str	r1, [r4, #20]
 80060c4:	e7ea      	b.n	800609c <__d2b+0x58>
 80060c6:	a801      	add	r0, sp, #4
 80060c8:	f7ff fd59 	bl	8005b7e <__lo0bits>
 80060cc:	9b01      	ldr	r3, [sp, #4]
 80060ce:	6163      	str	r3, [r4, #20]
 80060d0:	3020      	adds	r0, #32
 80060d2:	2201      	movs	r2, #1
 80060d4:	e7e8      	b.n	80060a8 <__d2b+0x64>
 80060d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80060da:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80060de:	6038      	str	r0, [r7, #0]
 80060e0:	6918      	ldr	r0, [r3, #16]
 80060e2:	f7ff fd2d 	bl	8005b40 <__hi0bits>
 80060e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80060ea:	e7e5      	b.n	80060b8 <__d2b+0x74>
 80060ec:	08006970 	.word	0x08006970
 80060f0:	08006981 	.word	0x08006981

080060f4 <__sflush_r>:
 80060f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80060f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060fc:	0716      	lsls	r6, r2, #28
 80060fe:	4605      	mov	r5, r0
 8006100:	460c      	mov	r4, r1
 8006102:	d454      	bmi.n	80061ae <__sflush_r+0xba>
 8006104:	684b      	ldr	r3, [r1, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	dc02      	bgt.n	8006110 <__sflush_r+0x1c>
 800610a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800610c:	2b00      	cmp	r3, #0
 800610e:	dd48      	ble.n	80061a2 <__sflush_r+0xae>
 8006110:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006112:	2e00      	cmp	r6, #0
 8006114:	d045      	beq.n	80061a2 <__sflush_r+0xae>
 8006116:	2300      	movs	r3, #0
 8006118:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800611c:	682f      	ldr	r7, [r5, #0]
 800611e:	6a21      	ldr	r1, [r4, #32]
 8006120:	602b      	str	r3, [r5, #0]
 8006122:	d030      	beq.n	8006186 <__sflush_r+0x92>
 8006124:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006126:	89a3      	ldrh	r3, [r4, #12]
 8006128:	0759      	lsls	r1, r3, #29
 800612a:	d505      	bpl.n	8006138 <__sflush_r+0x44>
 800612c:	6863      	ldr	r3, [r4, #4]
 800612e:	1ad2      	subs	r2, r2, r3
 8006130:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006132:	b10b      	cbz	r3, 8006138 <__sflush_r+0x44>
 8006134:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006136:	1ad2      	subs	r2, r2, r3
 8006138:	2300      	movs	r3, #0
 800613a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800613c:	6a21      	ldr	r1, [r4, #32]
 800613e:	4628      	mov	r0, r5
 8006140:	47b0      	blx	r6
 8006142:	1c43      	adds	r3, r0, #1
 8006144:	89a3      	ldrh	r3, [r4, #12]
 8006146:	d106      	bne.n	8006156 <__sflush_r+0x62>
 8006148:	6829      	ldr	r1, [r5, #0]
 800614a:	291d      	cmp	r1, #29
 800614c:	d82b      	bhi.n	80061a6 <__sflush_r+0xb2>
 800614e:	4a2a      	ldr	r2, [pc, #168]	@ (80061f8 <__sflush_r+0x104>)
 8006150:	410a      	asrs	r2, r1
 8006152:	07d6      	lsls	r6, r2, #31
 8006154:	d427      	bmi.n	80061a6 <__sflush_r+0xb2>
 8006156:	2200      	movs	r2, #0
 8006158:	6062      	str	r2, [r4, #4]
 800615a:	04d9      	lsls	r1, r3, #19
 800615c:	6922      	ldr	r2, [r4, #16]
 800615e:	6022      	str	r2, [r4, #0]
 8006160:	d504      	bpl.n	800616c <__sflush_r+0x78>
 8006162:	1c42      	adds	r2, r0, #1
 8006164:	d101      	bne.n	800616a <__sflush_r+0x76>
 8006166:	682b      	ldr	r3, [r5, #0]
 8006168:	b903      	cbnz	r3, 800616c <__sflush_r+0x78>
 800616a:	6560      	str	r0, [r4, #84]	@ 0x54
 800616c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800616e:	602f      	str	r7, [r5, #0]
 8006170:	b1b9      	cbz	r1, 80061a2 <__sflush_r+0xae>
 8006172:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006176:	4299      	cmp	r1, r3
 8006178:	d002      	beq.n	8006180 <__sflush_r+0x8c>
 800617a:	4628      	mov	r0, r5
 800617c:	f7ff fb38 	bl	80057f0 <_free_r>
 8006180:	2300      	movs	r3, #0
 8006182:	6363      	str	r3, [r4, #52]	@ 0x34
 8006184:	e00d      	b.n	80061a2 <__sflush_r+0xae>
 8006186:	2301      	movs	r3, #1
 8006188:	4628      	mov	r0, r5
 800618a:	47b0      	blx	r6
 800618c:	4602      	mov	r2, r0
 800618e:	1c50      	adds	r0, r2, #1
 8006190:	d1c9      	bne.n	8006126 <__sflush_r+0x32>
 8006192:	682b      	ldr	r3, [r5, #0]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d0c6      	beq.n	8006126 <__sflush_r+0x32>
 8006198:	2b1d      	cmp	r3, #29
 800619a:	d001      	beq.n	80061a0 <__sflush_r+0xac>
 800619c:	2b16      	cmp	r3, #22
 800619e:	d11e      	bne.n	80061de <__sflush_r+0xea>
 80061a0:	602f      	str	r7, [r5, #0]
 80061a2:	2000      	movs	r0, #0
 80061a4:	e022      	b.n	80061ec <__sflush_r+0xf8>
 80061a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061aa:	b21b      	sxth	r3, r3
 80061ac:	e01b      	b.n	80061e6 <__sflush_r+0xf2>
 80061ae:	690f      	ldr	r7, [r1, #16]
 80061b0:	2f00      	cmp	r7, #0
 80061b2:	d0f6      	beq.n	80061a2 <__sflush_r+0xae>
 80061b4:	0793      	lsls	r3, r2, #30
 80061b6:	680e      	ldr	r6, [r1, #0]
 80061b8:	bf08      	it	eq
 80061ba:	694b      	ldreq	r3, [r1, #20]
 80061bc:	600f      	str	r7, [r1, #0]
 80061be:	bf18      	it	ne
 80061c0:	2300      	movne	r3, #0
 80061c2:	eba6 0807 	sub.w	r8, r6, r7
 80061c6:	608b      	str	r3, [r1, #8]
 80061c8:	f1b8 0f00 	cmp.w	r8, #0
 80061cc:	dde9      	ble.n	80061a2 <__sflush_r+0xae>
 80061ce:	6a21      	ldr	r1, [r4, #32]
 80061d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80061d2:	4643      	mov	r3, r8
 80061d4:	463a      	mov	r2, r7
 80061d6:	4628      	mov	r0, r5
 80061d8:	47b0      	blx	r6
 80061da:	2800      	cmp	r0, #0
 80061dc:	dc08      	bgt.n	80061f0 <__sflush_r+0xfc>
 80061de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061e6:	81a3      	strh	r3, [r4, #12]
 80061e8:	f04f 30ff 	mov.w	r0, #4294967295
 80061ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061f0:	4407      	add	r7, r0
 80061f2:	eba8 0800 	sub.w	r8, r8, r0
 80061f6:	e7e7      	b.n	80061c8 <__sflush_r+0xd4>
 80061f8:	dfbffffe 	.word	0xdfbffffe

080061fc <_fflush_r>:
 80061fc:	b538      	push	{r3, r4, r5, lr}
 80061fe:	690b      	ldr	r3, [r1, #16]
 8006200:	4605      	mov	r5, r0
 8006202:	460c      	mov	r4, r1
 8006204:	b913      	cbnz	r3, 800620c <_fflush_r+0x10>
 8006206:	2500      	movs	r5, #0
 8006208:	4628      	mov	r0, r5
 800620a:	bd38      	pop	{r3, r4, r5, pc}
 800620c:	b118      	cbz	r0, 8006216 <_fflush_r+0x1a>
 800620e:	6a03      	ldr	r3, [r0, #32]
 8006210:	b90b      	cbnz	r3, 8006216 <_fflush_r+0x1a>
 8006212:	f7fe fba7 	bl	8004964 <__sinit>
 8006216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d0f3      	beq.n	8006206 <_fflush_r+0xa>
 800621e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006220:	07d0      	lsls	r0, r2, #31
 8006222:	d404      	bmi.n	800622e <_fflush_r+0x32>
 8006224:	0599      	lsls	r1, r3, #22
 8006226:	d402      	bmi.n	800622e <_fflush_r+0x32>
 8006228:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800622a:	f7fe fc92 	bl	8004b52 <__retarget_lock_acquire_recursive>
 800622e:	4628      	mov	r0, r5
 8006230:	4621      	mov	r1, r4
 8006232:	f7ff ff5f 	bl	80060f4 <__sflush_r>
 8006236:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006238:	07da      	lsls	r2, r3, #31
 800623a:	4605      	mov	r5, r0
 800623c:	d4e4      	bmi.n	8006208 <_fflush_r+0xc>
 800623e:	89a3      	ldrh	r3, [r4, #12]
 8006240:	059b      	lsls	r3, r3, #22
 8006242:	d4e1      	bmi.n	8006208 <_fflush_r+0xc>
 8006244:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006246:	f7fe fc85 	bl	8004b54 <__retarget_lock_release_recursive>
 800624a:	e7dd      	b.n	8006208 <_fflush_r+0xc>

0800624c <_sbrk_r>:
 800624c:	b538      	push	{r3, r4, r5, lr}
 800624e:	4d06      	ldr	r5, [pc, #24]	@ (8006268 <_sbrk_r+0x1c>)
 8006250:	2300      	movs	r3, #0
 8006252:	4604      	mov	r4, r0
 8006254:	4608      	mov	r0, r1
 8006256:	602b      	str	r3, [r5, #0]
 8006258:	f7fb fb00 	bl	800185c <_sbrk>
 800625c:	1c43      	adds	r3, r0, #1
 800625e:	d102      	bne.n	8006266 <_sbrk_r+0x1a>
 8006260:	682b      	ldr	r3, [r5, #0]
 8006262:	b103      	cbz	r3, 8006266 <_sbrk_r+0x1a>
 8006264:	6023      	str	r3, [r4, #0]
 8006266:	bd38      	pop	{r3, r4, r5, pc}
 8006268:	20000400 	.word	0x20000400

0800626c <memcpy>:
 800626c:	440a      	add	r2, r1
 800626e:	4291      	cmp	r1, r2
 8006270:	f100 33ff 	add.w	r3, r0, #4294967295
 8006274:	d100      	bne.n	8006278 <memcpy+0xc>
 8006276:	4770      	bx	lr
 8006278:	b510      	push	{r4, lr}
 800627a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800627e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006282:	4291      	cmp	r1, r2
 8006284:	d1f9      	bne.n	800627a <memcpy+0xe>
 8006286:	bd10      	pop	{r4, pc}

08006288 <__assert_func>:
 8006288:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800628a:	4614      	mov	r4, r2
 800628c:	461a      	mov	r2, r3
 800628e:	4b09      	ldr	r3, [pc, #36]	@ (80062b4 <__assert_func+0x2c>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4605      	mov	r5, r0
 8006294:	68d8      	ldr	r0, [r3, #12]
 8006296:	b954      	cbnz	r4, 80062ae <__assert_func+0x26>
 8006298:	4b07      	ldr	r3, [pc, #28]	@ (80062b8 <__assert_func+0x30>)
 800629a:	461c      	mov	r4, r3
 800629c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80062a0:	9100      	str	r1, [sp, #0]
 80062a2:	462b      	mov	r3, r5
 80062a4:	4905      	ldr	r1, [pc, #20]	@ (80062bc <__assert_func+0x34>)
 80062a6:	f000 f841 	bl	800632c <fiprintf>
 80062aa:	f000 f851 	bl	8006350 <abort>
 80062ae:	4b04      	ldr	r3, [pc, #16]	@ (80062c0 <__assert_func+0x38>)
 80062b0:	e7f4      	b.n	800629c <__assert_func+0x14>
 80062b2:	bf00      	nop
 80062b4:	20000020 	.word	0x20000020
 80062b8:	08006b1d 	.word	0x08006b1d
 80062bc:	08006aef 	.word	0x08006aef
 80062c0:	08006ae2 	.word	0x08006ae2

080062c4 <_calloc_r>:
 80062c4:	b570      	push	{r4, r5, r6, lr}
 80062c6:	fba1 5402 	umull	r5, r4, r1, r2
 80062ca:	b93c      	cbnz	r4, 80062dc <_calloc_r+0x18>
 80062cc:	4629      	mov	r1, r5
 80062ce:	f7ff fb03 	bl	80058d8 <_malloc_r>
 80062d2:	4606      	mov	r6, r0
 80062d4:	b928      	cbnz	r0, 80062e2 <_calloc_r+0x1e>
 80062d6:	2600      	movs	r6, #0
 80062d8:	4630      	mov	r0, r6
 80062da:	bd70      	pop	{r4, r5, r6, pc}
 80062dc:	220c      	movs	r2, #12
 80062de:	6002      	str	r2, [r0, #0]
 80062e0:	e7f9      	b.n	80062d6 <_calloc_r+0x12>
 80062e2:	462a      	mov	r2, r5
 80062e4:	4621      	mov	r1, r4
 80062e6:	f7fe fbb6 	bl	8004a56 <memset>
 80062ea:	e7f5      	b.n	80062d8 <_calloc_r+0x14>

080062ec <__ascii_mbtowc>:
 80062ec:	b082      	sub	sp, #8
 80062ee:	b901      	cbnz	r1, 80062f2 <__ascii_mbtowc+0x6>
 80062f0:	a901      	add	r1, sp, #4
 80062f2:	b142      	cbz	r2, 8006306 <__ascii_mbtowc+0x1a>
 80062f4:	b14b      	cbz	r3, 800630a <__ascii_mbtowc+0x1e>
 80062f6:	7813      	ldrb	r3, [r2, #0]
 80062f8:	600b      	str	r3, [r1, #0]
 80062fa:	7812      	ldrb	r2, [r2, #0]
 80062fc:	1e10      	subs	r0, r2, #0
 80062fe:	bf18      	it	ne
 8006300:	2001      	movne	r0, #1
 8006302:	b002      	add	sp, #8
 8006304:	4770      	bx	lr
 8006306:	4610      	mov	r0, r2
 8006308:	e7fb      	b.n	8006302 <__ascii_mbtowc+0x16>
 800630a:	f06f 0001 	mvn.w	r0, #1
 800630e:	e7f8      	b.n	8006302 <__ascii_mbtowc+0x16>

08006310 <__ascii_wctomb>:
 8006310:	4603      	mov	r3, r0
 8006312:	4608      	mov	r0, r1
 8006314:	b141      	cbz	r1, 8006328 <__ascii_wctomb+0x18>
 8006316:	2aff      	cmp	r2, #255	@ 0xff
 8006318:	d904      	bls.n	8006324 <__ascii_wctomb+0x14>
 800631a:	228a      	movs	r2, #138	@ 0x8a
 800631c:	601a      	str	r2, [r3, #0]
 800631e:	f04f 30ff 	mov.w	r0, #4294967295
 8006322:	4770      	bx	lr
 8006324:	700a      	strb	r2, [r1, #0]
 8006326:	2001      	movs	r0, #1
 8006328:	4770      	bx	lr
	...

0800632c <fiprintf>:
 800632c:	b40e      	push	{r1, r2, r3}
 800632e:	b503      	push	{r0, r1, lr}
 8006330:	4601      	mov	r1, r0
 8006332:	ab03      	add	r3, sp, #12
 8006334:	4805      	ldr	r0, [pc, #20]	@ (800634c <fiprintf+0x20>)
 8006336:	f853 2b04 	ldr.w	r2, [r3], #4
 800633a:	6800      	ldr	r0, [r0, #0]
 800633c:	9301      	str	r3, [sp, #4]
 800633e:	f000 f837 	bl	80063b0 <_vfiprintf_r>
 8006342:	b002      	add	sp, #8
 8006344:	f85d eb04 	ldr.w	lr, [sp], #4
 8006348:	b003      	add	sp, #12
 800634a:	4770      	bx	lr
 800634c:	20000020 	.word	0x20000020

08006350 <abort>:
 8006350:	b508      	push	{r3, lr}
 8006352:	2006      	movs	r0, #6
 8006354:	f000 fa00 	bl	8006758 <raise>
 8006358:	2001      	movs	r0, #1
 800635a:	f7fb fa07 	bl	800176c <_exit>

0800635e <__sfputc_r>:
 800635e:	6893      	ldr	r3, [r2, #8]
 8006360:	3b01      	subs	r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	b410      	push	{r4}
 8006366:	6093      	str	r3, [r2, #8]
 8006368:	da08      	bge.n	800637c <__sfputc_r+0x1e>
 800636a:	6994      	ldr	r4, [r2, #24]
 800636c:	42a3      	cmp	r3, r4
 800636e:	db01      	blt.n	8006374 <__sfputc_r+0x16>
 8006370:	290a      	cmp	r1, #10
 8006372:	d103      	bne.n	800637c <__sfputc_r+0x1e>
 8006374:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006378:	f000 b932 	b.w	80065e0 <__swbuf_r>
 800637c:	6813      	ldr	r3, [r2, #0]
 800637e:	1c58      	adds	r0, r3, #1
 8006380:	6010      	str	r0, [r2, #0]
 8006382:	7019      	strb	r1, [r3, #0]
 8006384:	4608      	mov	r0, r1
 8006386:	f85d 4b04 	ldr.w	r4, [sp], #4
 800638a:	4770      	bx	lr

0800638c <__sfputs_r>:
 800638c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800638e:	4606      	mov	r6, r0
 8006390:	460f      	mov	r7, r1
 8006392:	4614      	mov	r4, r2
 8006394:	18d5      	adds	r5, r2, r3
 8006396:	42ac      	cmp	r4, r5
 8006398:	d101      	bne.n	800639e <__sfputs_r+0x12>
 800639a:	2000      	movs	r0, #0
 800639c:	e007      	b.n	80063ae <__sfputs_r+0x22>
 800639e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063a2:	463a      	mov	r2, r7
 80063a4:	4630      	mov	r0, r6
 80063a6:	f7ff ffda 	bl	800635e <__sfputc_r>
 80063aa:	1c43      	adds	r3, r0, #1
 80063ac:	d1f3      	bne.n	8006396 <__sfputs_r+0xa>
 80063ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080063b0 <_vfiprintf_r>:
 80063b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063b4:	460d      	mov	r5, r1
 80063b6:	b09d      	sub	sp, #116	@ 0x74
 80063b8:	4614      	mov	r4, r2
 80063ba:	4698      	mov	r8, r3
 80063bc:	4606      	mov	r6, r0
 80063be:	b118      	cbz	r0, 80063c8 <_vfiprintf_r+0x18>
 80063c0:	6a03      	ldr	r3, [r0, #32]
 80063c2:	b90b      	cbnz	r3, 80063c8 <_vfiprintf_r+0x18>
 80063c4:	f7fe face 	bl	8004964 <__sinit>
 80063c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80063ca:	07d9      	lsls	r1, r3, #31
 80063cc:	d405      	bmi.n	80063da <_vfiprintf_r+0x2a>
 80063ce:	89ab      	ldrh	r3, [r5, #12]
 80063d0:	059a      	lsls	r2, r3, #22
 80063d2:	d402      	bmi.n	80063da <_vfiprintf_r+0x2a>
 80063d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80063d6:	f7fe fbbc 	bl	8004b52 <__retarget_lock_acquire_recursive>
 80063da:	89ab      	ldrh	r3, [r5, #12]
 80063dc:	071b      	lsls	r3, r3, #28
 80063de:	d501      	bpl.n	80063e4 <_vfiprintf_r+0x34>
 80063e0:	692b      	ldr	r3, [r5, #16]
 80063e2:	b99b      	cbnz	r3, 800640c <_vfiprintf_r+0x5c>
 80063e4:	4629      	mov	r1, r5
 80063e6:	4630      	mov	r0, r6
 80063e8:	f000 f938 	bl	800665c <__swsetup_r>
 80063ec:	b170      	cbz	r0, 800640c <_vfiprintf_r+0x5c>
 80063ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80063f0:	07dc      	lsls	r4, r3, #31
 80063f2:	d504      	bpl.n	80063fe <_vfiprintf_r+0x4e>
 80063f4:	f04f 30ff 	mov.w	r0, #4294967295
 80063f8:	b01d      	add	sp, #116	@ 0x74
 80063fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063fe:	89ab      	ldrh	r3, [r5, #12]
 8006400:	0598      	lsls	r0, r3, #22
 8006402:	d4f7      	bmi.n	80063f4 <_vfiprintf_r+0x44>
 8006404:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006406:	f7fe fba5 	bl	8004b54 <__retarget_lock_release_recursive>
 800640a:	e7f3      	b.n	80063f4 <_vfiprintf_r+0x44>
 800640c:	2300      	movs	r3, #0
 800640e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006410:	2320      	movs	r3, #32
 8006412:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006416:	f8cd 800c 	str.w	r8, [sp, #12]
 800641a:	2330      	movs	r3, #48	@ 0x30
 800641c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80065cc <_vfiprintf_r+0x21c>
 8006420:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006424:	f04f 0901 	mov.w	r9, #1
 8006428:	4623      	mov	r3, r4
 800642a:	469a      	mov	sl, r3
 800642c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006430:	b10a      	cbz	r2, 8006436 <_vfiprintf_r+0x86>
 8006432:	2a25      	cmp	r2, #37	@ 0x25
 8006434:	d1f9      	bne.n	800642a <_vfiprintf_r+0x7a>
 8006436:	ebba 0b04 	subs.w	fp, sl, r4
 800643a:	d00b      	beq.n	8006454 <_vfiprintf_r+0xa4>
 800643c:	465b      	mov	r3, fp
 800643e:	4622      	mov	r2, r4
 8006440:	4629      	mov	r1, r5
 8006442:	4630      	mov	r0, r6
 8006444:	f7ff ffa2 	bl	800638c <__sfputs_r>
 8006448:	3001      	adds	r0, #1
 800644a:	f000 80a7 	beq.w	800659c <_vfiprintf_r+0x1ec>
 800644e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006450:	445a      	add	r2, fp
 8006452:	9209      	str	r2, [sp, #36]	@ 0x24
 8006454:	f89a 3000 	ldrb.w	r3, [sl]
 8006458:	2b00      	cmp	r3, #0
 800645a:	f000 809f 	beq.w	800659c <_vfiprintf_r+0x1ec>
 800645e:	2300      	movs	r3, #0
 8006460:	f04f 32ff 	mov.w	r2, #4294967295
 8006464:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006468:	f10a 0a01 	add.w	sl, sl, #1
 800646c:	9304      	str	r3, [sp, #16]
 800646e:	9307      	str	r3, [sp, #28]
 8006470:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006474:	931a      	str	r3, [sp, #104]	@ 0x68
 8006476:	4654      	mov	r4, sl
 8006478:	2205      	movs	r2, #5
 800647a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800647e:	4853      	ldr	r0, [pc, #332]	@ (80065cc <_vfiprintf_r+0x21c>)
 8006480:	f7f9 feae 	bl	80001e0 <memchr>
 8006484:	9a04      	ldr	r2, [sp, #16]
 8006486:	b9d8      	cbnz	r0, 80064c0 <_vfiprintf_r+0x110>
 8006488:	06d1      	lsls	r1, r2, #27
 800648a:	bf44      	itt	mi
 800648c:	2320      	movmi	r3, #32
 800648e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006492:	0713      	lsls	r3, r2, #28
 8006494:	bf44      	itt	mi
 8006496:	232b      	movmi	r3, #43	@ 0x2b
 8006498:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800649c:	f89a 3000 	ldrb.w	r3, [sl]
 80064a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80064a2:	d015      	beq.n	80064d0 <_vfiprintf_r+0x120>
 80064a4:	9a07      	ldr	r2, [sp, #28]
 80064a6:	4654      	mov	r4, sl
 80064a8:	2000      	movs	r0, #0
 80064aa:	f04f 0c0a 	mov.w	ip, #10
 80064ae:	4621      	mov	r1, r4
 80064b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064b4:	3b30      	subs	r3, #48	@ 0x30
 80064b6:	2b09      	cmp	r3, #9
 80064b8:	d94b      	bls.n	8006552 <_vfiprintf_r+0x1a2>
 80064ba:	b1b0      	cbz	r0, 80064ea <_vfiprintf_r+0x13a>
 80064bc:	9207      	str	r2, [sp, #28]
 80064be:	e014      	b.n	80064ea <_vfiprintf_r+0x13a>
 80064c0:	eba0 0308 	sub.w	r3, r0, r8
 80064c4:	fa09 f303 	lsl.w	r3, r9, r3
 80064c8:	4313      	orrs	r3, r2
 80064ca:	9304      	str	r3, [sp, #16]
 80064cc:	46a2      	mov	sl, r4
 80064ce:	e7d2      	b.n	8006476 <_vfiprintf_r+0xc6>
 80064d0:	9b03      	ldr	r3, [sp, #12]
 80064d2:	1d19      	adds	r1, r3, #4
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	9103      	str	r1, [sp, #12]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	bfbb      	ittet	lt
 80064dc:	425b      	neglt	r3, r3
 80064de:	f042 0202 	orrlt.w	r2, r2, #2
 80064e2:	9307      	strge	r3, [sp, #28]
 80064e4:	9307      	strlt	r3, [sp, #28]
 80064e6:	bfb8      	it	lt
 80064e8:	9204      	strlt	r2, [sp, #16]
 80064ea:	7823      	ldrb	r3, [r4, #0]
 80064ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80064ee:	d10a      	bne.n	8006506 <_vfiprintf_r+0x156>
 80064f0:	7863      	ldrb	r3, [r4, #1]
 80064f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80064f4:	d132      	bne.n	800655c <_vfiprintf_r+0x1ac>
 80064f6:	9b03      	ldr	r3, [sp, #12]
 80064f8:	1d1a      	adds	r2, r3, #4
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	9203      	str	r2, [sp, #12]
 80064fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006502:	3402      	adds	r4, #2
 8006504:	9305      	str	r3, [sp, #20]
 8006506:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80065dc <_vfiprintf_r+0x22c>
 800650a:	7821      	ldrb	r1, [r4, #0]
 800650c:	2203      	movs	r2, #3
 800650e:	4650      	mov	r0, sl
 8006510:	f7f9 fe66 	bl	80001e0 <memchr>
 8006514:	b138      	cbz	r0, 8006526 <_vfiprintf_r+0x176>
 8006516:	9b04      	ldr	r3, [sp, #16]
 8006518:	eba0 000a 	sub.w	r0, r0, sl
 800651c:	2240      	movs	r2, #64	@ 0x40
 800651e:	4082      	lsls	r2, r0
 8006520:	4313      	orrs	r3, r2
 8006522:	3401      	adds	r4, #1
 8006524:	9304      	str	r3, [sp, #16]
 8006526:	f814 1b01 	ldrb.w	r1, [r4], #1
 800652a:	4829      	ldr	r0, [pc, #164]	@ (80065d0 <_vfiprintf_r+0x220>)
 800652c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006530:	2206      	movs	r2, #6
 8006532:	f7f9 fe55 	bl	80001e0 <memchr>
 8006536:	2800      	cmp	r0, #0
 8006538:	d03f      	beq.n	80065ba <_vfiprintf_r+0x20a>
 800653a:	4b26      	ldr	r3, [pc, #152]	@ (80065d4 <_vfiprintf_r+0x224>)
 800653c:	bb1b      	cbnz	r3, 8006586 <_vfiprintf_r+0x1d6>
 800653e:	9b03      	ldr	r3, [sp, #12]
 8006540:	3307      	adds	r3, #7
 8006542:	f023 0307 	bic.w	r3, r3, #7
 8006546:	3308      	adds	r3, #8
 8006548:	9303      	str	r3, [sp, #12]
 800654a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800654c:	443b      	add	r3, r7
 800654e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006550:	e76a      	b.n	8006428 <_vfiprintf_r+0x78>
 8006552:	fb0c 3202 	mla	r2, ip, r2, r3
 8006556:	460c      	mov	r4, r1
 8006558:	2001      	movs	r0, #1
 800655a:	e7a8      	b.n	80064ae <_vfiprintf_r+0xfe>
 800655c:	2300      	movs	r3, #0
 800655e:	3401      	adds	r4, #1
 8006560:	9305      	str	r3, [sp, #20]
 8006562:	4619      	mov	r1, r3
 8006564:	f04f 0c0a 	mov.w	ip, #10
 8006568:	4620      	mov	r0, r4
 800656a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800656e:	3a30      	subs	r2, #48	@ 0x30
 8006570:	2a09      	cmp	r2, #9
 8006572:	d903      	bls.n	800657c <_vfiprintf_r+0x1cc>
 8006574:	2b00      	cmp	r3, #0
 8006576:	d0c6      	beq.n	8006506 <_vfiprintf_r+0x156>
 8006578:	9105      	str	r1, [sp, #20]
 800657a:	e7c4      	b.n	8006506 <_vfiprintf_r+0x156>
 800657c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006580:	4604      	mov	r4, r0
 8006582:	2301      	movs	r3, #1
 8006584:	e7f0      	b.n	8006568 <_vfiprintf_r+0x1b8>
 8006586:	ab03      	add	r3, sp, #12
 8006588:	9300      	str	r3, [sp, #0]
 800658a:	462a      	mov	r2, r5
 800658c:	4b12      	ldr	r3, [pc, #72]	@ (80065d8 <_vfiprintf_r+0x228>)
 800658e:	a904      	add	r1, sp, #16
 8006590:	4630      	mov	r0, r6
 8006592:	f7fd fda3 	bl	80040dc <_printf_float>
 8006596:	4607      	mov	r7, r0
 8006598:	1c78      	adds	r0, r7, #1
 800659a:	d1d6      	bne.n	800654a <_vfiprintf_r+0x19a>
 800659c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800659e:	07d9      	lsls	r1, r3, #31
 80065a0:	d405      	bmi.n	80065ae <_vfiprintf_r+0x1fe>
 80065a2:	89ab      	ldrh	r3, [r5, #12]
 80065a4:	059a      	lsls	r2, r3, #22
 80065a6:	d402      	bmi.n	80065ae <_vfiprintf_r+0x1fe>
 80065a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80065aa:	f7fe fad3 	bl	8004b54 <__retarget_lock_release_recursive>
 80065ae:	89ab      	ldrh	r3, [r5, #12]
 80065b0:	065b      	lsls	r3, r3, #25
 80065b2:	f53f af1f 	bmi.w	80063f4 <_vfiprintf_r+0x44>
 80065b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065b8:	e71e      	b.n	80063f8 <_vfiprintf_r+0x48>
 80065ba:	ab03      	add	r3, sp, #12
 80065bc:	9300      	str	r3, [sp, #0]
 80065be:	462a      	mov	r2, r5
 80065c0:	4b05      	ldr	r3, [pc, #20]	@ (80065d8 <_vfiprintf_r+0x228>)
 80065c2:	a904      	add	r1, sp, #16
 80065c4:	4630      	mov	r0, r6
 80065c6:	f7fe f821 	bl	800460c <_printf_i>
 80065ca:	e7e4      	b.n	8006596 <_vfiprintf_r+0x1e6>
 80065cc:	08006c1f 	.word	0x08006c1f
 80065d0:	08006c29 	.word	0x08006c29
 80065d4:	080040dd 	.word	0x080040dd
 80065d8:	0800638d 	.word	0x0800638d
 80065dc:	08006c25 	.word	0x08006c25

080065e0 <__swbuf_r>:
 80065e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e2:	460e      	mov	r6, r1
 80065e4:	4614      	mov	r4, r2
 80065e6:	4605      	mov	r5, r0
 80065e8:	b118      	cbz	r0, 80065f2 <__swbuf_r+0x12>
 80065ea:	6a03      	ldr	r3, [r0, #32]
 80065ec:	b90b      	cbnz	r3, 80065f2 <__swbuf_r+0x12>
 80065ee:	f7fe f9b9 	bl	8004964 <__sinit>
 80065f2:	69a3      	ldr	r3, [r4, #24]
 80065f4:	60a3      	str	r3, [r4, #8]
 80065f6:	89a3      	ldrh	r3, [r4, #12]
 80065f8:	071a      	lsls	r2, r3, #28
 80065fa:	d501      	bpl.n	8006600 <__swbuf_r+0x20>
 80065fc:	6923      	ldr	r3, [r4, #16]
 80065fe:	b943      	cbnz	r3, 8006612 <__swbuf_r+0x32>
 8006600:	4621      	mov	r1, r4
 8006602:	4628      	mov	r0, r5
 8006604:	f000 f82a 	bl	800665c <__swsetup_r>
 8006608:	b118      	cbz	r0, 8006612 <__swbuf_r+0x32>
 800660a:	f04f 37ff 	mov.w	r7, #4294967295
 800660e:	4638      	mov	r0, r7
 8006610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006612:	6823      	ldr	r3, [r4, #0]
 8006614:	6922      	ldr	r2, [r4, #16]
 8006616:	1a98      	subs	r0, r3, r2
 8006618:	6963      	ldr	r3, [r4, #20]
 800661a:	b2f6      	uxtb	r6, r6
 800661c:	4283      	cmp	r3, r0
 800661e:	4637      	mov	r7, r6
 8006620:	dc05      	bgt.n	800662e <__swbuf_r+0x4e>
 8006622:	4621      	mov	r1, r4
 8006624:	4628      	mov	r0, r5
 8006626:	f7ff fde9 	bl	80061fc <_fflush_r>
 800662a:	2800      	cmp	r0, #0
 800662c:	d1ed      	bne.n	800660a <__swbuf_r+0x2a>
 800662e:	68a3      	ldr	r3, [r4, #8]
 8006630:	3b01      	subs	r3, #1
 8006632:	60a3      	str	r3, [r4, #8]
 8006634:	6823      	ldr	r3, [r4, #0]
 8006636:	1c5a      	adds	r2, r3, #1
 8006638:	6022      	str	r2, [r4, #0]
 800663a:	701e      	strb	r6, [r3, #0]
 800663c:	6962      	ldr	r2, [r4, #20]
 800663e:	1c43      	adds	r3, r0, #1
 8006640:	429a      	cmp	r2, r3
 8006642:	d004      	beq.n	800664e <__swbuf_r+0x6e>
 8006644:	89a3      	ldrh	r3, [r4, #12]
 8006646:	07db      	lsls	r3, r3, #31
 8006648:	d5e1      	bpl.n	800660e <__swbuf_r+0x2e>
 800664a:	2e0a      	cmp	r6, #10
 800664c:	d1df      	bne.n	800660e <__swbuf_r+0x2e>
 800664e:	4621      	mov	r1, r4
 8006650:	4628      	mov	r0, r5
 8006652:	f7ff fdd3 	bl	80061fc <_fflush_r>
 8006656:	2800      	cmp	r0, #0
 8006658:	d0d9      	beq.n	800660e <__swbuf_r+0x2e>
 800665a:	e7d6      	b.n	800660a <__swbuf_r+0x2a>

0800665c <__swsetup_r>:
 800665c:	b538      	push	{r3, r4, r5, lr}
 800665e:	4b29      	ldr	r3, [pc, #164]	@ (8006704 <__swsetup_r+0xa8>)
 8006660:	4605      	mov	r5, r0
 8006662:	6818      	ldr	r0, [r3, #0]
 8006664:	460c      	mov	r4, r1
 8006666:	b118      	cbz	r0, 8006670 <__swsetup_r+0x14>
 8006668:	6a03      	ldr	r3, [r0, #32]
 800666a:	b90b      	cbnz	r3, 8006670 <__swsetup_r+0x14>
 800666c:	f7fe f97a 	bl	8004964 <__sinit>
 8006670:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006674:	0719      	lsls	r1, r3, #28
 8006676:	d422      	bmi.n	80066be <__swsetup_r+0x62>
 8006678:	06da      	lsls	r2, r3, #27
 800667a:	d407      	bmi.n	800668c <__swsetup_r+0x30>
 800667c:	2209      	movs	r2, #9
 800667e:	602a      	str	r2, [r5, #0]
 8006680:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006684:	81a3      	strh	r3, [r4, #12]
 8006686:	f04f 30ff 	mov.w	r0, #4294967295
 800668a:	e033      	b.n	80066f4 <__swsetup_r+0x98>
 800668c:	0758      	lsls	r0, r3, #29
 800668e:	d512      	bpl.n	80066b6 <__swsetup_r+0x5a>
 8006690:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006692:	b141      	cbz	r1, 80066a6 <__swsetup_r+0x4a>
 8006694:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006698:	4299      	cmp	r1, r3
 800669a:	d002      	beq.n	80066a2 <__swsetup_r+0x46>
 800669c:	4628      	mov	r0, r5
 800669e:	f7ff f8a7 	bl	80057f0 <_free_r>
 80066a2:	2300      	movs	r3, #0
 80066a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80066a6:	89a3      	ldrh	r3, [r4, #12]
 80066a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80066ac:	81a3      	strh	r3, [r4, #12]
 80066ae:	2300      	movs	r3, #0
 80066b0:	6063      	str	r3, [r4, #4]
 80066b2:	6923      	ldr	r3, [r4, #16]
 80066b4:	6023      	str	r3, [r4, #0]
 80066b6:	89a3      	ldrh	r3, [r4, #12]
 80066b8:	f043 0308 	orr.w	r3, r3, #8
 80066bc:	81a3      	strh	r3, [r4, #12]
 80066be:	6923      	ldr	r3, [r4, #16]
 80066c0:	b94b      	cbnz	r3, 80066d6 <__swsetup_r+0x7a>
 80066c2:	89a3      	ldrh	r3, [r4, #12]
 80066c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80066c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066cc:	d003      	beq.n	80066d6 <__swsetup_r+0x7a>
 80066ce:	4621      	mov	r1, r4
 80066d0:	4628      	mov	r0, r5
 80066d2:	f000 f883 	bl	80067dc <__smakebuf_r>
 80066d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066da:	f013 0201 	ands.w	r2, r3, #1
 80066de:	d00a      	beq.n	80066f6 <__swsetup_r+0x9a>
 80066e0:	2200      	movs	r2, #0
 80066e2:	60a2      	str	r2, [r4, #8]
 80066e4:	6962      	ldr	r2, [r4, #20]
 80066e6:	4252      	negs	r2, r2
 80066e8:	61a2      	str	r2, [r4, #24]
 80066ea:	6922      	ldr	r2, [r4, #16]
 80066ec:	b942      	cbnz	r2, 8006700 <__swsetup_r+0xa4>
 80066ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80066f2:	d1c5      	bne.n	8006680 <__swsetup_r+0x24>
 80066f4:	bd38      	pop	{r3, r4, r5, pc}
 80066f6:	0799      	lsls	r1, r3, #30
 80066f8:	bf58      	it	pl
 80066fa:	6962      	ldrpl	r2, [r4, #20]
 80066fc:	60a2      	str	r2, [r4, #8]
 80066fe:	e7f4      	b.n	80066ea <__swsetup_r+0x8e>
 8006700:	2000      	movs	r0, #0
 8006702:	e7f7      	b.n	80066f4 <__swsetup_r+0x98>
 8006704:	20000020 	.word	0x20000020

08006708 <_raise_r>:
 8006708:	291f      	cmp	r1, #31
 800670a:	b538      	push	{r3, r4, r5, lr}
 800670c:	4605      	mov	r5, r0
 800670e:	460c      	mov	r4, r1
 8006710:	d904      	bls.n	800671c <_raise_r+0x14>
 8006712:	2316      	movs	r3, #22
 8006714:	6003      	str	r3, [r0, #0]
 8006716:	f04f 30ff 	mov.w	r0, #4294967295
 800671a:	bd38      	pop	{r3, r4, r5, pc}
 800671c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800671e:	b112      	cbz	r2, 8006726 <_raise_r+0x1e>
 8006720:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006724:	b94b      	cbnz	r3, 800673a <_raise_r+0x32>
 8006726:	4628      	mov	r0, r5
 8006728:	f000 f830 	bl	800678c <_getpid_r>
 800672c:	4622      	mov	r2, r4
 800672e:	4601      	mov	r1, r0
 8006730:	4628      	mov	r0, r5
 8006732:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006736:	f000 b817 	b.w	8006768 <_kill_r>
 800673a:	2b01      	cmp	r3, #1
 800673c:	d00a      	beq.n	8006754 <_raise_r+0x4c>
 800673e:	1c59      	adds	r1, r3, #1
 8006740:	d103      	bne.n	800674a <_raise_r+0x42>
 8006742:	2316      	movs	r3, #22
 8006744:	6003      	str	r3, [r0, #0]
 8006746:	2001      	movs	r0, #1
 8006748:	e7e7      	b.n	800671a <_raise_r+0x12>
 800674a:	2100      	movs	r1, #0
 800674c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006750:	4620      	mov	r0, r4
 8006752:	4798      	blx	r3
 8006754:	2000      	movs	r0, #0
 8006756:	e7e0      	b.n	800671a <_raise_r+0x12>

08006758 <raise>:
 8006758:	4b02      	ldr	r3, [pc, #8]	@ (8006764 <raise+0xc>)
 800675a:	4601      	mov	r1, r0
 800675c:	6818      	ldr	r0, [r3, #0]
 800675e:	f7ff bfd3 	b.w	8006708 <_raise_r>
 8006762:	bf00      	nop
 8006764:	20000020 	.word	0x20000020

08006768 <_kill_r>:
 8006768:	b538      	push	{r3, r4, r5, lr}
 800676a:	4d07      	ldr	r5, [pc, #28]	@ (8006788 <_kill_r+0x20>)
 800676c:	2300      	movs	r3, #0
 800676e:	4604      	mov	r4, r0
 8006770:	4608      	mov	r0, r1
 8006772:	4611      	mov	r1, r2
 8006774:	602b      	str	r3, [r5, #0]
 8006776:	f7fa ffe9 	bl	800174c <_kill>
 800677a:	1c43      	adds	r3, r0, #1
 800677c:	d102      	bne.n	8006784 <_kill_r+0x1c>
 800677e:	682b      	ldr	r3, [r5, #0]
 8006780:	b103      	cbz	r3, 8006784 <_kill_r+0x1c>
 8006782:	6023      	str	r3, [r4, #0]
 8006784:	bd38      	pop	{r3, r4, r5, pc}
 8006786:	bf00      	nop
 8006788:	20000400 	.word	0x20000400

0800678c <_getpid_r>:
 800678c:	f7fa bfd6 	b.w	800173c <_getpid>

08006790 <__swhatbuf_r>:
 8006790:	b570      	push	{r4, r5, r6, lr}
 8006792:	460c      	mov	r4, r1
 8006794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006798:	2900      	cmp	r1, #0
 800679a:	b096      	sub	sp, #88	@ 0x58
 800679c:	4615      	mov	r5, r2
 800679e:	461e      	mov	r6, r3
 80067a0:	da0d      	bge.n	80067be <__swhatbuf_r+0x2e>
 80067a2:	89a3      	ldrh	r3, [r4, #12]
 80067a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80067a8:	f04f 0100 	mov.w	r1, #0
 80067ac:	bf14      	ite	ne
 80067ae:	2340      	movne	r3, #64	@ 0x40
 80067b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80067b4:	2000      	movs	r0, #0
 80067b6:	6031      	str	r1, [r6, #0]
 80067b8:	602b      	str	r3, [r5, #0]
 80067ba:	b016      	add	sp, #88	@ 0x58
 80067bc:	bd70      	pop	{r4, r5, r6, pc}
 80067be:	466a      	mov	r2, sp
 80067c0:	f000 f848 	bl	8006854 <_fstat_r>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	dbec      	blt.n	80067a2 <__swhatbuf_r+0x12>
 80067c8:	9901      	ldr	r1, [sp, #4]
 80067ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80067ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80067d2:	4259      	negs	r1, r3
 80067d4:	4159      	adcs	r1, r3
 80067d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80067da:	e7eb      	b.n	80067b4 <__swhatbuf_r+0x24>

080067dc <__smakebuf_r>:
 80067dc:	898b      	ldrh	r3, [r1, #12]
 80067de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067e0:	079d      	lsls	r5, r3, #30
 80067e2:	4606      	mov	r6, r0
 80067e4:	460c      	mov	r4, r1
 80067e6:	d507      	bpl.n	80067f8 <__smakebuf_r+0x1c>
 80067e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80067ec:	6023      	str	r3, [r4, #0]
 80067ee:	6123      	str	r3, [r4, #16]
 80067f0:	2301      	movs	r3, #1
 80067f2:	6163      	str	r3, [r4, #20]
 80067f4:	b003      	add	sp, #12
 80067f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067f8:	ab01      	add	r3, sp, #4
 80067fa:	466a      	mov	r2, sp
 80067fc:	f7ff ffc8 	bl	8006790 <__swhatbuf_r>
 8006800:	9f00      	ldr	r7, [sp, #0]
 8006802:	4605      	mov	r5, r0
 8006804:	4639      	mov	r1, r7
 8006806:	4630      	mov	r0, r6
 8006808:	f7ff f866 	bl	80058d8 <_malloc_r>
 800680c:	b948      	cbnz	r0, 8006822 <__smakebuf_r+0x46>
 800680e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006812:	059a      	lsls	r2, r3, #22
 8006814:	d4ee      	bmi.n	80067f4 <__smakebuf_r+0x18>
 8006816:	f023 0303 	bic.w	r3, r3, #3
 800681a:	f043 0302 	orr.w	r3, r3, #2
 800681e:	81a3      	strh	r3, [r4, #12]
 8006820:	e7e2      	b.n	80067e8 <__smakebuf_r+0xc>
 8006822:	89a3      	ldrh	r3, [r4, #12]
 8006824:	6020      	str	r0, [r4, #0]
 8006826:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800682a:	81a3      	strh	r3, [r4, #12]
 800682c:	9b01      	ldr	r3, [sp, #4]
 800682e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006832:	b15b      	cbz	r3, 800684c <__smakebuf_r+0x70>
 8006834:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006838:	4630      	mov	r0, r6
 800683a:	f000 f81d 	bl	8006878 <_isatty_r>
 800683e:	b128      	cbz	r0, 800684c <__smakebuf_r+0x70>
 8006840:	89a3      	ldrh	r3, [r4, #12]
 8006842:	f023 0303 	bic.w	r3, r3, #3
 8006846:	f043 0301 	orr.w	r3, r3, #1
 800684a:	81a3      	strh	r3, [r4, #12]
 800684c:	89a3      	ldrh	r3, [r4, #12]
 800684e:	431d      	orrs	r5, r3
 8006850:	81a5      	strh	r5, [r4, #12]
 8006852:	e7cf      	b.n	80067f4 <__smakebuf_r+0x18>

08006854 <_fstat_r>:
 8006854:	b538      	push	{r3, r4, r5, lr}
 8006856:	4d07      	ldr	r5, [pc, #28]	@ (8006874 <_fstat_r+0x20>)
 8006858:	2300      	movs	r3, #0
 800685a:	4604      	mov	r4, r0
 800685c:	4608      	mov	r0, r1
 800685e:	4611      	mov	r1, r2
 8006860:	602b      	str	r3, [r5, #0]
 8006862:	f7fa ffd3 	bl	800180c <_fstat>
 8006866:	1c43      	adds	r3, r0, #1
 8006868:	d102      	bne.n	8006870 <_fstat_r+0x1c>
 800686a:	682b      	ldr	r3, [r5, #0]
 800686c:	b103      	cbz	r3, 8006870 <_fstat_r+0x1c>
 800686e:	6023      	str	r3, [r4, #0]
 8006870:	bd38      	pop	{r3, r4, r5, pc}
 8006872:	bf00      	nop
 8006874:	20000400 	.word	0x20000400

08006878 <_isatty_r>:
 8006878:	b538      	push	{r3, r4, r5, lr}
 800687a:	4d06      	ldr	r5, [pc, #24]	@ (8006894 <_isatty_r+0x1c>)
 800687c:	2300      	movs	r3, #0
 800687e:	4604      	mov	r4, r0
 8006880:	4608      	mov	r0, r1
 8006882:	602b      	str	r3, [r5, #0]
 8006884:	f7fa ffd2 	bl	800182c <_isatty>
 8006888:	1c43      	adds	r3, r0, #1
 800688a:	d102      	bne.n	8006892 <_isatty_r+0x1a>
 800688c:	682b      	ldr	r3, [r5, #0]
 800688e:	b103      	cbz	r3, 8006892 <_isatty_r+0x1a>
 8006890:	6023      	str	r3, [r4, #0]
 8006892:	bd38      	pop	{r3, r4, r5, pc}
 8006894:	20000400 	.word	0x20000400

08006898 <_init>:
 8006898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800689a:	bf00      	nop
 800689c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800689e:	bc08      	pop	{r3}
 80068a0:	469e      	mov	lr, r3
 80068a2:	4770      	bx	lr

080068a4 <_fini>:
 80068a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068a6:	bf00      	nop
 80068a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068aa:	bc08      	pop	{r3}
 80068ac:	469e      	mov	lr, r3
 80068ae:	4770      	bx	lr
