piton/design/chip/tile/common/rtl/u1.beh.v:3867:       if (~ck) so_l <= ~(sd & se) ;
piton/design/chip/tile/common/rtl/u1.beh.v:3879:       if (~ck) so_l <= ~sd ;
piton/design/chip/tile/common/rtl/u1.beh.v:4101:		if(~r_l) q <= 1'b0;
piton/design/chip/tile/common/rtl/u1.beh.v:4102:		else if (~s_l) q <= r_l;
piton/design/chip/tile/common/rtl/u1.beh.v:4103:		else if (se) q <= r_l & s_l & sd;
piton/design/chip/tile/common/rtl/u1.behV:3867:       if (~ck) so_l <= ~(sd & se) ;
piton/design/chip/tile/common/rtl/u1.behV:3879:       if (~ck) so_l <= ~sd ;
piton/design/chip/tile/common/rtl/u1.behV:4101:		if(~r_l) q <= 1'b0;
piton/design/chip/tile/common/rtl/u1.behV:4102:		else if (~s_l) q <= r_l;
piton/design/chip/tile/common/rtl/u1.behV:4103:		else if (se) q <= r_l & s_l & sd;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:52:        if (wr_en) onereg <= wrdata;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:63://    if(wr_en) onereg <= wrdata;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:72:    if(save) window[addr1] <= wren ? wr_data[71:36] : rd_data[71:36];
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:77:    if(save) window[addr0] <= wren ? wr_data[35:0] : rd_data[35:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:153:      if(wr_en) onereg <= wrdata;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:158:    if(save_d) window[wr_addr] <= rd_data;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:269:      if(wr_en[0]) reg_th0 <= wrdata0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:270:      if(wr_en[1]) reg_th1 <= wrdata1;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:344:    if(save_d) window[wr_addr] <= save_data;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:397:      if(wr_en[0]) reg_th0 <= wrdata0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:398:      if(wr_en[1]) reg_th1 <= wrdata1;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:399:      if(wr_en[2]) reg_th2 <= wrdata2;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:400:      if(wr_en[3]) reg_th3 <= wrdata3;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:465:	  if(async_reset) tlb_entry_vld[r] <= 1'b0 ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:947:         if(wr_en) rdwe <= 1'b1;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:948:         else if(rd_en) rdwe <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:493:	  if(async_reset) tlb_entry_vld[r] <= 1'b0 ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:994:         if(wr_en) rdwe <= 1'b1;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:995:         else if(rd_en) rdwe <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:199:            if (sync) nextbuf <= nextbuf + 1'b1;
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:73:                        if (pwdata_i[0]) fifo_enabled <= 1'b1;
piton/design/chip/tile/ariane/src/rv_plic/rtl/prim_subreg.sv:72:    else if (wr_en) q <= wr_data;
piton/design/chip/tile/ariane/src/common_cells/src/sram.sv:40:                if (be_i[i]) ram[addr_i][i] <= wdata_i[i];
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:116:always @(posedge clk) if(ld) text_in_r <=  text_in;
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:117:          if(BEn_SI[0]) Mem_DP[Addr_DI][0] <= WrData_DI[7:0];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:118:          if(BEn_SI[1]) Mem_DP[Addr_DI][1] <= WrData_DI[15:8];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:119:          if(BEn_SI[2]) Mem_DP[Addr_DI][2] <= WrData_DI[23:16];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:120:          if(BEn_SI[3]) Mem_DP[Addr_DI][3] <= WrData_DI[31:24];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:121:          if(BEn_SI[4]) Mem_DP[Addr_DI][4] <= WrData_DI[39:32];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:122:          if(BEn_SI[5]) Mem_DP[Addr_DI][5] <= WrData_DI[47:40];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:123:          if(BEn_SI[6]) Mem_DP[Addr_DI][6] <= WrData_DI[55:48];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:124:          if(BEn_SI[7]) Mem_DP[Addr_DI][7] <= WrData_DI[63:56];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx32.sv:113:          if(BEn_SI[0]) Mem_DP[Addr_DI][0] <= WrData_DI[7:0];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx32.sv:114:          if(BEn_SI[1]) Mem_DP[Addr_DI][1] <= WrData_DI[15:8];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx32.sv:115:          if(BEn_SI[2]) Mem_DP[Addr_DI][2] <= WrData_DI[23:16];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx32.sv:116:          if(BEn_SI[3]) Mem_DP[Addr_DI][3] <= WrData_DI[31:24];
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/sram.sv:40:                if (be_i[i]) ram[addr_i][i] <= wdata_i[i];
piton/verif/env/manycore/softint_mon.v:154:      if      (rtl_tickcmp_int[0])  local_softint0[0] <= 1'b1;
piton/verif/env/manycore/softint_mon.v:155:      else if (~rtl_wr_sftint_l_g)  local_softint0[0] <= rtl_wsr_data_w[0];
piton/verif/env/manycore/softint_mon.v:177:      if      (rtl_stickcmp_int[0]) local_softint0[16] <= 1'b1;
piton/verif/env/manycore/softint_mon.v:178:      else if (~rtl_wr_sftint_l_g)  local_softint0[16] <= rtl_wsr_data_w[16];
piton/verif/env/manycore/softint_mon.v:201:      else if (~rtl_wr_sftint_l_g)  local_softint0[15] <= rtl_wsr_data_w[15];
piton/verif/env/manycore/softint_mon.v:265:      if      (rtl_tickcmp_int[1])  local_softint1[0] <= 1'b1;
piton/verif/env/manycore/softint_mon.v:266:      else if (~rtl_wr_sftint_l_g)  local_softint1[0] <= rtl_wsr_data_w[0];
piton/verif/env/manycore/softint_mon.v:288:      if      (rtl_stickcmp_int[1]) local_softint1[16] <= 1'b1;
piton/verif/env/manycore/softint_mon.v:289:      else if (~rtl_wr_sftint_l_g)  local_softint1[16] <= rtl_wsr_data_w[16];
piton/verif/env/manycore/softint_mon.v:312:      else if (~rtl_wr_sftint_l_g)  local_softint1[15] <= rtl_wsr_data_w[15];
piton/verif/env/manycore/softint_mon.v:376:      if      (rtl_tickcmp_int[2])  local_softint2[0] <= 1'b1;
piton/verif/env/manycore/softint_mon.v:377:      else if (~rtl_wr_sftint_l_g)  local_softint2[0] <= rtl_wsr_data_w[0];
piton/verif/env/manycore/softint_mon.v:399:      if      (rtl_stickcmp_int[2]) local_softint2[16] <= 1'b1;
piton/verif/env/manycore/softint_mon.v:400:      else if (~rtl_wr_sftint_l_g)  local_softint2[16] <= rtl_wsr_data_w[16];
piton/verif/env/manycore/softint_mon.v:423:      else if (~rtl_wr_sftint_l_g)  local_softint2[15] <= rtl_wsr_data_w[15];
piton/verif/env/manycore/softint_mon.v:487:      if      (rtl_tickcmp_int[3])  local_softint3[0] <= 1'b1;
piton/verif/env/manycore/softint_mon.v:488:      else if (~rtl_wr_sftint_l_g)  local_softint3[0] <= rtl_wsr_data_w[0];
piton/verif/env/manycore/softint_mon.v:510:      if      (rtl_stickcmp_int[3]) local_softint3[16] <= 1'b1;
piton/verif/env/manycore/softint_mon.v:511:      else if (~rtl_wr_sftint_l_g)  local_softint3[16] <= rtl_wsr_data_w[16];
piton/verif/env/manycore/softint_mon.v:534:      else if (~rtl_wr_sftint_l_g)  local_softint3[15] <= rtl_wsr_data_w[15];
piton/verif/env/manycore/tlu_mon.v:1247:    else if (incr_pich_sel[0])   pich_cnt_wrap[0] <= pich_cnt0[32];
piton/verif/env/manycore/tlu_mon.v:1253:    else if (incr_pich_sel[1])   pich_cnt_wrap[1] <= pich_cnt1[32];
piton/verif/env/manycore/tlu_mon.v:1259:    else if (incr_pich_sel[2])   pich_cnt_wrap[2] <= pich_cnt2[32];
piton/verif/env/manycore/tlu_mon.v:1265:    else if (incr_pich_sel[3])   pich_cnt_wrap[3] <= pich_cnt3[32];
piton/verif/env/manycore/tlu_mon.v:1274:    else if (upd_picl_sel[0])    picl_cnt_wrap[0] <= picl_cnt0[32];
piton/verif/env/manycore/tlu_mon.v:1280:    else if (upd_picl_sel[1])    picl_cnt_wrap[1] <= picl_cnt1[32];
piton/verif/env/manycore/tlu_mon.v:1286:    else if (upd_picl_sel[2])    picl_cnt_wrap[2] <= picl_cnt2[32];
piton/verif/env/manycore/tlu_mon.v:1292:    else if (upd_picl_sel[3])    picl_cnt_wrap[3] <= picl_cnt3[32];
piton/verif/env/manycore/tlu_mon.v:1299:    else if (pib_picl_wrap[0])                         picl_wrap_pend[0] <= pib_picl_wrap[0];
piton/verif/env/manycore/tlu_mon.v:1303:    else if (pib_picl_wrap[1])                         picl_wrap_pend[1] <= pib_picl_wrap[1];
piton/verif/env/manycore/tlu_mon.v:1307:    else if (pib_picl_wrap[2])                         picl_wrap_pend[2] <= pib_picl_wrap[2];
piton/verif/env/manycore/tlu_mon.v:1311:    else if (pib_picl_wrap[3])                         picl_wrap_pend[3] <= pib_picl_wrap[3];
piton/verif/env/manycore/sas_task.v:1522:    //if(spc0_flush_happen)previous_flush_happen[spc0_thread_pc] <= ~stepping[spc0_thread_pc];
piton/verif/env/manycore/sas_task.v:1525:    if(gl0_en)gl_lvl0 <= gl_lvl0_new;
piton/verif/env/manycore/sas_task.v:1526:    if(gl1_en)gl_lvl1 <= gl_lvl1_new;
piton/verif/env/manycore/sas_task.v:1527:    if(gl2_en)gl_lvl2 <= gl_lvl2_new;
piton/verif/env/manycore/sas_task.v:1528:    if(gl3_en)gl_lvl3 <= gl_lvl3_new;
piton/verif/env/manycore/sas_task.v:1596:        if(t_invr_cntl[0])t0_invr_val <= t0_inrr_i2;
piton/verif/env/manycore/sas_task.v:1597:        if(t_invr_cntl[1])t1_invr_val <= t1_inrr_i2;
piton/verif/env/manycore/sas_task.v:1598:        if(t_invr_cntl[2])t2_invr_val <= t2_inrr_i2;
piton/verif/env/manycore/sas_task.v:1599:        if(t_invr_cntl[3])t3_invr_val <= t3_inrr_i2;
piton/verif/env/manycore/sas_task.v:2785:    if(rml_irf_restore_local_m)is_restore <= rml_irf_cwp_m;
piton/verif/env/manycore/sas_task.v:2786:    if(rml_irf_save_local_m)is_restore    <= 8;
piton/verif/env/manycore/sas_task.v:3597:            if(update_pstate0_w2)pstate[0] <= spc0_pstate_reg0;
piton/verif/env/manycore/sas_task.v:3602:            if(update_pstate1_w2)pstate[1] <= spc0_pstate_reg1;
piton/verif/env/manycore/sas_task.v:3607:            if(update_pstate2_w2)pstate[2] <= spc0_pstate_reg2;
piton/verif/env/manycore/sas_task.v:3612:            if(update_pstate3_w2)pstate[3] <= spc0_pstate_reg3;
