

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_6'
================================================================
* Date:           Thu Apr 13 22:47:28 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.724 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max   |    min    |    max    |  min |    max   |   Type  |
    +---------+----------+-----------+-----------+------+----------+---------+
    |     1125|  16802917| 11.250 us | 0.168 sec |  1125|  16802917|   none  |
    +---------+----------+-----------+-----------+------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+---------+---------+----------+-----------+-----+---------+---------+
        |                                   |                         |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |              Instance             |          Module         |   min   |   max   |    min   |    max    | min |   max   |   Type  |
        +-----------------------------------+-------------------------+---------+---------+----------+-----------+-----+---------+---------+
        |grp_pqcrystals_dilithium_21_fu_28  |pqcrystals_dilithium_21  |      279|  4200727| 2.790 us | 42.007 ms |  279|  4200727|   none  |
        +-----------------------------------+-------------------------+---------+---------+----------+-----------+-----+---------+---------+

        * Loop: 
        +----------+---------+----------+---------------+-----------+-----------+------+----------+
        |          |  Latency (cycles)  |   Iteration   |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------+---------+----------+---------------+-----------+-----------+------+----------+
        |- Loop 1  |     1124|  16802916| 281 ~ 4200729 |          -|          -|     4|    no    |
        +----------+---------+----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      21|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        3|     16|     826|     903|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      30|    -|
|Register         |        -|      -|      10|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|     16|     836|     954|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------+---------+-------+-----+-----+-----+
    |              Instance             |          Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+-------------------------+---------+-------+-----+-----+-----+
    |grp_pqcrystals_dilithium_21_fu_28  |pqcrystals_dilithium_21  |        3|     16|  826|  903|    0|
    +-----------------------------------+-------------------------+---------+-------+-----+-----+-----+
    |Total                              |                         |        3|     16|  826|  903|    0|
    +-----------------------------------+-------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_44_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln298_fu_38_p2  |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  21|           6|           5|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          4|    1|          4|
    |i_0_reg_16  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  30|          6|    4|         10|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  3|   0|    3|          0|
    |grp_pqcrystals_dilithium_21_fu_28_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_16                                      |  3|   0|    3|          0|
    |i_reg_53                                        |  3|   0|    3|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 10|   0|   10|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|ap_done                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|v_vec_coeffs_address0  | out |   10|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_we0       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_d0        | out |   32|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_address1  | out |   10|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_ce1       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_q1        |  in |   32|  ap_memory |      v_vec_coeffs      |     array    |
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 4 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/polyvec.c:298]   --->   Operation 4 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 5 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (1.00ns)   --->   "%icmp_ln298 = icmp eq i3 %i_0, -4" [dilithium2/polyvec.c:298]   --->   Operation 6 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 7 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [dilithium2/polyvec.c:298]   --->   Operation 8 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %icmp_ln298, label %3, label %2" [dilithium2/polyvec.c:298]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "call fastcc void @pqcrystals_dilithium.21([1024 x i32]* %v_vec_coeffs, i3 %i_0)" [dilithium2/poly.c:160->dilithium2/polyvec.c:299]   --->   Operation 10 'call' <Predicate = (!icmp_ln298)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "ret void" [dilithium2/polyvec.c:300]   --->   Operation 11 'ret' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @pqcrystals_dilithium.21([1024 x i32]* %v_vec_coeffs, i3 %i_0)" [dilithium2/poly.c:160->dilithium2/polyvec.c:299]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/polyvec.c:298]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ zetas]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln298              (br               ) [ 0111]
i_0                   (phi              ) [ 0011]
icmp_ln298            (icmp             ) [ 0011]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
i                     (add              ) [ 0111]
br_ln298              (br               ) [ 0000]
ret_ln300             (ret              ) [ 0000]
call_ln160            (call             ) [ 0000]
br_ln298              (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zetas">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zetas"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium.21"/></StgValue>
</bind>
</comp>

<comp id="16" class="1005" name="i_0_reg_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="3" slack="1"/>
<pin id="18" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="20" class="1004" name="i_0_phi_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="1"/>
<pin id="22" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="23" dir="0" index="2" bw="3" slack="0"/>
<pin id="24" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="25" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_pqcrystals_dilithium_21_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="3" slack="0"/>
<pin id="32" dir="0" index="3" bw="23" slack="0"/>
<pin id="33" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln160/2 "/>
</bind>
</comp>

<comp id="38" class="1004" name="icmp_ln298_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="3" slack="0"/>
<pin id="40" dir="0" index="1" bw="3" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln298/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="53" class="1005" name="i_reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="3" slack="0"/>
<pin id="55" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="19"><net_src comp="4" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="26"><net_src comp="16" pin="1"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="20" pin="4"/><net_sink comp="16" pin=0"/></net>

<net id="34"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="36"><net_src comp="20" pin="4"/><net_sink comp="28" pin=2"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="42"><net_src comp="20" pin="4"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="20" pin="4"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="57"><net_src comp="53" pin="1"/><net_sink comp="20" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_vec_coeffs | {2 3 }
	Port: zetas | {}
 - Input state : 
	Port: pqcrystals_dilithium.6 : v_vec_coeffs | {2 3 }
	Port: pqcrystals_dilithium.6 : zetas | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln298 : 1
		i : 1
		br_ln298 : 2
		call_ln160 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   call   | grp_pqcrystals_dilithium_21_fu_28 |    16   | 9.95875 |   779   |   720   |
|----------|-----------------------------------|---------|---------|---------|---------|
|    add   |              i_fu_44              |    0    |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   icmp   |          icmp_ln298_fu_38         |    0    |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    16   | 9.95875 |   779   |   741   |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_0_reg_16|    3   |
| i_reg_53 |    3   |
+----------+--------+
|   Total  |    6   |
+----------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| i_0_reg_16 |  p0  |   2  |   3  |    6   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |    6   ||   1.35  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    9   |   779  |   741  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    6   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   11   |   785  |   750  |
+-----------+--------+--------+--------+--------+
