EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# CY8C52LP
#
DEF CY8C52LP U 0 1 Y Y 1 F N
F0 "U" -50 50 40 H V L BNN
F1 "CY8C52LP" -200 -100 50 H V L BNN
F2 "QFN-68" 0 0 30 H I C CIN
F3 "" 0 0 60 H V C CNN
ALIAS CY8C5267LTI-LP089
$FPLIST
 QFN-68
$ENDFPLIST
DRAW
S -2050 2050 2050 -2050 0 1 10 N
P 3 0 1 0  -1000 -1000  -2050 -2050  -2200 -2200 N
P 5 0 1 0  -1000 1000  1000 1000  1000 -1000  -1000 -1000  -1000 1000 N
X (TRACEDATA2],GPIO)P2[6] 1 -2200 1600 150 R 40 40 1 1 B
X (TRACEDATA3],GPIO)P2[7] 2 -2200 1400 150 R 40 40 1 1 B
X (I2C0:SCL,SIO)P12[4] 3 -2200 1200 150 R 40 40 1 1 B
X (I2C0:SDA,SIO)P12[5] 4 -2200 1000 150 R 40 40 1 1 B
X VSSB 5 -2200 800 150 R 40 40 1 1 W
X IND 6 -2200 600 150 R 40 40 1 1 P
X VBOOST 7 -2200 400 150 R 40 40 1 1 W
X VBAT 8 -2200 200 150 R 40 40 1 1 W
X VSSD 9 -2200 0 150 R 40 40 1 1 W
X ~XRES 10 -2200 -200 150 R 40 40 1 1 I
X (SIO)P12[6] 20 -1200 -2200 150 U 40 40 1 1 B
X (GPIO)P3[1] 30 800 -2200 150 U 40 40 1 1 B
X P15[2](GPIO,KHZXTAL:XO) 40 2200 -600 150 L 40 40 1 1 B
X P0[2](GPIO) 50 2200 1400 150 L 40 40 1 1 B
X P15[4](GPIO) 60 0 2200 150 D 40 40 1 1 B
X (TMS,SWDIO,GPIO)P1[0] 11 -2200 -400 150 R 40 40 1 1 B
X (SIO)P12[7] 21 -1000 -2200 150 U 40 40 1 1 B
X (EXTREF1,GPIO)P3[2] 31 1000 -2200 150 U 40 40 1 1 B
X P15[3](GPIO,KHZXTAL:XI) 41 2200 -400 150 L 40 40 1 1 B
X P0[3](GPIO,EXTREF0) 51 2200 1600 150 L 40 40 1 1 B
X P15[5](GPOI) 61 -200 2200 150 D 40 40 1 1 B
X (TCK,SWDCK,GPIO)P1[1] 12 -2200 -600 150 R 40 40 1 1 B
X (USBIO,D+,SWDIO)P15[6] 22 -800 -2200 150 U 40 40 1 1 B
X (GPIO)P3[3] 32 1200 -2200 150 U 40 40 1 1 B
X VCCA 42 2200 -200 150 L 40 40 1 1 w
X VDDIO0 52 1600 2200 150 D 40 40 1 1 W
X P2[0](GPIO) 62 -400 2200 150 D 40 40 1 1 B
X (ConfigurableXRES,GPIO)P1[2] 13 -2200 -800 150 R 40 40 1 1 B
X (USBIO,D-,SWDCK)P15[7] 23 -600 -2200 150 U 40 40 1 1 B
X (GPIO)P3[4] 33 1400 -2200 150 U 40 40 1 1 B
X VSSA 43 2200 0 150 L 40 40 1 1 W
X P0[4](GPIO) 53 1400 2200 150 D 40 40 1 1 B
X P2[1](GPIO) 63 -600 2200 150 D 40 40 1 1 B
X (TDO,SWV,GPIO)P1[3] 14 -2200 -1000 150 R 40 40 1 1 B
X VDDD 24 -400 -2200 150 U 40 40 1 1 W
X (GPIO)P3[5] 34 1600 -2200 150 U 40 40 1 1 B
X VDDA 44 2200 200 150 L 40 40 1 1 W
X P0[5](GPIO) 54 1200 2200 150 D 40 40 1 1 B
X P2[2](GPIO) 64 -800 2200 150 D 40 40 1 1 B
X (TDI,GPIO)P1[4] 15 -2200 -1200 150 R 40 40 1 1 B
X VSSD 25 -200 -2200 150 U 40 40 1 1 W
X VDDIO3 35 2200 -1600 150 L 40 40 1 1 W
X VSSD 45 2200 400 150 L 40 40 1 1 W
X P0[6](GPIO,IDAC0) 55 1000 2200 150 D 40 40 1 1 B
X P2[3](GPIO,TRACECLK) 65 -1000 2200 150 D 40 40 1 1 B
X (NTRST,GPIO)P1[5] 16 -2200 -1400 150 R 40 40 1 1 B
X VCCD 26 0 -2200 150 U 40 40 1 1 w
X P3[6](GPIO) 36 2200 -1400 150 L 40 40 1 1 B
X P12[2](SIO) 46 2200 600 150 L 40 40 1 1 B
X P0[7](GPIO) 56 800 2200 150 D 40 40 1 1 B
X P2[4](GPIO,TRACEDATA[0]) 66 -1200 2200 150 D 40 40 1 1 B
X VDDIO1 17 -2200 -1600 150 R 40 40 1 1 W
X (MHZXTAL:XO,GPIO)P15[0] 27 200 -2200 150 U 40 40 1 1 B
X P3[7](GPIO) 37 2200 -1200 150 L 40 40 1 1 B
X P12[3](SIO) 47 2200 800 150 L 40 40 1 1 B
X VCCD 57 600 2200 150 D 40 40 1 1 w
X VDDIO2 67 -1400 2200 150 D 40 40 1 1 W
X (GPIO)P1[6] 18 -1600 -2200 150 U 40 40 1 1 B
X (MHZXTAL:XI,GPIO)P15[1] 28 400 -2200 150 U 40 40 1 1 B
X P12[0](SIO,12C1:SCL) 38 2200 -1000 150 L 40 40 1 1 B
X P0[0](GPIO) 48 2200 1000 150 L 40 40 1 1 B
X VSSD 58 400 2200 150 D 40 40 1 1 W
X P2[5](GPIO,TRACEDATA[1]) 68 -1600 2200 150 D 40 40 1 1 B
X (GPIO)P1[7] 19 -1400 -2200 150 U 40 40 1 1 B
X (GPIO)P3[0] 29 600 -2200 150 U 40 40 1 1 B
X P12[1](SIO,I2C1:SDA) 39 2200 -800 150 L 40 40 1 1 B
X P0[1](GPIO) 49 2200 1200 150 L 40 40 1 1 B
X VDDD 59 200 2200 150 D 40 40 1 1 W
X ~ EP -2200 -2200 0 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CY8C52xxAXI
#
DEF CY8C52xxAXI U 0 1 Y Y 1 F N
F0 "U" -50 50 40 H V L BNN
F1 "CY8C52xxAXI" -200 -100 40 H V L BNN
F2 "QFN-68" 0 0 30 H I C CIN
F3 "" -50 50 30 H V C CNN
ALIAS CY8C5287AXI-LP095
$FPLIST
 QFN-68
$ENDFPLIST
DRAW
T 900 1275 1825 40 0 0 0 /SAR0EXTREF)  Normal 0 C C
S -2050 2050 2050 -2050 0 1 10 N
X (TRACEDATA[1],GPIO)P2[5] 1 -2200 1200 150 R 40 40 1 1 B
X (TRACEDATA[2],GPIO)P2[6] 2 -2200 1100 150 R 40 40 1 1 B
X (TRACEDATA[3],GPIO)P2[7] 3 -2200 1000 150 R 40 40 1 1 B
X (I2C0:SCL,SIO)P12[4] 4 -2200 900 150 R 40 40 1 1 B
X (I2C0:SDA,SIO)P12[5] 5 -2200 800 150 R 40 40 1 1 B
X (GPIO)_P6[4] 6 -2200 700 150 R 40 40 1 1 B
X (GPIO)_P6[5] 7 -2200 600 150 R 40 40 1 1 B
X (GPIO)_P6[6] 8 -2200 500 150 R 40 40 1 1 B
X (GPIO)_P6[7] 9 -2200 400 150 R 40 40 1 1 B
X VSSB 10 -2200 300 150 R 40 40 1 1 W
X (TMS,SWDIO,GPIO)P1[0] 20 -2200 -700 150 R 40 40 1 1 B
X (SIO)P12[7] 30 -800 -2200 150 U 40 40 1 1 B
X NC 40 200 -2200 150 U 40 40 1 1 N
X VDDIO3 50 1200 -2200 150 U 40 40 1 1 W
X NC 60 2200 -300 150 L 40 40 1 1 N
X P4[1](GPIO) 70 2200 700 150 L 40 40 1 1 B
X P4[2](GPIO) 80 800 2200 150 D 40 40 1 1 B
X P6[1](GPIO) 90 -200 2200 150 D 40 40 1 1 B
X IND 11 -2200 200 150 R 40 40 1 1 P
X (TCK,SWDCK,GPIO)P1[1] 21 -2200 -800 150 R 40 40 1 1 B
X (GPIO)P5[4] 31 -700 -2200 150 U 40 40 1 1 B
X NC 41 300 -2200 150 U 40 40 1 1 N
X P3[6](GPIO,OPAMP1OUT) 51 2200 -1200 150 L 40 40 1 1 B
X NC 61 2200 -200 150 L 40 40 1 1 N
X P0[0](GPIO,OPAMP2OUT) 71 2200 800 150 L 40 40 1 1 B
X P4[3](GPIO) 81 700 2200 150 D 40 40 1 1 B
X P6[2](GPIO) 91 -300 2200 150 D 40 40 1 1 B
X VBOOST 12 -2200 100 150 R 40 40 1 1 P
X (Configurable~XRES~,GPIO)P1[2] 22 -2200 -900 150 R 40 40 1 1 B
X (GPIO)P5[5] 32 -600 -2200 150 U 40 40 1 1 B
X (MHZXTAL:XO,GPIO)P15[0] 42 400 -2200 150 U 40 40 1 1 B
X P3[7](GPIO,OPAMP3OUT) 52 2200 -1100 150 L 40 40 1 1 B
X NC 62 2200 -100 150 L 40 40 1 1 N
X P0[1](GPIO,OPAMP0OUT) 72 2200 900 150 L 40 40 1 1 W
X P4[4](GPIO) 82 600 2200 150 D 40 40 1 1 B
X P6[3](GPIO) 92 -400 2200 150 D 40 40 1 1 B
X VBAT 13 -2200 0 150 R 40 40 1 1 W
X (TDO,SWV,GPIO)P1[3] 23 -2200 -1000 150 R 40 40 1 1 B
X (GPIO)P5[6] 33 -500 -2200 150 U 40 40 1 1 B
X (MHZXTAL:XI,GPIO)P15[1] 43 500 -2200 150 U 40 40 1 1 B
X P12[0](SIO,I2C1:SCL) 53 2200 -1000 150 L 40 40 1 1 B
X VCCA 63 2200 0 150 L 40 40 1 1 w
X P0[2](GPIO,OPAMP0+/SAR1EXTREF) 73 2200 1000 150 L 40 40 1 1 B
X P4[5](GPIO) 83 500 2200 150 D 40 40 1 1 B
X P15[4](GPIO) 93 -500 2200 150 D 40 40 1 1 B
X VSSD 14 -2200 -100 150 R 40 40 1 1 W
X (TDI,GPIO)P1[4] 24 -2200 -1100 150 R 40 40 1 1 B
X (GPIO)P3[7] 34 -400 -2200 150 U 40 40 1 1 B
X (IDAC1,GPIO)P3[0] 44 600 -2200 150 U 40 40 1 1 B
X P12[1](SIO,I2C1:SDA) 54 2200 -900 150 L 40 40 1 1 B
X VSSA 64 2200 100 150 L 40 40 1 1 W
X P0[3](GPIO,OPAMP0-/EXTREF0) 74 2200 1100 150 L 40 40 1 1 B
X P4[6](GPIO) 84 400 2200 150 D 40 40 1 1 B
X P15[5](GPIO) 94 -600 2200 150 D 40 40 1 1 B
X ~XRES 15 -2200 -200 150 R 40 40 1 1 P
X (NTRST,GPIO)P1[5] 25 -2200 -1200 150 R 40 40 1 1 B
X (USBIO,D+,SWDIO)P15[6] 35 -300 -2200 150 U 40 40 1 1 B
X (IDAC3,GPIO)P3[1] 45 700 -2200 150 U 40 40 1 1 B
X P15[2](GPIO,KHZXTAL:XO) 55 2200 -800 150 L 40 40 1 1 B
X VDDA 65 2200 200 150 L 40 40 1 1 W
X VDDIO0 75 2200 1200 150 L 40 40 1 1 W
X P4[7](GPIO) 85 300 2200 150 D 40 40 1 1 B
X P2[0](GPIO) 95 -700 2200 150 D 40 40 1 1 B
X (GPIO)P5[0] 16 -2200 -300 150 R 40 40 1 1 B
X VDDIO1 26 -1200 -2200 150 U 40 40 1 1 W
X (USBIO,D-,SWDCK)P15[7] 36 -200 -2200 150 U 40 40 1 1 B
X (OPAMP3-/EXTREF1,GPIO)P3[2] 46 800 -2200 150 U 40 40 1 1 B
X P15[3](GPIO,KHZXTAL:XI) 56 2200 -700 150 L 40 40 1 1 B
X VSSD 66 2200 300 150 L 40 40 1 1 W
X P0[4](GPIO,OPAMP2+ 76 1200 2200 150 D 40 40 1 1 B
X VCCD 86 200 2200 150 D 40 40 1 1 w
X P2[1](GPIO) 96 -800 2200 150 D 40 40 1 1 B
X (GPIO)P5[1] 17 -2200 -400 150 R 40 40 1 1 B
X (GPIO)P[6] 27 -1100 -2200 150 U 40 40 1 1 B
X VDDD 37 -100 -2200 150 U 40 40 1 1 W
X (OPAMP3+,GPIO)P3[3] 47 900 -2200 150 U 40 40 1 1 B
X NC 57 2200 -600 150 L 40 40 1 1 N
X P12[2](SIO) 67 2200 400 150 L 40 40 1 1 B
X P0[5](GPIO,OPAMP2-) 77 1100 2200 150 D 40 40 1 1 B
X VSSD 87 100 2200 150 D 40 40 1 1 W
X P2[2](GPIO) 97 -900 2200 150 D 40 40 1 1 B
X (GPIO)P5[2] 18 -2200 -500 150 R 40 40 1 1 B
X (GPIO)P[7] 28 -1000 -2200 150 U 40 40 1 1 B
X VSSD 38 0 -2200 150 U 40 40 1 1 W
X (OPAMP1-,GPIO)P3[4] 48 1000 -2200 150 U 40 40 1 1 B
X NC 58 2200 -500 150 L 40 40 1 1 N
X P12[3](SIO) 68 2200 500 150 L 40 40 1 1 B
X P0[6](GPIO,IDAC0) 78 1000 2200 150 D 40 40 1 1 B
X VDDD 88 0 2200 150 D 40 40 1 1 W
X P2[3](GPIO,TRACECLK) 98 -1000 2200 150 D 40 40 1 1 B
X (GPIO)P5[3] 19 -2200 -600 150 R 40 40 1 1 B
X (SIO)P12[6] 29 -900 -2200 150 U 40 40 1 1 B
X VCCD 39 100 -2200 150 U 40 40 1 1 w
X (OPAMP1+,GPIO)P3[5] 49 1100 -2200 150 U 40 40 1 1 B
X NC 59 2200 -400 150 L 40 40 1 1 N
X P4[0](GPIO) 69 2200 600 150 L 40 40 1 1 B
X P0[7](GPIO,IDAC2) 79 900 2200 150 D 40 40 1 1 B
X P6[0](GPIO) 89 -100 2200 150 D 40 40 1 1 B
X P2[4](GPIO,TRACEDATA[0]) 99 -1100 2200 150 D 40 40 1 1 B
X VDDIO2 100 -1200 2200 150 D 40 40 1 1 W
ENDDRAW
ENDDEF
#
#End Library
