{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670802273721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670802273722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 17:44:33 2022 " "Processing started: Sun Dec 11 17:44:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670802273722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802273722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica3correccion -c practica3correccion " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica3correccion -c practica3correccion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802273722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670802273937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670802273937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file valores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valores-bhr " "Found design unit 1: valores-bhr" {  } { { "valores.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/valores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278925 ""} { "Info" "ISGN_ENTITY_NAME" "1 valores " "Found entity 1: valores" {  } { { "valores.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/valores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uapro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uapro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uapro-Beahvioral " "Found design unit 1: uapro-Beahvioral" {  } { { "uapro.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/uapro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278926 ""} { "Info" "ISGN_ENTITY_NAME" "1 uapro " "Found entity 1: uapro" {  } { { "uapro.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/uapro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registros-bhr " "Found design unit 1: registros-bhr" {  } { { "registros.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/registros.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278928 ""} { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/registros.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negativop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negativop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negativoP-Behavioral " "Found design unit 1: negativoP-Behavioral" {  } { { "negativoP.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/negativoP.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278929 ""} { "Info" "ISGN_ENTITY_NAME" "1 negativoP " "Found entity 1: negativoP" {  } { { "negativoP.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/negativoP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multP-Behavioral " "Found design unit 1: multP-Behavioral" {  } { { "multP.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/multP.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278930 ""} { "Info" "ISGN_ENTITY_NAME" "1 multP " "Found entity 1: multP" {  } { { "multP.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/multP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logicas-ArqLogicas " "Found design unit 1: Logicas-ArqLogicas" {  } { { "Logicas.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/Logicas.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278931 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logicas " "Found entity 1: Logicas" {  } { { "Logicas.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/Logicas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intermedio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file intermedio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intermedio-Behavioral " "Found design unit 1: intermedio-Behavioral" {  } { { "intermedio.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/intermedio.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278932 ""} { "Info" "ISGN_ENTITY_NAME" "1 intermedio " "Found entity 1: intermedio" {  } { { "intermedio.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/intermedio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-fAdd " "Found design unit 1: fullAdder-fAdd" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/fullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278933 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulla10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulla10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullA10b-fa10b " "Found design unit 1: fullA10b-fa10b" {  } { { "fullA10b.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/fullA10b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278934 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullA10b " "Found entity 1: fullA10b" {  } { { "fullA10b.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/fullA10b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalselection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finalselection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FinalSelection-bhr " "Found design unit 1: FinalSelection-bhr" {  } { { "FinalSelection.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/FinalSelection.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278935 ""} { "Info" "ISGN_ENTITY_NAME" "1 FinalSelection " "Found entity 1: FinalSelection" {  } { { "FinalSelection.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/FinalSelection.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecuaciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ecuaciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ecuaciones-bhr " "Found design unit 1: ecuaciones-bhr" {  } { { "ecuaciones.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ecuaciones.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278937 ""} { "Info" "ISGN_ENTITY_NAME" "1 ecuaciones " "Found entity 1: ecuaciones" {  } { { "ecuaciones.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ecuaciones.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorsito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorsito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisorsito-Behavioral " "Found design unit 1: Divisorsito-Behavioral" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/Divisorsito.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisorsito " "Found entity 1: Divisorsito" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/Divisorsito.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frecuencia_5Hz-Contador " "Found design unit 1: frecuencia_5Hz-Contador" {  } { { "divisor.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278939 ""} { "Info" "ISGN_ENTITY_NAME" "1 frecuencia_5Hz " "Found entity 1: frecuencia_5Hz" {  } { { "divisor.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-bhr " "Found design unit 1: display-bhr" {  } { { "display.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278940 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-bhr " "Found design unit 1: datapath-bhr" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278942 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convertidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convertidor-behaviour " "Found design unit 1: convertidor-behaviour" {  } { { "convertidor.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/convertidor.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278943 ""} { "Info" "ISGN_ENTITY_NAME" "1 convertidor " "Found entity 1: convertidor" {  } { { "convertidor.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/convertidor.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador8-Behavioral " "Found design unit 1: comparador8-Behavioral" {  } { { "comparador8.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278945 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador8 " "Found entity 1: comparador8" {  } { { "comparador8.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador4-Behavioral " "Found design unit 1: comparador4-Behavioral" {  } { { "comparador4.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278946 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador4 " "Found entity 1: comparador4" {  } { { "comparador4.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-Behavioral " "Found design unit 1: comparador16-Behavioral" {  } { { "comparador16.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278947 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "comparador16.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compara1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compara1-Behavioral " "Found design unit 1: compara1-Behavioral" {  } { { "compara1.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/compara1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278948 ""} { "Info" "ISGN_ENTITY_NAME" "1 compara1 " "Found entity 1: compara1" {  } { { "compara1.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/compara1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelshifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifters-shifters " "Found design unit 1: barrelShifters-shifters" {  } { { "barrelShifters.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/barrelShifters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278949 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifters " "Found entity 1: barrelShifters" {  } { { "barrelShifters.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/barrelShifters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhr " "Found design unit 1: ALU-bhr" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278950 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica3correccion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica3correccion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica3correccion " "Found entity 1: practica3correccion" {  } { { "practica3correccion.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/practica3correccion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670802278951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802278951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica3correccion " "Elaborating entity \"practica3correccion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670802278976 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "datapath inst " "Block or symbol \"datapath\" of instance \"inst\" overlaps another block or symbol" {  } { { "practica3correccion.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/practica3correccion.bdf" { { 200 184 384 344 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670802278976 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "convertidor inst1 " "Block or symbol \"convertidor\" of instance \"inst1\" overlaps another block or symbol" {  } { { "practica3correccion.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/practica3correccion.bdf" { { 160 488 688 272 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670802278976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst\"" {  } { { "practica3correccion.bdf" "inst" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/practica3correccion.bdf" { { 200 184 384 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802278977 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zflag datapath.vhd(37) " "Verilog HDL or VHDL warning at datapath.vhd(37): object \"zflag\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/datapath.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802278978 "|practica3correccion|datapath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ovflag datapath.vhd(37) " "Verilog HDL or VHDL warning at datapath.vhd(37): object \"ovflag\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/datapath.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802278978 "|practica3correccion|datapath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cflag datapath.vhd(37) " "Verilog HDL or VHDL warning at datapath.vhd(37): object \"cflag\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/datapath.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802278979 "|practica3correccion|datapath:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAR datapath.vhd(210) " "VHDL Process Statement warning at datapath.vhd(210): signal \"MAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/datapath.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670802278981 "|practica3correccion|datapath:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:inst\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"datapath:inst\|ALU:alu1\"" {  } { { "datapath.vhd" "alu1" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/datapath.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802278998 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_aux_2 ALU.vhd(18) " "VHDL Signal Declaration warning at ALU.vhd(18): used explicit default value for signal \"sel_aux_2\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670802278998 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_aux ALU.vhd(21) " "Verilog HDL or VHDL warning at ALU.vhd(21): object \"b_aux\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802278998 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_aux ALU.vhd(21) " "Verilog HDL or VHDL warning at ALU.vhd(21): object \"d_aux\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802278998 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_aux ALU.vhd(22) " "Verilog HDL or VHDL warning at ALU.vhd(22): object \"a_aux\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802278998 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z_aux ALU.vhd(23) " "VHDL Signal Declaration warning at ALU.vhd(23): used implicit default value for signal \"z_aux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670802278998 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_aux ALU.vhd(23) " "VHDL Signal Declaration warning at ALU.vhd(23): used implicit default value for signal \"s_aux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670802278998 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ov_aux ALU.vhd(23) " "VHDL Signal Declaration warning at ALU.vhd(23): used implicit default value for signal \"ov_aux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670802278998 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cf_aux ALU.vhd(23) " "VHDL Signal Declaration warning at ALU.vhd(23): used implicit default value for signal \"cf_aux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670802278998 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"cf_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670802278999 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"z_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670802278999 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ov_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"ov_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670802278999 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"s_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670802278999 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gtt_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"gtt_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670802278999 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eqq_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"eqq_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670802278999 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ltt_aux ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"ltt_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670802278999 "|practica3correccion|datapath:inst|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uapro datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica " "Elaborating entity \"uapro\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\"" {  } { { "ALU.vhd" "unidad_aritmetica" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279005 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "auxC4 uapro.vhd(31) " "VHDL Signal Declaration warning at uapro.vhd(31): used explicit default value for signal \"auxC4\" because signal was never assigned a value" {  } { { "uapro.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/uapro.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670802279005 "|practica3correccion|datapath:inst|ALU:alu1|uapro:unidad_aritmetica"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxx uapro.vhd(35) " "Verilog HDL or VHDL warning at uapro.vhd(35): object \"auxx\" assigned a value but never read" {  } { { "uapro.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/uapro.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802279005 "|practica3correccion|datapath:inst|ALU:alu1|uapro:unidad_aritmetica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullA10b datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma " "Elaborating entity \"fullA10b\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\"" {  } { { "uapro.vhd" "suma" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/uapro.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279011 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Si\[15\] fullA10b.vhd(9) " "Using initial value X (don't care) for net \"Si\[15\]\" at fullA10b.vhd(9)" {  } { { "fullA10b.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/fullA10b.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802279013 "|practica3correccion|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|fullAdder:s0 " "Elaborating entity \"fullAdder\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|fullAdder:s0\"" {  } { { "fullA10b.vhd" "s0" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/fullA10b.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negativoP datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|negativoP:negativo " "Elaborating entity \"negativoP\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|negativoP:negativo\"" {  } { { "fullA10b.vhd" "negativo" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/fullA10b.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multP datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|multP:mult " "Elaborating entity \"multP\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|multP:mult\"" {  } { { "uapro.vhd" "mult" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/uapro.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sfmm multP.vhd(19) " "Verilog HDL or VHDL warning at multP.vhd(19): object \"Sfmm\" assigned a value but never read" {  } { { "multP.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/multP.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802279034 "|practica3correccion|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisorsito datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|Divisorsito:divi " "Elaborating entity \"Divisorsito\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|Divisorsito:divi\"" {  } { { "uapro.vhd" "divi" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/uapro.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279072 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Divisorsito.vhd(40) " "VHDL warning at Divisorsito.vhd(40): comparison between unequal length operands always returns FALSE" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/Divisorsito.vhd" 40 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802279073 "|practica3correccion|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aS Divisorsito.vhd(57) " "VHDL Process Statement warning at Divisorsito.vhd(57): signal \"aS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/Divisorsito.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670802279074 "|practica3correccion|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bS Divisorsito.vhd(57) " "VHDL Process Statement warning at Divisorsito.vhd(57): signal \"bS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/Divisorsito.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670802279074 "|practica3correccion|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logicas datapath:inst\|ALU:alu1\|Logicas:unidad_logica " "Elaborating entity \"Logicas\" for hierarchy \"datapath:inst\|ALU:alu1\|Logicas:unidad_logica\"" {  } { { "ALU.vhd" "unidad_logica" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifters datapath:inst\|ALU:alu1\|barrelShifters:barrel_shifters " "Elaborating entity \"barrelShifters\" for hierarchy \"datapath:inst\|ALU:alu1\|barrelShifters:barrel_shifters\"" {  } { { "ALU.vhd" "barrel_shifters" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador16 datapath:inst\|ALU:alu1\|comparador16:comparador " "Elaborating entity \"comparador16\" for hierarchy \"datapath:inst\|ALU:alu1\|comparador16:comparador\"" {  } { { "ALU.vhd" "comparador" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/ALU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279092 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eqs comparador16.vhd(13) " "Verilog HDL or VHDL warning at comparador16.vhd(13): object \"eqs\" assigned a value but never read" {  } { { "comparador16.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador16.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802279092 "|practica3correccion|datapath:inst|ALU:alu1|comparador16:comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador8 datapath:inst\|ALU:alu1\|comparador16:comparador\|comparador8:comp0 " "Elaborating entity \"comparador8\" for hierarchy \"datapath:inst\|ALU:alu1\|comparador16:comparador\|comparador8:comp0\"" {  } { { "comparador16.vhd" "comp0" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador16.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eqs comparador8.vhd(13) " "Verilog HDL or VHDL warning at comparador8.vhd(13): object \"eqs\" assigned a value but never read" {  } { { "comparador8.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador8.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802279096 "|practica3correccion|datapath:inst|ALU:alu1|comparador16:comparador|comparador8:comp0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador4 datapath:inst\|ALU:alu1\|comparador16:comparador\|comparador8:comp0\|comparador4:comp0 " "Elaborating entity \"comparador4\" for hierarchy \"datapath:inst\|ALU:alu1\|comparador16:comparador\|comparador8:comp0\|comparador4:comp0\"" {  } { { "comparador8.vhd" "comp0" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador8.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eqs comparador4.vhd(12) " "Verilog HDL or VHDL warning at comparador4.vhd(12): object \"eqs\" assigned a value but never read" {  } { { "comparador4.vhd" "" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador4.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670802279099 "|practica3correccion|datapath:inst|ALU:alu1|comparador16:comparador|comparador8:comp0|comparador4:comp0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara1 datapath:inst\|ALU:alu1\|comparador16:comparador\|comparador8:comp0\|comparador4:comp0\|compara1:comp0 " "Elaborating entity \"compara1\" for hierarchy \"datapath:inst\|ALU:alu1\|comparador16:comparador\|comparador8:comp0\|comparador4:comp0\|compara1:comp0\"" {  } { { "comparador4.vhd" "comp0" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/comparador4.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frecuencia_5Hz frecuencia_5Hz:inst3 " "Elaborating entity \"frecuencia_5Hz\" for hierarchy \"frecuencia_5Hz:inst3\"" {  } { { "practica3correccion.bdf" "inst3" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/practica3correccion.bdf" { { 400 -8 128 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "practica3correccion.bdf" "inst2" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/practica3correccion.bdf" { { 160 800 944 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertidor convertidor:inst1 " "Elaborating entity \"convertidor\" for hierarchy \"convertidor:inst1\"" {  } { { "practica3correccion.bdf" "inst1" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/practica3correccion.bdf" { { 160 488 688 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802279122 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:inst\|reggy " "RAM logic \"datapath:inst\|reggy\" is uninferred due to inappropriate RAM size" {  } { { "datapath.vhd" "reggy" { Text "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/datapath.vhd" 36 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670802279417 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670802279417 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[7\] GND " "Pin \"ins\[7\]\" is stuck at GND" {  } { { "practica3correccion.bdf" "" { Schematic "C:/Users/Iljim/Desktop/Arqui/ArquitecturaComputadoras/Practica3CorregidaPorqueLoQueHizoErikLoJodio/practica3correccion.bdf" { { 272 384 560 288 "ins\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670802280398 "|practica3correccion|ins[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670802280398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670802280456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670802281927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670802281927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1545 " "Implemented 1545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670802281992 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670802281992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1485 " "Implemented 1485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670802281992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670802281992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670802282006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 17:44:42 2022 " "Processing ended: Sun Dec 11 17:44:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670802282006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670802282006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670802282006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670802282006 ""}
