# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_processor_time_synth.v" \
"../../../../../project_1.srcs/sources_1/imports/memory_model/mem_model.v" \
"../../../../../project_1.srcs/sources_1/imports/memory_model/mem_prog.v" \
"../../../../../project_1.srcs/sim_1/new/tb_processor.v" \

# Do not sort compile order
nosort
