# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do CEG_3156_Lab3_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlib core
# ** Warning: (vlib-34) Library already exists at "core".
# 
# vmap core core
# Modifying modelsim.ini
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/OneBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/nto2nDecoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nto2nDecoder
# -- Compiling architecture struct of nto2nDecoder
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/mux81n.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux81
# -- Compiling architecture rtl of mux81
# -- Compiling entity mux81n
# -- Compiling architecture rtl of mux81n
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/mux41n.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture rtl of mux41
# -- Compiling entity mux41n
# -- Compiling architecture rtl of mux41n
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/mux21n.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture rtl of mux21
# -- Compiling entity mux21n
# -- Compiling architecture rtl of mux21n
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/core_utils.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package core_utils
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/cmp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cmp_1
# -- Compiling architecture struct of cmp_1
# -- Compiling entity cmp
# -- Compiling architecture struct of cmp
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/adder_nbit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fadder
# -- Compiling architecture rtl of fadder
# -- Compiling entity adder_nbit
# -- Compiling architecture rtl of adder_nbit
# vlib pipeline
# ** Warning: (vlib-34) Library already exists at "pipeline".
# 
# vmap pipeline pipeline
# Modifying modelsim.ini
# vcom -93 -work pipeline {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/pipeline/pipeline_pack.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package pipeline_pack
# vlib processor
# ** Warning: (vlib-34) Library already exists at "processor".
# 
# vmap processor processor
# Modifying modelsim.ini
# vcom -93 -work processor {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/processor/hazardDetectionUnit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HazardDetectionUnit
# -- Compiling architecture structural of HazardDetectionUnit
# vcom -93 -work processor {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/processor/controlUnitALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnitALU
# -- Compiling architecture struct of controlUnitALU
# vcom -93 -work processor {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/processor/controlUnit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnit
# -- Compiling architecture struct of controlUnit
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/rom_unregistered.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_unregistered
# -- Compiling architecture SYN of rom_unregistered
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/ram_en_unreg2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram_en_unreg2
# -- Compiling architecture SYN of ram_en_unreg2
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/DispController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DispController
# -- Compiling architecture behave of DispController
# vcom -93 -work processor {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/processor/processor_pack.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package processor_pack
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/uniShiftReg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_utils
# -- Compiling entity uniShiftReg
# -- Compiling architecture rtl of uniShiftReg
# vcom -93 -work core {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/core/nBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_utils
# -- Compiling entity nBitComparator
# -- Compiling architecture rtl of nBitComparator
# vcom -93 -work pipeline {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/pipeline/MemWBRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_utils
# -- Compiling entity MEMWBRegister
# -- Compiling architecture rtl of MEMWBRegister
# vcom -93 -work pipeline {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/pipeline/IDIFRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_utils
# -- Compiling entity IDIFRegister
# -- Compiling architecture rtl of IDIFRegister
# vcom -93 -work pipeline {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/pipeline/IDEXRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_utils
# -- Compiling entity IDEXRegister
# -- Compiling architecture rtl of IDEXRegister
# vcom -93 -work pipeline {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/pipeline/EXMemRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_utils
# -- Compiling entity EXMemRegister
# -- Compiling architecture rtl of EXMemRegister
# vcom -93 -work processor {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/processor/registerFile.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_utils
# -- Compiling entity registerFile
# -- Compiling architecture rtl of registerFile
# vcom -93 -work processor {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/processor/nBitALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_utils
# -- Compiling entity nBitALU
# -- Compiling architecture struct of nBitALU
# vcom -93 -work processor {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/processor/forwardingUnit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_utils
# -- Compiling entity forwardingUnit
# -- Compiling architecture rtl of forwardingUnit
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_utils
# -- Loading package pipeline_pack
# -- Loading package processor_pack
# -- Loading package LPM_COMPONENTS
# -- Compiling entity singleCycleProcessor
# -- Compiling architecture rtl of singleCycleProcessor
# ** Warning: X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor.vhd(151): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# 
# 
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor_testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_utils
# -- Loading package pipeline_pack
# -- Loading package processor_pack
# -- Loading package LPM_COMPONENTS
# -- Loading entity singleCycleProcessor
# -- Compiling entity singleCycleProcessor_testbench
# -- Compiling architecture testbench of singleCycleProcessor_testbench
# ** Warning: [4] X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor_testbench.vhd(13): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor_testbench.vhd(105): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -L core -L pipeline -L processor -voptargs="+acc"  TestBench
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -L core -L pipeline -L processor -voptargs=\"+acc\" -t 1ps TestBench 
# ** Error: (vsim-3170) Could not find 'X:/School/Year 5/Computer Systems Design/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/rtl_work.TestBench'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./CEG_3156_Lab3_run_msim_rtl_vhdl.do PAUSED at line 44
# A time value could not be extracted from the current line
vsim work.singlecycleprocessor_testbench(testbench)
# vsim work.singlecycleprocessor_testbench(testbench) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading core.core_utils
# Loading pipeline.pipeline_pack
# Loading processor.processor_pack
# Loading lpm.lpm_components
# Loading work.singlecycleprocessor_testbench(testbench)
# Loading work.singlecycleprocessor(rtl)
# Loading core.unishiftreg(rtl)
# Loading core.mux41(rtl)
# Loading core.enardff_2(rtl)
# Loading core.adder_nbit(rtl)
# Loading core.fadder(rtl)
# Loading core.mux21n(rtl)
# Loading core.mux21(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.rom_unregistered(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading processor.hazarddetectionunit(structural)
# Loading pipeline.idifregister(rtl)
# Loading processor.registerfile(rtl)
# Loading ieee.numeric_std(body)
# Loading core.nto2ndecoder(struct)
# Loading core.mux81n(rtl)
# Loading core.mux81(rtl)
# Loading processor.controlunit(struct)
# Loading pipeline.idexregister(rtl)
# Loading processor.controlunitalu(struct)
# Loading processor.nbitalu(struct)
# Loading core.nbitcomparator(rtl)
# Loading core.onebitcomparator(rtl)
# Loading core.mux41n(rtl)
# Loading processor.forwardingunit(rtl)
# Loading core.cmp(struct)
# Loading core.cmp_1(struct)
# Loading pipeline.exmemregister(rtl)
# Loading work.ram_en_unreg2(syn)
# Loading pipeline.memwbregister(rtl)
# Loading work.dispcontroller(behave)
# ** Warning: Design size of 675 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /singlecycleprocessor_testbench/uut/dataMem/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /singlecycleprocessor_testbench/uut/registers/decoder
restart
# ** Warning: Design size of 642 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/singlecycleprocessor_testbench/int_clk1 \
sim:/singlecycleprocessor_testbench/int_clk2 \
sim:/singlecycleprocessor_testbench/int_GClk \
sim:/singlecycleprocessor_testbench/int_GReset \
sim:/singlecycleprocessor_testbench/int_BranchOut \
sim:/singlecycleprocessor_testbench/int_ZeroOut \
sim:/singlecycleprocessor_testbench/int_MemWriteOut \
sim:/singlecycleprocessor_testbench/int_RegWriteOut \
sim:/singlecycleprocessor_testbench/int_valueSel \
sim:/singlecycleprocessor_testbench/int_muxOut \
sim:/singlecycleprocessor_testbench/int_instructionOut \
sim:/singlecycleprocessor_testbench/sim_end \
sim:/singlecycleprocessor_testbench/period
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: legio  Hostname: PCPCPCPCPCPCPC  ProcessID: 10920
# 
#           Attempting to use alternate WLF file "./wlftfxmb8d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftfxmb8d
# 
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /singlecycleprocessor_testbench/uut/dataMem/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /singlecycleprocessor_testbench/uut/registers/decoder
# A time value could not be extracted from the current line
add wave -position insertpoint  \
sim:/singlecycleprocessor_testbench/uut/IDIF/in_instruction
add wave -position insertpoint sim:/singlecycleprocessor_testbench/uut/IDEX/rd/*
add wave -position insertpoint sim:/singlecycleprocessor_testbench/uut/IDEX/rt/*
add wave -position insertpoint sim:/singlecycleprocessor_testbench/uut/IDEX/rs/*
add wave -position insertpoint  \
sim:/singlecycleprocessor_testbench/uut/IDEX/out_regRs
add wave -position insertpoint  \
sim:/singlecycleprocessor_testbench/uut/IDEX/out_regRt
add wave -position insertpoint  \
sim:/singlecycleprocessor_testbench/uut/IDEX/out_regRd
restart
# ** Warning: Design size of 642 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /singlecycleprocessor_testbench/uut/dataMem/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /singlecycleprocessor_testbench/uut/registers/decoder
run
restart
# ** Warning: Design size of 642 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /singlecycleprocessor_testbench/uut/dataMem/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /singlecycleprocessor_testbench/uut/registers/decoder
restart
# ** Warning: Design size of 642 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /singlecycleprocessor_testbench/uut/dataMem/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /singlecycleprocessor_testbench/uut/registers/decoder
