$date
	Wed May 08 22:34:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module wb $end
$var wire 2 ! s [1:0] $end
$var wire 1 " e $end
$var wire 1 # d $end
$var wire 1 $ c $end
$var wire 1 % b $end
$var wire 1 & a $end
$scope module dut $end
$var wire 2 ' s [1:0] $end
$var wire 1 # d $end
$var wire 1 $ c $end
$var wire 1 % b $end
$var wire 1 & a $end
$var reg 1 " e $end
$upscope $end
$scope module tb $end
$var wire 1 " e $end
$var reg 1 & a $end
$var reg 1 % b $end
$var reg 1 $ c $end
$var reg 1 # d $end
$var reg 2 ( s [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
0&
1%
0$
1#
0"
b0 !
$end
#5
1"
b1 !
b1 '
b1 (
#10
0"
b10 !
b10 '
b10 (
#15
1"
b11 !
b11 '
b11 (
#20
