# SystemVerilog_Demo
A hub for myself to record the learning of SV
