# FIRRTL to Verilog

## Usage

```
sbt "runMain FirrtlToVerilog <filename>"
```

For the simplicity, we omitted randomization logic in the output verilog code.

(https://github.com/chipsalliance/chisel3/issues/1444)
