<profile>

<section name = "Vivado HLS Report for 'operator_double_div7'" level="0">
<item name = "Date">Fri Aug 31 15:30:13 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">operator_double_div</item>
<item name = "Solution">div7</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">2.50</item>
<item name = "Clock uncertainty (ns)">0.31</item>
<item name = "Estimated clock period (ns)">3.024</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">68, 68, 68, 68, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_lut_div7_chunk_fu_146">lut_div7_chunk, 1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 459</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 1058, 913</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 333</column>
<column name="Register">-, -, 441, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_lut_div7_chunk_fu_146">lut_div7_chunk, 0, 0, 14, 39</column>
<column name="operator_double_dbkb_U9">operator_double_dbkb, 0, 0, 522, 437</column>
<column name="operator_double_dcud_U10">operator_double_dcud, 0, 0, 522, 437</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="shift_V_1_fu_244_p2">+, 0, 0, 18, 2, 11</column>
<column name="xf_V_8_fu_373_p2">+, 0, 0, 63, 2, 56</column>
<column name="new_exp_V_fu_253_p2">-, 0, 0, 18, 11, 11</column>
<column name="shift_V_fu_239_p2">-, 0, 0, 18, 1, 11</column>
<column name="sel_tmp3_fu_267_p2">and, 0, 0, 6, 1, 1</column>
<column name="sel_tmp7_fu_290_p2">and, 0, 0, 6, 1, 1</column>
<column name="icmp_fu_216_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="tmp_1_fu_249_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_2_fu_302_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="tmp_3_fu_229_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="tmp_4_fu_234_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_fu_200_p2">icmp, 0, 0, 29, 52, 52</column>
<column name="sel_tmp2_demorgan_fu_257_p2">or, 0, 0, 6, 1, 1</column>
<column name="tmp_6_fu_315_p2">or, 0, 0, 6, 1, 1</column>
<column name="p_Repl2_1_fu_321_p3">select, 0, 0, 11, 1, 11</column>
<column name="p_Repl2_s_fu_666_p3">select, 0, 0, 52, 1, 52</column>
<column name="p_s_fu_307_p3">select, 0, 0, 2, 1, 2</column>
<column name="shift_V_2_fu_272_p3">select, 0, 0, 11, 1, 11</column>
<column name="shift_V_3_fu_278_p3">select, 0, 0, 11, 1, 1</column>
<column name="shift_V_4_fu_295_p3">select, 0, 0, 11, 1, 11</column>
<column name="shift_V_cast_cast_fu_222_p3">select, 0, 0, 2, 1, 2</column>
<column name="xf_V_5_fu_367_p3">select, 0, 0, 56, 1, 56</column>
<column name="xf_V_7_fu_352_p3">select, 0, 0, 56, 1, 56</column>
<column name="sel_tmp2_fu_261_p2">xor, 0, 0, 6, 1, 2</column>
<column name="sel_tmp6_fu_285_p2">xor, 0, 0, 6, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">221, 51, 1, 51</column>
<column name="grp_lut_div7_chunk_fu_146_d_V">97, 20, 3, 60</column>
<column name="grp_lut_div7_chunk_fu_146_r_in_V">15, 3, 3, 9</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">50, 0, 50, 0</column>
<column name="call_ret10_i_i_reg_936_0">3, 0, 3, 0</column>
<column name="call_ret11_i_i_reg_941_0">3, 0, 3, 0</column>
<column name="call_ret12_i_i_reg_946_0">3, 0, 3, 0</column>
<column name="call_ret13_i_i_reg_951_0">3, 0, 3, 0</column>
<column name="call_ret14_i_i_reg_956_0">3, 0, 3, 0</column>
<column name="call_ret15_i_i_reg_961_0">3, 0, 3, 0</column>
<column name="call_ret16_i_i_reg_966_0">3, 0, 3, 0</column>
<column name="call_ret17_i_i_reg_971_0">3, 0, 3, 0</column>
<column name="call_ret18_i_i_reg_976_0">3, 0, 3, 0</column>
<column name="call_ret2_i_i_reg_896_0">3, 0, 3, 0</column>
<column name="call_ret3_i_i_reg_901_0">3, 0, 3, 0</column>
<column name="call_ret4_i_i_reg_906_0">3, 0, 3, 0</column>
<column name="call_ret5_i_i_reg_911_0">3, 0, 3, 0</column>
<column name="call_ret6_i_i_reg_916_0">3, 0, 3, 0</column>
<column name="call_ret7_i_i_reg_921_0">3, 0, 3, 0</column>
<column name="call_ret8_i_i_reg_926_0">3, 0, 3, 0</column>
<column name="call_ret9_i_i_reg_931_0">3, 0, 3, 0</column>
<column name="d_chunk_V_10_reg_846">3, 0, 3, 0</column>
<column name="d_chunk_V_11_reg_851">3, 0, 3, 0</column>
<column name="d_chunk_V_12_reg_856">3, 0, 3, 0</column>
<column name="d_chunk_V_13_reg_861">3, 0, 3, 0</column>
<column name="d_chunk_V_14_reg_866">3, 0, 3, 0</column>
<column name="d_chunk_V_15_reg_871">3, 0, 3, 0</column>
<column name="d_chunk_V_16_reg_876">3, 0, 3, 0</column>
<column name="d_chunk_V_17_reg_881">3, 0, 3, 0</column>
<column name="d_chunk_V_18_reg_886">3, 0, 3, 0</column>
<column name="d_chunk_V_1_reg_801">3, 0, 3, 0</column>
<column name="d_chunk_V_2_reg_806">3, 0, 3, 0</column>
<column name="d_chunk_V_3_reg_811">3, 0, 3, 0</column>
<column name="d_chunk_V_4_reg_816">3, 0, 3, 0</column>
<column name="d_chunk_V_5_reg_821">3, 0, 3, 0</column>
<column name="d_chunk_V_6_reg_826">3, 0, 3, 0</column>
<column name="d_chunk_V_7_reg_831">3, 0, 3, 0</column>
<column name="d_chunk_V_8_reg_836">3, 0, 3, 0</column>
<column name="d_chunk_V_9_reg_841">3, 0, 3, 0</column>
<column name="d_chunk_V_reg_891">2, 0, 3, 1</column>
<column name="grp_lut_div7_chunk_fu_146_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_reg_712">1, 0, 1, 0</column>
<column name="new_exp_V_1_reg_689">11, 0, 11, 0</column>
<column name="new_mant_V_1_reg_700">52, 0, 52, 0</column>
<column name="p_Repl2_1_reg_760">11, 0, 11, 0</column>
<column name="p_Repl2_2_reg_684">1, 0, 1, 0</column>
<column name="p_Result_i_i_reg_796">2, 0, 2, 0</column>
<column name="r_V_20_reg_780">52, 0, 52, 0</column>
<column name="r_V_21_reg_785">56, 0, 56, 0</column>
<column name="reg_169">3, 0, 3, 0</column>
<column name="shift_V_1_reg_744">11, 0, 11, 0</column>
<column name="shift_V_4_reg_749">11, 0, 11, 0</column>
<column name="shift_V_cast_cast_reg_718">1, 0, 11, 10</column>
<column name="shift_V_reg_739">11, 0, 11, 0</column>
<column name="tmp_2_reg_755">1, 0, 1, 0</column>
<column name="tmp_3_reg_725">1, 0, 1, 0</column>
<column name="tmp_4_reg_733">1, 0, 1, 0</column>
<column name="tmp_reg_707">1, 0, 1, 0</column>
<column name="xf_V_7_reg_790">56, 0, 56, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, operator_double_div7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, operator_double_div7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, operator_double_div7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, operator_double_div7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, operator_double_div7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, operator_double_div7, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, operator_double_div7, return value</column>
<column name="in_r">in, 64, ap_none, in_r, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.02</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'d_chunk.V', test.cpp:616->test.cpp:677->test.cpp:721">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret1_i_i', test.cpp:617->test.cpp:677->test.cpp:721">call, 3.02, 3.02, -, -, -, -, -, -, -, -, -, lut_div7_chunk, -</column>
</table>
</item>
</section>
</profile>
