// §31.7: Enabling timing checks with conditioned events

#include <gtest/gtest.h>
#include <string>
#include "common/arena.h"
#include "common/diagnostic.h"
#include "common/source_mgr.h"
#include "elaboration/elaborator.h"
#include "elaboration/rtlir.h"
#include "lexer/lexer.h"
#include "parser/parser.h"

using namespace delta;

struct ElabA70503Fixture {
  SourceManager mgr;
  Arena arena;
  DiagEngine diag{mgr};
  bool has_errors = false;
};

static RtlirDesign *ElaborateSrc(const std::string &src, ElabA70503Fixture &f) {
  auto fid = f.mgr.AddFile("<test>", src);
  Lexer lexer(f.mgr.FileContent(fid), fid, f.diag);
  Parser parser(lexer, f.arena, f.diag);
  auto *cu = parser.Parse();
  Elaborator elab(f.arena, f.diag, cu);
  auto *design = elab.Elaborate(cu->modules.back()->name);
  f.has_errors = f.diag.HasErrors();
  return design;
}

namespace {

// =============================================================================
// A.7.5.3 Elab — timing_check_condition with &&&
// =============================================================================
// &&& bare condition elaborates
TEST(ElabA70503, TimingCheckConditionBareElaborates) {
  ElabA70503Fixture f;
  auto *design = ElaborateSrc(
      "module m;\n"
      "  specify\n"
      "    $setup(data &&& en, posedge clk, 10);\n"
      "  endspecify\n"
      "endmodule\n",
      f);
  ASSERT_NE(design, nullptr);
  EXPECT_FALSE(f.has_errors);
}

// &&& with parenthesized scalar_timing_check_condition elaborates
TEST(ElabA70503, TimingCheckConditionParenthesizedElaborates) {
  ElabA70503Fixture f;
  auto *design = ElaborateSrc(
      "module m;\n"
      "  specify\n"
      "    $setup(data &&& (en == 1'b1), posedge clk, 10);\n"
      "  endspecify\n"
      "endmodule\n",
      f);
  ASSERT_NE(design, nullptr);
  EXPECT_FALSE(f.has_errors);
}

// &&& with negation elaborates
TEST(ElabA70503, TimingCheckConditionNegationElaborates) {
  ElabA70503Fixture f;
  auto *design = ElaborateSrc(
      "module m;\n"
      "  specify\n"
      "    $setup(data &&& ~reset, posedge clk, 10);\n"
      "  endspecify\n"
      "endmodule\n",
      f);
  ASSERT_NE(design, nullptr);
  EXPECT_FALSE(f.has_errors);
}

// &&& on both ref and data events elaborates
TEST(ElabA70503, ConditionBothEventsElaborates) {
  ElabA70503Fixture f;
  auto *design = ElaborateSrc(
      "module m;\n"
      "  specify\n"
      "    $hold(posedge clk &&& en, data &&& reset, 5);\n"
      "  endspecify\n"
      "endmodule\n",
      f);
  ASSERT_NE(design, nullptr);
  EXPECT_FALSE(f.has_errors);
}

// $width with controlled_timing_check_event and condition elaborates
TEST(ElabA70503, ControlledTimingCheckEventWidthCondElaborates) {
  ElabA70503Fixture f;
  auto *design = ElaborateSrc(
      "module m;\n"
      "  specify\n"
      "    $width(negedge rst &&& en, 20);\n"
      "  endspecify\n"
      "endmodule\n",
      f);
  ASSERT_NE(design, nullptr);
  EXPECT_FALSE(f.has_errors);
}

// =============================================================================
// A.7.5.3 Elab — combined edge + terminal range + condition
// =============================================================================
// Full combination: edge + bit-select terminal + &&& condition elaborates
TEST(ElabA70503, FullCombinationElaborates) {
  ElabA70503Fixture f;
  auto *design = ElaborateSrc(
      "module m;\n"
      "  specify\n"
      "    $hold(posedge clk &&& en, data[0] &&& reset, 5);\n"
      "  endspecify\n"
      "endmodule\n",
      f);
  ASSERT_NE(design, nullptr);
  EXPECT_FALSE(f.has_errors);
}

}  // namespace
