WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAg branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 3730097 heartbeat IPC: 2.681 cumulative IPC: 2.016 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 8471468 heartbeat IPC: 2.109 cumulative IPC: 2.077 (Simulation time: 00 hr 03 min 27 sec)
Simulation finished CPU 0 instructions: 20000001 cycles: 9540978 cumulative IPC: 2.096 (Simulation time: 00 hr 04 min 20 sec)
Simulation complete CPU 0 instructions: 20000001 cycles: 9540978 cumulative IPC: 2.096 (Simulation time: 00 hr 04 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/648.exchange2_s-387B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.096 instructions: 20000001 cycles: 9540978
CPU 0 Branch Prediction Accuracy: 94.6% MPKI: 8.727 Average ROB Occupancy at Mispredict: 29.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.434
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.29
BRANCH_DIRECT_CALL: 0.0041
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0041

LLC TOTAL        ACCESS:       1102 HIT:          0 MISS:       1102
LLC LOAD         ACCESS:        975 HIT:          0 MISS:        975
LLC RFO          ACCESS:        101 HIT:          0 MISS:        101
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         26 HIT:          0 MISS:         26
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 105.6 cycles
cpu0_DTLB TOTAL        ACCESS:    4372237 HIT:    4372201 MISS:         36
cpu0_DTLB LOAD         ACCESS:    4372237 HIT:    4372201 MISS:         36
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 138 cycles
cpu0_ITLB TOTAL        ACCESS:     478975 HIT:     478926 MISS:         49
cpu0_ITLB LOAD         ACCESS:     478975 HIT:     478926 MISS:         49
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 161.2 cycles
cpu0_L1D TOTAL        ACCESS:    5764187 HIT:    5763172 MISS:       1015
cpu0_L1D LOAD         ACCESS:    3117727 HIT:    3117585 MISS:        142
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2646422 HIT:    2645575 MISS:        847
cpu0_L1D TRANSLATION  ACCESS:         38 HIT:         12 MISS:         26
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 22.38 cycles
cpu0_L1I TOTAL        ACCESS:     589102 HIT:     576087 MISS:      13015
cpu0_L1I LOAD         ACCESS:     589102 HIT:     576087 MISS:      13015
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.1 cycles
cpu0_L2C TOTAL        ACCESS:       6608 HIT:       5506 MISS:       1102
cpu0_L2C LOAD         ACCESS:       6481 HIT:       5506 MISS:        975
cpu0_L2C RFO          ACCESS:        101 HIT:          0 MISS:        101
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         26 HIT:          0 MISS:         26
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 126.6 cycles
cpu0_STLB TOTAL        ACCESS:         37 HIT:          0 MISS:         37
cpu0_STLB LOAD         ACCESS:         37 HIT:          0 MISS:         37
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 343.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        788
  ROW_BUFFER_MISS:        314
 AVG DBUS CONGESTED CYCLE: 3.897
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
