// Seed: 4183203980
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  supply1 id_3;
  assign id_3 = 1;
endmodule
module module_1;
  always $display(1);
  final begin : LABEL_0
  end
  wire id_1, id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_21;
  always id_15 = "";
  nor primCall (
      id_16,
      id_14,
      id_10,
      id_9,
      id_11,
      id_19,
      id_12,
      id_1,
      id_17,
      id_15,
      id_4,
      id_3,
      id_20,
      id_8,
      id_13,
      id_21,
      id_7
  );
  module_0 modCall_1 (
      id_21,
      id_16
  );
endmodule
