<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>ov5640_hdmi_design_hdmi_trans_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hdmi_tx_clk_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hdmi_tx_clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_N.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_N.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_N.CLK_DOMAIN">ov5640_hdmi_design_hdmi_trans_0_0_hdmi_tx_clk_n</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_N.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_N.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hdmi_tx_clk_p</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hdmi_tx_clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_P.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_P.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_P.CLK_DOMAIN">ov5640_hdmi_design_hdmi_trans_0_0_hdmi_tx_clk_p</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_P.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_P.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.HDMI_TX_CLK_P.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>hdmi_trans</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 18 20:48:31 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:68f6d47c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ov5640_hdmi_design_hdmi_trans_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 18 20:48:31 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:68f6d47c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>hdmi_trans</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 18 20:48:31 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:03262759</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ov5640_hdmi_design_hdmi_trans_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 18 20:48:31 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:03262759</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk1x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk5x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>image_rgb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>de</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_clk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_r_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_r_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_g_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_g_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_b_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_b_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/2679/encode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2679/parallel_to_serial.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2679/hdmi_trans.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/ov5640_hdmi_design_hdmi_trans_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/2679/encode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2679/parallel_to_serial.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2679/hdmi_trans.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/ov5640_hdmi_design_hdmi_trans_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>hdmi_trans_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ov5640_hdmi_design_hdmi_trans_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>hdmi_trans_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dcfb3a_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302dfe22_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622b107b_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a90883_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b485d3_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c50b2db_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309292c1_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d145a4_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2932547c_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77285d5b_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f640235_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35915bc2_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7505abb3_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e967a04_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56221dcd_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7053ef6c_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f683099_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcb5bdc_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6789fdb3_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e924d1e_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604584c9_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a253a0_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751269d4_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efb4beb_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7257e2f3_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12852a7a_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e04c5df_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9758eb_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef3a389_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe713d0_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe94df3_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5252c984_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168bf24f_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a09898_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e49292_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a031ba_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760b7093_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc41269_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1999e8ef_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291a38be_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b733ece_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b60f0cb_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1804fc52_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5460cc_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6809a344_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311239e6_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de46f2d_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26780078_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e73b85_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4e2a36_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2814a763_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2df4b7_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d4c41e_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2e7ac_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aafa104_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d0e149_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180a4933_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797c4462_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b99020_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33abcd1b_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0fffe8_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175b8158_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632ef923_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339ca565_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df689db_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca817cc_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c4d449_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671af5a1_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b6be4_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f7986a_ARCHIVE_LOCATION">d:/ZYNQ_Mizar-7020/04_SDK_Demo/20_ov5640_hdmi/ov5640_hdmi/ip_repo/hdmi_trans</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HDMI_TX_CLK_N.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HDMI_TX_CLK_P.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9163fc16"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b18b13cb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9e033664"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f499e444"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
