# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab4.vhf"

# Do not sort compile order
nosort
