<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml rt21_top.twx rt21_top.ncd -o rt21_top.twr rt21_top.pcf

</twCmdLine><twDesign>rt21_top.ncd</twDesign><twDesignPath>rt21_top.ncd</twDesignPath><twPCF>rt21_top.pcf</twPCF><twPcfPath>rt21_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y41.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.523</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.115</twDel><twSUTime>0.373</twSUTime><twTotPathDel>3.488</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y43.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y43.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.857</twLogDel><twRouteDel>1.631</twRouteDel><twTotDel>3.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X21Y41.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.751</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.602</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.716</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y43.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y43.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.883</twLogDel><twRouteDel>0.833</twRouteDel><twTotDel>1.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y41.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.250</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.876</twDel><twSUTime>0.339</twSUTime><twTotPathDel>1.215</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y43.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y43.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>1.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>70.3</twPctLog><twPctRoute>29.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y41.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>0.528</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.366</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.563</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y43.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y43.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>76.7</twPctLog><twPctRoute>23.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X21Y41.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>0.747</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.723</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y43.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y43.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y41.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>1.608</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.428</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>1.643</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y43.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y43.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.066</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>0.636</twRouteDel><twTotDel>1.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y43.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.903</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.294</twDel><twSUTime>0.280</twSUTime><twTotPathDel>1.574</twTotPathDel><twClkSkew dest = "3.268" src = "7.192">3.924</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.260" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.405</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X20Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y43.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.756</twLogDel><twRouteDel>0.818</twRouteDel><twTotDel>1.574</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y43.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.111</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.111</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.128</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.014</twLogDel><twRouteDel>4.097</twRouteDel><twTotDel>5.111</twTotDel><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.086</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.086</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.014</twLogDel><twRouteDel>4.072</twRouteDel><twTotDel>5.086</twTotDel><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.875</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.875</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X15Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.734</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>3.951</twRouteDel><twTotDel>4.875</twTotDel><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y43.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.017</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.584</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>0.739</twTotPathDel><twClkSkew dest = "2.908" src = "2.557">-0.351</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.260" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.405</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X20Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y43.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>0.739</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2548</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>410</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.719</twMinPer></twConstHead><twPathRptBanner iPaths="117" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X15Y41.A2), 117 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.281</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA10</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y13.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.515</twLogDel><twRouteDel>6.169</twRouteDel><twTotDel>9.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.307</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.658</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y12.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/recv_buf/buf_out_data&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.539</twLogDel><twRouteDel>6.119</twRouteDel><twTotDel>9.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.413</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.805</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/recv_buf/buf_out_data&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.915</twLogDel><twRouteDel>7.637</twRouteDel><twTotDel>9.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X14Y29.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.393</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twTotPathDel>8.572</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.804</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>7.315</twRouteDel><twTotDel>8.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.864</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twTotPathDel>8.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.804</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>6.844</twRouteDel><twTotDel>8.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.923</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twTotPathDel>8.042</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.804</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>6.785</twRouteDel><twTotDel>8.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (SLICE_X15Y29.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.428</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>8.537</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.599</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>7.110</twRouteDel><twTotDel>8.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.899</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>8.066</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.599</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>6.639</twRouteDel><twTotDel>8.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.958</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>8.007</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.599</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>6.580</twRouteDel><twTotDel>8.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (SLICE_X22Y58.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>0.255</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>icon_control0&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDI_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.AI</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>icon_control0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y58.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>89.4</twPctLog><twPctRoute>10.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X0Y10.ADDRAWRADDR12), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.315</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twTotPathDel>0.315</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y10.ADDRAWRADDR12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y10.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X0Y10.ADDRAWRADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twTotPathDel>0.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y10.ADDRAWRADDR7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y10.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK" locationPin="RAMB8_X0Y10.CLKAWRCLK" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.631</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X15Y42.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>10.369</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>4.596</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X30Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.188</twLogDel><twRouteDel>3.408</twRouteDel><twTotDel>4.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X15Y42.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>10.387</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twTotPathDel>4.578</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X30Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>3.408</twRouteDel><twTotDel>4.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X15Y42.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathFromToDelay"><twSlack>10.395</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twTotPathDel>4.570</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X30Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>3.408</twRouteDel><twTotDel>4.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X23Y49.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="67"><twSlack>1.250</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X30Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y49.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.139</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.251</twLogDel><twRouteDel>1.034</twRouteDel><twTotDel>1.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X23Y49.SR), 1 path
</twPathRptBanner><twRacePath anchorID="68"><twSlack>1.251</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X30Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y49.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.138</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.252</twLogDel><twRouteDel>1.034</twRouteDel><twTotDel>1.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X23Y49.SR), 1 path
</twPathRptBanner><twRacePath anchorID="69"><twSlack>1.257</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X30Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y49.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.258</twLogDel><twRouteDel>1.034</twRouteDel><twTotDel>1.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="70" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.056</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X30Y59.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>13.944</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.021</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X30Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>1.021</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>84.6</twPctLog><twPctRoute>15.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X30Y59.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="73"><twSlack>0.459</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X30Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>93.9</twPctLog><twPctRoute>6.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="74" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>1489</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>199</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X11Y18.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.302</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.888</twDel><twSUTime>0.379</twSUTime><twTotPathDel>7.267</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.154</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>5.845</twRouteDel><twTotDel>7.267</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.515</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.101</twDel><twSUTime>0.379</twSUTime><twTotPathDel>6.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.154</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>5.058</twRouteDel><twTotDel>6.480</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.860</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>5.446</twDel><twSUTime>0.379</twSUTime><twTotPathDel>5.825</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.154</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>4.403</twRouteDel><twTotDel>5.825</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X9Y18.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.294</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.880</twDel><twSUTime>0.379</twSUTime><twTotPathDel>7.259</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.146</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>5.837</twRouteDel><twTotDel>7.259</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.507</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.093</twDel><twSUTime>0.379</twSUTime><twTotPathDel>6.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.146</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>5.050</twRouteDel><twTotDel>6.472</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.852</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>5.438</twDel><twSUTime>0.379</twSUTime><twTotPathDel>5.817</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.146</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>4.395</twRouteDel><twTotDel>5.817</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X9Y19.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.286</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.872</twDel><twSUTime>0.379</twSUTime><twTotPathDel>7.251</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.138</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>5.829</twRouteDel><twTotDel>7.251</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.499</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.085</twDel><twSUTime>0.379</twSUTime><twTotPathDel>6.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.138</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>5.042</twRouteDel><twTotDel>6.464</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="91"><twUnconstPath anchorID="92" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.844</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>5.430</twDel><twSUTime>0.379</twSUTime><twTotPathDel>5.809</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.138</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>4.387</twRouteDel><twTotDel>5.809</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X9Y34.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twUnconstPath anchorID="94" twDataPathType="twDataPathMinDelay" ><twTotDel>0.640</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twDel>0.460</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.675</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X9Y32.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twUnconstPath anchorID="96" twDataPathType="twDataPathMinDelay" ><twTotDel>0.642</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twDel>0.462</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X8Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.677</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X11Y32.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twUnconstPath anchorID="98" twDataPathType="twDataPathMinDelay" ><twTotDel>0.648</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twDel>0.468</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.683</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y32.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.234</twRouteDel><twTotDel>0.683</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="99" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>307</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>292</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y41.A4), 10 paths
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.888</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.480</twDel><twSUTime>0.373</twSUTime><twTotPathDel>3.853</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X18Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.583</twLogDel><twRouteDel>2.270</twRouteDel><twTotDel>3.853</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.500</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.092</twDel><twSUTime>0.373</twSUTime><twTotPathDel>3.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.583</twLogDel><twRouteDel>1.882</twRouteDel><twTotDel>3.465</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="104"><twUnconstPath anchorID="105" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.486</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.078</twDel><twSUTime>0.373</twSUTime><twTotPathDel>3.451</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X19Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.514</twLogDel><twRouteDel>1.937</twRouteDel><twTotDel>3.451</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y41.A5), 7 paths
</twPathRptBanner><twPathRpt anchorID="106"><twUnconstPath anchorID="107" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.505</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.097</twDel><twSUTime>0.373</twSUTime><twTotPathDel>3.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X16Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>2.049</twRouteDel><twTotDel>3.470</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="108"><twUnconstPath anchorID="109" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.467</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.059</twDel><twSUTime>0.373</twSUTime><twTotPathDel>3.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X15Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_G</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>1.940</twRouteDel><twTotDel>3.432</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="110"><twUnconstPath anchorID="111" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.174</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.766</twDel><twSUTime>0.373</twSUTime><twTotPathDel>3.139</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X21Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/dout_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.321</twLogDel><twRouteDel>1.818</twRouteDel><twTotDel>3.139</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X26Y60.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twUnconstPath anchorID="113" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.329</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.329</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X17Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.899</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.430</twLogDel><twRouteDel>2.899</twRouteDel><twTotDel>3.329</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_clk_if = PERIOD TIMEGRP &quot;clk_if&quot; 33.333 ns HIGH 50%;</twConstName><twItemCnt>775</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>109</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_0 (SLICE_X24Y40.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.077</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_11</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_0</twDest><twTotPathDel>4.205</twTotPathDel><twClkSkew dest = "0.183" src = "0.199">0.016</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_11</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_0</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>4.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.262</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_5</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_0</twDest><twTotPathDel>4.023</twTotPathDel><twClkSkew dest = "0.183" src = "0.196">0.013</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_5</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_0</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>2.456</twRouteDel><twTotDel>4.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.272</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_7</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_0</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew dest = "0.183" src = "0.196">0.013</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_7</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_0</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_3 (SLICE_X24Y40.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.100</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_11</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_3</twDest><twTotPathDel>4.182</twTotPathDel><twClkSkew dest = "0.183" src = "0.199">0.016</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_11</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_3</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>4.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.285</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_5</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_3</twDest><twTotPathDel>4.000</twTotPathDel><twClkSkew dest = "0.183" src = "0.196">0.013</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_5</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_3</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>2.456</twRouteDel><twTotDel>4.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.295</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_7</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_3</twDest><twTotPathDel>3.990</twTotPathDel><twClkSkew dest = "0.183" src = "0.196">0.013</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_7</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_3</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>3.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_2 (SLICE_X24Y40.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.102</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_11</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_2</twDest><twTotPathDel>4.180</twTotPathDel><twClkSkew dest = "0.183" src = "0.199">0.016</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_11</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_2</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>4.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.287</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_5</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_2</twDest><twTotPathDel>3.998</twTotPathDel><twClkSkew dest = "0.183" src = "0.196">0.013</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_5</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_2</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>2.456</twRouteDel><twTotDel>3.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.297</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_7</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_2</twDest><twTotPathDel>3.988</twTotPathDel><twClkSkew dest = "0.183" src = "0.196">0.013</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_7</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/rst_buf</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_5_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_2</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>3.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_if = PERIOD TIMEGRP &quot;clk_if&quot; 33.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_23 (SLICE_X24Y45.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_23</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_23</twDest><twTotPathDel>0.462</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_23</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_xor&lt;23&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_23</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>94.6</twPctLog><twPctRoute>5.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_1 (SLICE_X24Y40.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.505</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_1</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_1</twDest><twTotPathDel>0.505</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_1</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y40.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;1&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>85.9</twPctLog><twPctRoute>14.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_5 (SLICE_X24Y41.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_5</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_5</twDest><twTotPathDel>0.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_5</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;5&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_5</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk30m_bufg_BUFG</twDestClk><twPctLog>84.9</twPctLog><twPctRoute>15.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="139"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_if = PERIOD TIMEGRP &quot;clk_if&quot; 33.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="140" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="10.059" period="11.111" constraintValue="11.111" deviceLimit="1.052" freqLimit="950.570" physResource="u0_clk_rst/u0_pll_30m/pll_base_inst/PLL_ADV/CLKOUT1" logResource="u0_clk_rst/u0_pll_30m/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="u0_clk_rst/u0_pll_30m/clkout1"/><twPinLimit anchorID="141" type="MAXPERIOD" name="Tpllper_CLKIN" slack="19.297" period="33.333" constraintValue="33.333" deviceLimit="52.630" freqLimit="19.001" physResource="u0_clk_rst/u0_pll_30m/pll_base_inst/PLL_ADV/CLKIN1" logResource="u0_clk_rst/u0_pll_30m/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="clk30m_bufg_BUFG"/><twPinLimit anchorID="142" type="MAXPERIOD" name="Tpllper_CLKFB" slack="19.297" period="33.333" constraintValue="33.333" deviceLimit="52.630" freqLimit="19.001" physResource="u0_clk_rst/u0_pll_30m/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="u0_clk_rst/u0_pll_30m/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y0.CLKFBOUT" clockNet="u0_clk_rst/u0_pll_30m/clkfbout"/></twPinLimitRpt></twConst><twConst anchorID="143" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_tuner1_tsclk = PERIOD TIMEGRP &quot;tuner1_tsclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>853</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>305</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.889</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_3 (SLICE_X20Y27.B1), 20 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.111</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_3</twDest><twTotPathDel>5.843</twTotPathDel><twClkSkew dest = "0.191" src = "0.202">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT41</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_3</twBEL></twPathDel><twLogDel>1.916</twLogDel><twRouteDel>3.927</twRouteDel><twTotDel>5.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.330</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_3</twDest><twTotPathDel>5.622</twTotPathDel><twClkSkew dest = "0.191" src = "0.204">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y28.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT41</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_3</twBEL></twPathDel><twLogDel>2.004</twLogDel><twRouteDel>3.618</twRouteDel><twTotDel>5.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.351</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_3</twDest><twTotPathDel>5.614</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT41</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_3</twBEL></twPathDel><twLogDel>1.962</twLogDel><twRouteDel>3.652</twRouteDel><twTotDel>5.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5 (SLICE_X21Y27.A1), 20 paths
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.286</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twDest><twTotPathDel>5.679</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT6</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twLogDel>1.940</twLogDel><twRouteDel>3.739</twRouteDel><twTotDel>5.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.494</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twDest><twTotPathDel>5.458</twTotPathDel><twClkSkew dest = "0.191" src = "0.204">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y28.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT6</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twLogDel>2.028</twLogDel><twRouteDel>3.430</twRouteDel><twTotDel>5.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.504</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twDest><twTotPathDel>5.450</twTotPathDel><twClkSkew dest = "0.191" src = "0.202">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_27_o_mux_46_OUT6</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twLogDel>1.986</twLogDel><twRouteDel>3.464</twRouteDel><twTotDel>5.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0 (SLICE_X21Y28.CE), 26 paths
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.307</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twDest><twTotPathDel>5.649</twTotPathDel><twClkSkew dest = "0.193" src = "0.202">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twLogDel>1.931</twLogDel><twRouteDel>3.718</twRouteDel><twTotDel>5.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.536</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twDest><twTotPathDel>5.420</twTotPathDel><twClkSkew dest = "0.193" src = "0.202">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twLogDel>1.977</twLogDel><twRouteDel>3.443</twRouteDel><twTotDel>5.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.537</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twDest><twTotPathDel>5.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y28.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twLogDel>2.019</twLogDel><twRouteDel>3.409</twRouteDel><twTotDel>5.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;_BUFG</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_tuner1_tsclk = PERIOD TIMEGRP &quot;tuner1_tsclk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y9.ADDRAWRADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.926</twTotPathDel><twClkSkew dest = "1.143" src = "0.412">-0.731</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;2&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y9.ADDRAWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.792</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y9.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.792</twRouteDel><twTotDel>0.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y9.ADDRAWRADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.985</twTotPathDel><twClkSkew dest = "1.000" src = "0.283">-0.717</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X35Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y9.ADDRAWRADDR5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.807</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y9.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>0.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0 (SLICE_X35Y31.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twDest><twTotPathDel>0.631</twTotPathDel><twClkSkew dest = "0.298" src = "0.001">-0.297</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.242</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0_rstpot</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="168"><twPinLimitBanner>Component Switching Limit Checks: TS_tuner1_tsclk = PERIOD TIMEGRP &quot;tuner1_tsclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y7.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;0&gt;"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y9.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;0&gt;"/><twPinLimit anchorID="171" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="tuner_tsclk_bufg&lt;0&gt;_BUFG/I0" logResource="tuner_tsclk_bufg&lt;0&gt;_BUFG/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="tuner_tsclk_bufg&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="172" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_tuner2_tsclk = PERIOD TIMEGRP &quot;tuner2_tsclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>855</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>307</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.450</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y2.WEAWEL1), 2 paths
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.550</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>10.204</twTotPathDel><twClkSkew dest = "4.116" src = "2.327">-1.789</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.651</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y2.WEAWEL1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.534</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y2.CLKAWRCLK</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.019</twLogDel><twRouteDel>9.185</twRouteDel><twTotDel>10.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.288</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>7.283</twTotPathDel><twClkSkew dest = "1.217" src = "1.611">0.394</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y2.WEAWEL1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.534</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y2.CLKAWRCLK</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.019</twLogDel><twRouteDel>6.264</twRouteDel><twTotDel>7.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (SLICE_X37Y17.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.884</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twDest><twTotPathDel>10.150</twTotPathDel><twClkSkew dest = "4.396" src = "2.327">-2.069</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.651</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.402</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>9.053</twRouteDel><twTotDel>10.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.672</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twDest><twTotPathDel>7.229</twTotPathDel><twClkSkew dest = "0.499" src = "0.563">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.402</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>6.132</twRouteDel><twTotDel>7.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (SLICE_X37Y17.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.902</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2</twDest><twTotPathDel>10.132</twTotPathDel><twClkSkew dest = "4.396" src = "2.327">-2.069</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.651</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.402</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>9.053</twRouteDel><twTotDel>10.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.690</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2</twDest><twTotPathDel>7.211</twTotPathDel><twClkSkew dest = "0.499" src = "0.563">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.402</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>6.132</twRouteDel><twTotDel>7.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_tuner2_tsclk = PERIOD TIMEGRP &quot;tuner2_tsclk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (SLICE_X36Y17.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twDest><twTotPathDel>0.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;2&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;2&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Mcount_gic0.gc0.count_xor&lt;3&gt;11</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X37Y20.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;2&gt;_rt</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (SLICE_X12Y14.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_30_o_mux_46_OUT6</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="191"><twPinLimitBanner>Component Switching Limit Checks: TS_tuner2_tsclk = PERIOD TIMEGRP &quot;tuner2_tsclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="192" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y0.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;1&gt;"/><twPinLimit anchorID="193" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y2.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;1&gt;"/><twPinLimit anchorID="194" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="tuner_tsclk_bufg&lt;1&gt;_BUFG/I0" logResource="tuner_tsclk_bufg&lt;1&gt;_BUFG/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="tuner_tsclk_bufg&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="195" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_tuner3_tsclk = PERIOD TIMEGRP &quot;tuner3_tsclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>855</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>307</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.058</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 (SLICE_X21Y23.CE), 26 paths
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.942</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>6.023</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>1.865</twLogDel><twRouteDel>4.158</twRouteDel><twTotDel>6.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.096</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>5.858</twTotPathDel><twClkSkew dest = "0.184" src = "0.195">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>1.911</twLogDel><twRouteDel>3.947</twRouteDel><twTotDel>5.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.096</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>5.858</twTotPathDel><twClkSkew dest = "0.184" src = "0.195">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y23.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>1.970</twLogDel><twRouteDel>3.888</twRouteDel><twTotDel>5.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_3 (SLICE_X21Y23.CE), 26 paths
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.960</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_3</twDest><twTotPathDel>6.005</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_3</twBEL></twPathDel><twLogDel>1.847</twLogDel><twRouteDel>4.158</twRouteDel><twTotDel>6.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.114</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_3</twDest><twTotPathDel>5.840</twTotPathDel><twClkSkew dest = "0.184" src = "0.195">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_3</twBEL></twPathDel><twLogDel>1.893</twLogDel><twRouteDel>3.947</twRouteDel><twTotDel>5.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.114</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_3</twDest><twTotPathDel>5.840</twTotPathDel><twClkSkew dest = "0.184" src = "0.195">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y23.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_3</twBEL></twPathDel><twLogDel>1.952</twLogDel><twRouteDel>3.888</twRouteDel><twTotDel>5.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_1 (SLICE_X21Y23.CE), 26 paths
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.968</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_1</twDest><twTotPathDel>5.997</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_1</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>4.158</twRouteDel><twTotDel>5.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.122</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_1</twDest><twTotPathDel>5.832</twTotPathDel><twClkSkew dest = "0.184" src = "0.195">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_1</twBEL></twPathDel><twLogDel>1.885</twLogDel><twRouteDel>3.947</twRouteDel><twTotDel>5.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.122</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_1</twDest><twTotPathDel>5.832</twTotPathDel><twClkSkew dest = "0.184" src = "0.195">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y23.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;1&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_1</twBEL></twPathDel><twLogDel>1.944</twLogDel><twRouteDel>3.888</twRouteDel><twTotDel>5.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_tuner3_tsclk = PERIOD TIMEGRP &quot;tuner3_tsclk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0 (SLICE_X35Y28.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.026</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/fifo_wren</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twDest><twTotPathDel>0.645</twTotPathDel><twClkSkew dest = "1.346" src = "0.762">-0.584</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/fifo_wren</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X34Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/fifo_wren</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/fifo_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.256</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/fifo_wren</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0_rstpot</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y10.WEAWEL0), 2 paths
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.049</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/fifo_wren</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>1.078</twTotPathDel><twClkSkew dest = "1.756" src = "0.762">-0.994</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/fifo_wren</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X34Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/fifo_wren</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/fifo_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/fifo_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.WEAWEL0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.485</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.337</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.987</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>1.450</twTotPathDel><twClkSkew dest = "0.935" src = "0.472">-0.463</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.WEAWEL0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.485</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>1.147</twRouteDel><twTotDel>1.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y10.ADDRAWRADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.073</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.758</twTotPathDel><twClkSkew dest = "0.787" src = "0.102">-0.685</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y10.ADDRAWRADDR7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.624</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y10.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.624</twRouteDel><twTotDel>0.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="222"><twPinLimitBanner>Component Switching Limit Checks: TS_tuner3_tsclk = PERIOD TIMEGRP &quot;tuner3_tsclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="223" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y8.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;2&gt;"/><twPinLimit anchorID="224" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y10.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;2&gt;"/><twPinLimit anchorID="225" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="tuner_tsclk_bufg&lt;2&gt;_BUFG/I0" logResource="tuner_tsclk_bufg&lt;2&gt;_BUFG/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="tuner_tsclk_bufg&lt;2&gt;"/></twPinLimitRpt></twConst><twConst anchorID="226" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_u0_clk_rst_u0_pll_30m_clkout1 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_30m_clkout1&quot; TS_clk_if / 3 HIGH 50%;</twConstName><twItemCnt>21209</twItemCnt><twErrCntSetup>30</twErrCntSetup><twErrCntEndPt>30</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6007</twEndPtCnt><twPathErrCnt>120</twPathErrCnt><twMinPer>12.448</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="12" sType="EndPoint">Paths for end point u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y24.ENB), 14 paths
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.337</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_2</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>12.297</twTotPathDel><twClkSkew dest = "0.461" src = "0.468">0.007</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.144</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_2</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X29Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;5&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;2&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y24.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y24.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.393</twLogDel><twRouteDel>3.904</twRouteDel><twTotDel>12.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">clk_ebi_3x</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.323</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_4</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>12.283</twTotPathDel><twClkSkew dest = "0.461" src = "0.468">0.007</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.144</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_4</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X29Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;5&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_4</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;2&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y24.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y24.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.393</twLogDel><twRouteDel>3.890</twRouteDel><twTotDel>12.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">clk_ebi_3x</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.228</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>12.188</twTotPathDel><twClkSkew dest = "0.461" src = "0.468">0.007</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.144</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X29Y44.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;5&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;2&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y24.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y24.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.481</twLogDel><twRouteDel>3.707</twRouteDel><twTotDel>12.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">clk_ebi_3x</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="10" sType="EndPoint">Paths for end point u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.ENB), 14 paths
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.311</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_2</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.274</twTotPathDel><twClkSkew dest = "0.337" src = "0.341">0.004</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.144</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_2</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X29Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;5&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;2&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.393</twLogDel><twRouteDel>2.881</twRouteDel><twTotDel>11.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">clk_ebi_3x</twDestClk><twPctLog>74.4</twPctLog><twPctRoute>25.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.297</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_4</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.260</twTotPathDel><twClkSkew dest = "0.337" src = "0.341">0.004</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.144</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_4</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X29Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;5&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_4</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;2&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.393</twLogDel><twRouteDel>2.867</twRouteDel><twTotDel>11.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">clk_ebi_3x</twDestClk><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.202</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.165</twTotPathDel><twClkSkew dest = "0.337" src = "0.341">0.004</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.144</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X29Y44.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;5&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;2&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.481</twLogDel><twRouteDel>2.684</twRouteDel><twTotDel>11.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">clk_ebi_3x</twDestClk><twPctLog>76.0</twPctLog><twPctRoute>24.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="6" sType="EndPoint">Paths for end point u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y24.ADDRB5), 7 paths
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.285</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_2</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.245</twTotPathDel><twClkSkew dest = "0.461" src = "0.468">0.007</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.144</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_2</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X29Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;5&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P4</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y24.ADDRB5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.453</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y24.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.206</twLogDel><twRouteDel>3.039</twRouteDel><twTotDel>11.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">clk_ebi_3x</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.271</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_4</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.231</twTotPathDel><twClkSkew dest = "0.461" src = "0.468">0.007</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.144</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_4</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X29Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;5&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_4</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P4</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y24.ADDRB5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.453</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y24.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.206</twLogDel><twRouteDel>3.025</twRouteDel><twTotDel>11.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">clk_ebi_3x</twDestClk><twPctLog>73.1</twPctLog><twPctRoute>26.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.176</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.136</twTotPathDel><twClkSkew dest = "0.461" src = "0.468">0.007</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.279" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.144</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X29Y44.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;5&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P4</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y24.ADDRB5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.453</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y24.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.294</twLogDel><twRouteDel>2.842</twRouteDel><twTotDel>11.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">clk_ebi_3x</twDestClk><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_clk_rst_u0_pll_30m_clkout1 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_30m_clkout1&quot; TS_clk_if / 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3 (SLICE_X12Y40.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew dest = "0.803" src = "0.594">-0.209</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X13Y39.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y40.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.217</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3</twBEL></twPathDel><twLogDel>0.292</twLogDel><twRouteDel>0.217</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1 (SLICE_X12Y40.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1</twDest><twTotPathDel>0.518</twTotPathDel><twClkSkew dest = "0.803" src = "0.594">-0.209</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X13Y39.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1</twBEL></twPathDel><twLogDel>0.292</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>0.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4 (SLICE_X12Y39.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4</twDest><twTotPathDel>0.519</twTotPathDel><twClkSkew dest = "0.803" src = "0.594">-0.209</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X13Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="251"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_clk_rst_u0_pll_30m_clkout1 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_30m_clkout1&quot; TS_clk_if / 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="252" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="7.541" period="11.111" constraintValue="11.111" deviceLimit="3.570" freqLimit="280.112" physResource="u0_psi_filter/u_bus_read_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_psi_filter/u_bus_read_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y18.CLKAWRCLK" clockNet="clk_ebi_3x"/><twPinLimit anchorID="253" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="7.541" period="11.111" constraintValue="11.111" deviceLimit="3.570" freqLimit="280.112" physResource="u0_psi_filter/u_pid_filter/u_match_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_psi_filter/u_pid_filter/u_match_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y11.CLKAWRCLK" clockNet="clk_ebi_3x"/><twPinLimit anchorID="254" type="MINPERIOD" name="Trper_CLKB" slack="7.541" period="11.111" constraintValue="11.111" deviceLimit="3.570" freqLimit="280.112" physResource="u0_psi_filter/u_pid_filter/u_match_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="u0_psi_filter/u_pid_filter/u_match_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y11.CLKBRDCLK" clockNet="clk_ebi_3x"/></twPinLimitRpt></twConst><twConst anchorID="255" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_u0_clk_rst_u0_pll_30m_clkout0 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_30m_clkout0&quot; TS_clk_if HIGH 50%;</twConstName><twItemCnt>7468</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2975</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.960</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_psi_filter/u_bus_read_buf/payload_out_rst_syn (SLICE_X1Y40.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.791</twSlack><twSrc BELType="FF">u0_clk_rst/u1_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twTotPathDel>4.746</twTotPathDel><twClkSkew dest = "1.496" src = "1.775">0.279</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u1_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="22.222">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_clk_rst/u1_rst30m_sync/reset_stage1</twComp><twBEL>u0_clk_rst/u1_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>356</twFanCnt><twDelInfo twEdge="twRising">2.316</twDelInfo><twComp>rst_ebi_3x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>3.600</twRouteDel><twTotDel>4.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.280</twSlack><twSrc BELType="FF">u0_psi_filter/clear_fifo_valid_tclk</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twTotPathDel>3.215</twTotPathDel><twClkSkew dest = "1.496" src = "1.817">0.321</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/clear_fifo_valid_tclk</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="22.222">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X0Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_psi_filter/clear_fifo_tgl_d2_tclk</twComp><twBEL>u0_psi_filter/clear_fifo_valid_tclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>u0_psi_filter/clear_fifo_valid_tclk</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>2.023</twRouteDel><twTotDel>3.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.281</twSlack><twSrc BELType="FF">u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twTotPathDel>4.884</twTotPathDel><twClkSkew dest = "0.541" src = "0.534">-0.007</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.175</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X18Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>rst_ebi</twComp><twBEL>u0_clk_rst/u0_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">2.359</twDelInfo><twComp>rst_ebi</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twBEL></twPathDel><twLogDel>1.241</twLogDel><twRouteDel>3.643</twRouteDel><twTotDel>4.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_psi_filter/u_bus_read_buf/payload_out_rst_d2 (SLICE_X3Y40.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.224</twSlack><twSrc BELType="FF">u0_clk_rst/u1_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twTotPathDel>4.312</twTotPathDel><twClkSkew dest = "1.495" src = "1.775">0.280</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u1_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="22.222">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_clk_rst/u1_rst30m_sync/reset_stage1</twComp><twBEL>u0_clk_rst/u1_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>356</twFanCnt><twDelInfo twEdge="twRising">2.316</twDelInfo><twComp>rst_ebi_3x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>3.166</twRouteDel><twTotDel>4.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.713</twSlack><twSrc BELType="FF">u0_psi_filter/clear_fifo_valid_tclk</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twTotPathDel>2.781</twTotPathDel><twClkSkew dest = "1.495" src = "1.817">0.322</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/clear_fifo_valid_tclk</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="22.222">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X0Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_psi_filter/clear_fifo_tgl_d2_tclk</twComp><twBEL>u0_psi_filter/clear_fifo_valid_tclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>u0_psi_filter/clear_fifo_valid_tclk</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>1.589</twRouteDel><twTotDel>2.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.714</twSlack><twSrc BELType="FF">u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twTotPathDel>4.450</twTotPathDel><twClkSkew dest = "0.540" src = "0.534">-0.006</twClkSkew><twDelConst>33.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.175</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X18Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>rst_ebi</twComp><twBEL>u0_clk_rst/u0_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">2.359</twDelInfo><twComp>rst_ebi</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twBEL></twPathDel><twLogDel>1.241</twLogDel><twRouteDel>3.209</twRouteDel><twTotDel>4.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X15Y34.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.849</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/cmd_rest</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew dest = "1.464" src = "1.810">0.346</twClkSkew><twDelConst>11.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/cmd_rest</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="22.222">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X7Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_spi_if/u_spi_cmd/cmd_rest</twComp><twBEL>u0_spi_if/u_spi_cmd/cmd_rest</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">2.870</twDelInfo><twComp>u0_spi_if/u_spi_cmd/cmd_rest</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>2.870</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_clk_rst_u0_pll_30m_clkout0 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_30m_clkout0&quot; TS_clk_if HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6 (SLICE_X8Y37.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6</twDest><twTotPathDel>0.564</twTotPathDel><twClkSkew dest = "0.819" src = "0.608">-0.211</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X8Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3 (SLICE_X9Y36.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3</twDest><twTotPathDel>0.574</twTotPathDel><twClkSkew dest = "0.822" src = "0.608">-0.214</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X8Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.219</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;2&gt;&lt;3&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;3&gt;_rt</twBEL><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>0.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_9 (SLICE_X7Y37.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_9</twDest><twTotPathDel>0.614</twTotPathDel><twClkSkew dest = "0.832" src = "0.623">-0.209</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.342" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X6Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;9&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;9&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_9</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk_ebi</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="276"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_clk_rst_u0_pll_30m_clkout0 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_30m_clkout0&quot; TS_clk_if HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="277" type="MINPERIOD" name="Trper_CLKB" slack="29.763" period="33.333" constraintValue="33.333" deviceLimit="3.570" freqLimit="280.112" physResource="u0_psi_filter/u_bus_read_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="u0_psi_filter/u_bus_read_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y18.CLKBRDCLK" clockNet="clk_ebi"/><twPinLimit anchorID="278" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="29.763" period="33.333" constraintValue="33.333" deviceLimit="3.570" freqLimit="280.112" physResource="u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y16.CLKAWRCLK" clockNet="clk_ebi"/><twPinLimit anchorID="279" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="29.763" period="33.333" constraintValue="33.333" deviceLimit="3.570" freqLimit="280.112" physResource="u0_sc_interface/SC_BUFFER_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" logResource="u0_sc_interface/SC_BUFFER_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y19.CLKAWRCLK" clockNet="clk_ebi"/></twPinLimitRpt></twConst><twConstRollupTable uID="10" anchorID="280"><twConstRollup name="TS_clk_if" fullName="TS_clk_if = PERIOD TIMEGRP &quot;clk_if&quot; 33.333 ns HIGH 50%;" type="origin" depth="0" requirement="33.333" prefType="period" actual="10.000" actualRollup="37.344" errors="0" errorRollup="30" items="775" itemsRollup="28677"/><twConstRollup name="TS_u0_clk_rst_u0_pll_30m_clkout1" fullName="TS_u0_clk_rst_u0_pll_30m_clkout1 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_30m_clkout1&quot; TS_clk_if / 3 HIGH 50%;" type="child" depth="1" requirement="11.111" prefType="period" actual="12.448" actualRollup="N/A" errors="30" errorRollup="0" items="21209" itemsRollup="0"/><twConstRollup name="TS_u0_clk_rst_u0_pll_30m_clkout0" fullName="TS_u0_clk_rst_u0_pll_30m_clkout0 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_30m_clkout0&quot; TS_clk_if HIGH 50%;" type="child" depth="1" requirement="33.333" prefType="period" actual="15.960" actualRollup="N/A" errors="0" errorRollup="0" items="7468" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="281">1</twUnmetConstCnt><twDataSheet anchorID="282" twNameLen="15"><twClk2SUList anchorID="283" twDestWidth="6"><twDest>clk_if</twDest><twClk2SU><twSrc>clk_if</twSrc><twRiseRise>12.448</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="284" twDestWidth="14"><twDest>tuner_tsclk&lt;0&gt;</twDest><twClk2SU><twSrc>tuner_tsclk&lt;0&gt;</twSrc><twRiseRise>5.889</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="285" twDestWidth="14"><twDest>tuner_tsclk&lt;1&gt;</twDest><twClk2SU><twSrc>tuner_tsclk&lt;1&gt;</twSrc><twRiseRise>8.450</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="286" twDestWidth="14"><twDest>tuner_tsclk&lt;2&gt;</twDest><twClk2SU><twSrc>tuner_tsclk&lt;2&gt;</twSrc><twRiseRise>6.058</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="287"><twErrCnt>30</twErrCnt><twScore>5270</twScore><twSetupScore>5270</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>36393</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>11771</twConnCnt></twConstCov><twStats anchorID="288"><twMinPer>15.960</twMinPer><twFootnote number="1" /><twMaxFreq>62.657</twMaxFreq><twMaxFromToDel>4.631</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 03 17:23:50 2015 </twTimestamp></twFoot><twClientInfo anchorID="289"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 189 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
