Verilator Tree Dump (format 0x3900) from <e1626> to <e1742>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561b2860 <e797> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3360 <e812> {c4as} @dt=0x55555619b140@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3700 <e818> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3aa0 <e824> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3e40 <e830> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561bbe50 <e1278> {c2al} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__sub_add [VSTATIC]  PORT
    1:2: VAR 0x5555561bbfd0 <e414> {c3as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x5555561bc150 <e716> {c4as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x5555561bc2d0 <e430> {c5am} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__carry [VSTATIC]  PORT
    1:2: VAR 0x5555561bc450 <e438> {c5at} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__zero [VSTATIC]  PORT
    1:2: VAR 0x5555561bc5d0 <e446> {c5az} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__overflow [VSTATIC]  PORT
    1:2: VAR 0x5555561bc750 <e717> {c6at} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__result [VSTATIC]  PORT
    1:2: VAR 0x5555561bc8d0 <e718> {c7ak} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2: VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2: TOPSCOPE 0x5555561ae040 <e1426> {c1ai}
    1:2:2: SCOPE 0x5555561adf40 <e1596> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561b2860]
    1:2:2:1: VARSCOPE 0x5555561ae100 <e1428> {c2al} @dt=0x5555561a86b0@(G/w1)  TOP->sub_add -> VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae1e0 <e1431> {c3as} @dt=0x55555619b140@(G/w32)  TOP->a -> VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae2c0 <e1434> {c4as} @dt=0x55555619b140@(G/w32)  TOP->b -> VAR 0x5555561b3360 <e812> {c4as} @dt=0x55555619b140@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae3a0 <e1437> {c5am} @dt=0x5555561a86b0@(G/w1)  TOP->carry -> VAR 0x5555561b3700 <e818> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae480 <e1440> {c5at} @dt=0x5555561a86b0@(G/w1)  TOP->zero -> VAR 0x5555561b3aa0 <e824> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae560 <e1443> {c5az} @dt=0x5555561a86b0@(G/w1)  TOP->overflow -> VAR 0x5555561b3e40 <e830> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae640 <e1446> {c6at} @dt=0x55555619b140@(G/w32)  TOP->result -> VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561aff60 <e1455> {c2al} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__sub_add -> VAR 0x5555561bbe50 <e1278> {c2al} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__sub_add [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0080 <e1458> {c3as} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__a -> VAR 0x5555561bbfd0 <e414> {c3as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b01a0 <e1461> {c4as} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__b -> VAR 0x5555561bc150 <e716> {c4as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b02c0 <e1464> {c5am} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__carry -> VAR 0x5555561bc2d0 <e430> {c5am} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__carry [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b03e0 <e1467> {c5at} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__zero -> VAR 0x5555561bc450 <e438> {c5at} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__zero [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0500 <e1470> {c5az} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__overflow -> VAR 0x5555561bc5d0 <e446> {c5az} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__overflow [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0620 <e1473> {c6at} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__result -> VAR 0x5555561bc750 <e717> {c6at} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__result [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0740 <e1476> {c7ak} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__Cin -> VAR 0x5555561bc8d0 <e718> {c7ak} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x5555561b0860 <e1479> {c8ar} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__t_no_Cin -> VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:2:2: ACTIVE 0x5555561cee40 <e1601> {c2al}  combo => SENTREE 0x5555561ced80 <e1599> {c2al}
    1:2:2:2:1: SENTREE 0x5555561ced80 <e1599> {c2al}
    1:2:2:2:1:1: SENITEM 0x5555561ceb50 <e1598> {c2al} [COMBO]
    1:2:2:2:2: ASSIGNALIAS 0x5555561ae720 <e1602> {c2al} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1: VARREF 0x5555561ae7e0 <e1219> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [RV] <- VARSCOPE 0x5555561ae100 <e1428> {c2al} @dt=0x5555561a86b0@(G/w1)  TOP->sub_add -> VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561ae900 <e1220> {c2al} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__sub_add [LV] => VARSCOPE 0x5555561aff60 <e1455> {c2al} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__sub_add -> VAR 0x5555561bbe50 <e1278> {c2al} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__sub_add [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x5555561aea60 <e1604> {c3as} @dt=0x55555619b140@(G/w32)
    1:2:2:2:2:1: VARREF 0x5555561aeb20 <e1228> {c3as} @dt=0x55555619b140@(G/w32)  a [RV] <- VARSCOPE 0x5555561ae1e0 <e1431> {c3as} @dt=0x55555619b140@(G/w32)  TOP->a -> VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561aec40 <e1229> {c3as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__a [LV] => VARSCOPE 0x5555561b0080 <e1458> {c3as} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__a -> VAR 0x5555561bbfd0 <e414> {c3as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x5555561aede0 <e1606> {c4as} @dt=0x55555619b140@(G/w32)
    1:2:2:2:2:1: VARREF 0x5555561aeea0 <e1237> {c4as} @dt=0x55555619b140@(G/w32)  b [RV] <- VARSCOPE 0x5555561ae2c0 <e1434> {c4as} @dt=0x55555619b140@(G/w32)  TOP->b -> VAR 0x5555561b3360 <e812> {c4as} @dt=0x55555619b140@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561aefc0 <e1238> {c4as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__b [LV] => VARSCOPE 0x5555561b01a0 <e1461> {c4as} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__b -> VAR 0x5555561bc150 <e716> {c4as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x5555561af160 <e1608> {c5am} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1: VARREF 0x5555561af220 <e1246> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [RV] <- VARSCOPE 0x5555561ae3a0 <e1437> {c5am} @dt=0x5555561a86b0@(G/w1)  TOP->carry -> VAR 0x5555561b3700 <e818> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561af340 <e1247> {c5am} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__carry [LV] => VARSCOPE 0x5555561b02c0 <e1464> {c5am} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__carry -> VAR 0x5555561bc2d0 <e430> {c5am} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__carry [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x5555561af4e0 <e1610> {c5at} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1: VARREF 0x5555561af5a0 <e1255> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [RV] <- VARSCOPE 0x5555561ae480 <e1440> {c5at} @dt=0x5555561a86b0@(G/w1)  TOP->zero -> VAR 0x5555561b3aa0 <e824> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561af6c0 <e1256> {c5at} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__zero [LV] => VARSCOPE 0x5555561b03e0 <e1467> {c5at} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__zero -> VAR 0x5555561bc450 <e438> {c5at} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__zero [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x5555561af860 <e1612> {c5az} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1: VARREF 0x5555561af920 <e1264> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [RV] <- VARSCOPE 0x5555561ae560 <e1443> {c5az} @dt=0x5555561a86b0@(G/w1)  TOP->overflow -> VAR 0x5555561b3e40 <e830> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561afa40 <e1265> {c5az} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__overflow [LV] => VARSCOPE 0x5555561b0500 <e1470> {c5az} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__overflow -> VAR 0x5555561bc5d0 <e446> {c5az} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__overflow [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x5555561afbe0 <e1614> {c6at} @dt=0x55555619b140@(G/w32)
    1:2:2:2:2:1: VARREF 0x5555561afca0 <e1273> {c6at} @dt=0x55555619b140@(G/w32)  result [RV] <- VARSCOPE 0x5555561ae640 <e1446> {c6at} @dt=0x55555619b140@(G/w32)  TOP->result -> VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561afdc0 <e1274> {c6at} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__result [LV] => VARSCOPE 0x5555561b0620 <e1473> {c6at} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__result -> VAR 0x5555561bc750 <e717> {c6at} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__result [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNW 0x5555561aaba0 <e1616> {c11aq} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1: VARREF 0x55555619f330 <e468> {c11as} @dt=0x5555561a86b0@(G/w1)  sub_add [RV] <- VARSCOPE 0x5555561ae100 <e1428> {c2al} @dt=0x5555561a86b0@(G/w1)  TOP->sub_add -> VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x55555619f450 <e720> {c11am} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [LV] => VARSCOPE 0x5555561b0740 <e1476> {c7ak} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__Cin -> VAR 0x5555561bc8d0 <e718> {c7ak} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNW 0x5555561aac60 <e1618> {c12av} @dt=0x55555619b140@(G/w32)
    1:2:2:2:2:1: XOR 0x5555561c98a0 <e734> {c12bi} @dt=0x55555619b140@(G/w32)
    1:2:2:2:2:1:1: REPLICATE 0x5555561c9960 <e732> {c12ba} @dt=0x55555619b140@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x5555561c9a20 <e722> {c12bc} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [RV] <- VARSCOPE 0x5555561b0740 <e1476> {c7ak} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__Cin -> VAR 0x5555561bc8d0 <e718> {c7ak} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2: CONST 0x5555561c9b40 <e731> {c12ay} @dt=0x5555561b1840@(G/sw32)  32'sh20
    1:2:2:2:2:1:2: VARREF 0x5555561c9c80 <e733> {c12bj} @dt=0x55555619b140@(G/w32)  b [RV] <- VARSCOPE 0x5555561ae2c0 <e1434> {c4as} @dt=0x55555619b140@(G/w32)  TOP->b -> VAR 0x5555561b3360 <e812> {c4as} @dt=0x55555619b140@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561c9da0 <e735> {c12am} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [LV] => VARSCOPE 0x5555561b0860 <e1479> {c8ar} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__t_no_Cin -> VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNW 0x5555561c9ec0 <e1620> {c13bb} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1: SEL 0x5555561c9f80 <e889> {c13as} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1:1: ADD 0x5555561ca050 <e859> {c13bq} @dt=0x5555561abeb0@(G/w33)
    1:2:2:2:2:1:1:1: ADD 0x5555561ca110 <e508> {c13bf} @dt=0x5555561abeb0@(G/w33)
    1:2:2:2:2:1:1:1:1: EXTEND 0x5555561ca1d0 <e514> {c13bd} @dt=0x5555561abeb0@(G/w33)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x5555561ca290 <e512> {c13bd} @dt=0x55555619b140@(G/w32)  a [RV] <- VARSCOPE 0x5555561ae1e0 <e1431> {c3as} @dt=0x55555619b140@(G/w32)  TOP->a -> VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: EXTEND 0x5555561ca3b0 <e520> {c13bh} @dt=0x5555561abeb0@(G/w33)
    1:2:2:2:2:1:1:1:2:1: VARREF 0x5555561ca470 <e737> {c13bh} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VARSCOPE 0x5555561b0860 <e1479> {c8ar} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__t_no_Cin -> VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2: EXTEND 0x5555561ca590 <e526> {c13bs} @dt=0x5555561abeb0@(G/w33)
    1:2:2:2:2:1:1:2:1: VARREF 0x5555561ca650 <e738> {c13bs} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [RV] <- VARSCOPE 0x5555561b0740 <e1476> {c7ak} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__Cin -> VAR 0x5555561bc8d0 <e718> {c7ak} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2:2:2:2:1:2: CONST 0x5555561ca770 <e860> {c13as} @dt=0x55555619b140@(G/w32)  32'h20
    1:2:2:2:2:1:3: CONST 0x5555561ca8b0 <e861> {c13as} @dt=0x55555619b140@(G/w32)  32'h1
    1:2:2:2:2:2: VARREF 0x5555561ca9f0 <e890> {c13an} @dt=0x5555561a86b0@(G/w1)  carry [LV] => VARSCOPE 0x5555561ae3a0 <e1437> {c5am} @dt=0x5555561a86b0@(G/w1)  TOP->carry -> VAR 0x5555561b3700 <e818> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNW 0x5555561cab10 <e1622> {c13bb} @dt=0x55555619b140@(G/w32)
    1:2:2:2:2:1: ADD 0x5555561cabd0 <e952> {c13bq} @dt=0x55555619b140@(G/w32)
    1:2:2:2:2:1:1: ADD 0x5555561cac90 <e1006> {c13bf} @dt=0x55555619b140@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x5555561cad50 <e1013> {c13bd} @dt=0x55555619b140@(G/w32)  a [RV] <- VARSCOPE 0x5555561ae1e0 <e1431> {c3as} @dt=0x55555619b140@(G/w32)  TOP->a -> VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: VARREF 0x5555561cae70 <e1021> {c13bh} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VARSCOPE 0x5555561b0860 <e1479> {c8ar} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__t_no_Cin -> VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:2:2:2:1:2: SEL 0x5555561caf90 <e948> {c13as} @dt=0x55555619b140@(G/w32)
    1:2:2:2:2:1:2:1: EXTEND 0x5555561cb060 <e940> {c13bs} @dt=0x5555561abeb0@(G/w33)
    1:2:2:2:2:1:2:1:1: VARREF 0x5555561cb120 <e738> {c13bs} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [RV] <- VARSCOPE 0x5555561b0740 <e1476> {c7ak} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__Cin -> VAR 0x5555561bc8d0 <e718> {c7ak} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2:2:2:2:1:2:2: CONST 0x5555561cb240 <e941> {c13as} @dt=0x55555619b140@(G/w32)  32'h0
    1:2:2:2:2:1:2:3: CONST 0x5555561cb380 <e942> {c13as} @dt=0x55555619b140@(G/w32)  32'h20
    1:2:2:2:2:2: VARREF 0x5555561cb4c0 <e894> {c13at} @dt=0x55555619b140@(G/w32)  result [LV] => VARSCOPE 0x5555561ae640 <e1446> {c6at} @dt=0x55555619b140@(G/w32)  TOP->result -> VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNW 0x5555561cb5e0 <e1624> {c14av} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1: AND 0x5555561cb6a0 <e1034> {c14bv} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1:1: EQ 0x5555561cb760 <e1030> {c14be} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1:1:1: SEL 0x5555561cb820 <e750> {c14az} @dt=0x5555561a86b0@(G/w1) decl[31:0]]
    1:2:2:2:2:1:1:1:1: VARREF 0x5555561cb8f0 <e539> {c14ay} @dt=0x55555619b140@(G/w32)  a [RV] <- VARSCOPE 0x5555561ae1e0 <e1431> {c3as} @dt=0x55555619b140@(G/w32)  TOP->a -> VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x5555561cba10 <e562> {c14ba} @dt=0x5555561acb60@(G/sw5)  5'h1f
    1:2:2:2:2:1:1:1:3: CONST 0x5555561cbb50 <e749> {c14az} @dt=0x55555619b140@(G/w32)  32'h1
    1:2:2:2:2:1:1:2: SEL 0x5555561cbc90 <e762> {c14bp} @dt=0x5555561a86b0@(G/w1) decl[31:0]]
    1:2:2:2:2:1:1:2:1: VARREF 0x5555561cbd60 <e751> {c14bh} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VARSCOPE 0x5555561b0860 <e1479> {c8ar} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__t_no_Cin -> VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x5555561cbe80 <e604> {c14bq} @dt=0x5555561acb60@(G/sw5)  5'h1f
    1:2:2:2:2:1:1:2:3: CONST 0x5555561cbfc0 <e761> {c14bp} @dt=0x55555619b140@(G/w32)  32'h1
    1:2:2:2:2:1:2: NEQ 0x5555561cc100 <e1031> {c14cl} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1:2:1: SEL 0x5555561cc1c0 <e774> {c14cg} @dt=0x5555561a86b0@(G/w1) decl[31:0]]
    1:2:2:2:2:1:2:1:1: VARREF 0x5555561cc290 <e763> {c14bz} @dt=0x55555619b140@(G/w32)  result [RV] <- VARSCOPE 0x5555561ae640 <e1446> {c6at} @dt=0x55555619b140@(G/w32)  TOP->result -> VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:1:2: CONST 0x5555561cc3b0 <e654> {c14ch} @dt=0x5555561acb60@(G/sw5)  5'h1f
    1:2:2:2:2:1:2:1:3: CONST 0x5555561cc4f0 <e773> {c14cg} @dt=0x55555619b140@(G/w32)  32'h1
    1:2:2:2:2:1:2:2: SEL 0x5555561cc630 <e785> {c14cp} @dt=0x5555561a86b0@(G/w1) decl[31:0]]
    1:2:2:2:2:1:2:2:1: VARREF 0x5555561cc700 <e670> {c14co} @dt=0x55555619b140@(G/w32)  a [RV] <- VARSCOPE 0x5555561ae1e0 <e1431> {c3as} @dt=0x55555619b140@(G/w32)  TOP->a -> VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2:2: CONST 0x5555561cc820 <e696> {c14cq} @dt=0x5555561acb60@(G/sw5)  5'h1f
    1:2:2:2:2:1:2:2:3: CONST 0x5555561cc960 <e784> {c14cp} @dt=0x55555619b140@(G/w32)  32'h1
    1:2:2:2:2:2: VARREF 0x5555561ccaa0 <e527> {c14am} @dt=0x5555561a86b0@(G/w1)  overflow [LV] => VARSCOPE 0x5555561ae560 <e1443> {c5az} @dt=0x5555561a86b0@(G/w1)  TOP->overflow -> VAR 0x5555561b3e40 <e830> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNW 0x5555561ccbc0 <e1626#> {c15ar} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1: NOT 0x5555561ccc80 <e271> {c15at} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1:1: REDOR 0x5555561ccd40 <e269> {c15av} @dt=0x5555561a86b0@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x5555561cce00 <e786> {c15ax} @dt=0x55555619b140@(G/w32)  result [RV] <- VARSCOPE 0x5555561ae640 <e1446> {c6at} @dt=0x55555619b140@(G/w32)  TOP->result -> VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561ccf20 <e705> {c15am} @dt=0x5555561a86b0@(G/w1)  zero [LV] => VARSCOPE 0x5555561ae480 <e1440> {c5at} @dt=0x5555561a86b0@(G/w1)  TOP->zero -> VAR 0x5555561b3aa0 <e824> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561cf390 <e1628#> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0x55555619c640 <e1631#> {c1ai} traceInitSub0 => CFUNC 0x5555561cf520 <e1630#> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0x5555561cf520 <e1630#> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0x5555561cf920 <e1635#> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add
    1:2:2:2:3:1: VARREF 0x5555561cf800 <e1633#> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [RV] <- VARSCOPE 0x5555561ae100 <e1428> {c2al} @dt=0x5555561a86b0@(G/w1)  TOP->sub_add -> VAR 0x5555561b2c20 <e801> {c2al} @dt=0x5555561a86b0@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561cfc70 <e1642#> {c3as} @dt=0x55555619b140@(G/w32)  a
    1:2:2:2:3:1: VARREF 0x5555561cfb50 <e1639#> {c3as} @dt=0x55555619b140@(G/w32)  a [RV] <- VARSCOPE 0x5555561ae1e0 <e1431> {c3as} @dt=0x55555619b140@(G/w32)  TOP->a -> VAR 0x5555561b2fc0 <e806> {c3as} @dt=0x55555619b140@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561cffc0 <e1649#> {c4as} @dt=0x55555619b140@(G/w32)  b
    1:2:2:2:3:1: VARREF 0x5555561cfea0 <e1646#> {c4as} @dt=0x55555619b140@(G/w32)  b [RV] <- VARSCOPE 0x5555561ae2c0 <e1434> {c4as} @dt=0x55555619b140@(G/w32)  TOP->b -> VAR 0x5555561b3360 <e812> {c4as} @dt=0x55555619b140@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d0310 <e1656#> {c5am} @dt=0x5555561a86b0@(G/w1)  carry
    1:2:2:2:3:1: VARREF 0x5555561d01f0 <e1653#> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [RV] <- VARSCOPE 0x5555561ae3a0 <e1437> {c5am} @dt=0x5555561a86b0@(G/w1)  TOP->carry -> VAR 0x5555561b3700 <e818> {c5am} @dt=0x5555561a86b0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d0660 <e1663#> {c5at} @dt=0x5555561a86b0@(G/w1)  zero
    1:2:2:2:3:1: VARREF 0x5555561d0540 <e1660#> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [RV] <- VARSCOPE 0x5555561ae480 <e1440> {c5at} @dt=0x5555561a86b0@(G/w1)  TOP->zero -> VAR 0x5555561b3aa0 <e824> {c5at} @dt=0x5555561a86b0@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d09b0 <e1670#> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow
    1:2:2:2:3:1: VARREF 0x5555561d0890 <e1667#> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [RV] <- VARSCOPE 0x5555561ae560 <e1443> {c5az} @dt=0x5555561a86b0@(G/w1)  TOP->overflow -> VAR 0x5555561b3e40 <e830> {c5az} @dt=0x5555561a86b0@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d0d00 <e1677#> {c6at} @dt=0x55555619b140@(G/w32)  result
    1:2:2:2:3:1: VARREF 0x5555561d0be0 <e1674#> {c6at} @dt=0x55555619b140@(G/w32)  result [RV] <- VARSCOPE 0x5555561ae640 <e1446> {c6at} @dt=0x55555619b140@(G/w32)  TOP->result -> VAR 0x5555561b41e0 <e836> {c6at} @dt=0x55555619b140@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d12a0 <e1684#> {c2al} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32 sub_add
    1:2:2:2:3:1: VARREF 0x5555561d1180 <e1681#> {c2al} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__sub_add [RV] <- VARSCOPE 0x5555561aff60 <e1455> {c2al} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__sub_add -> VAR 0x5555561bbe50 <e1278> {c2al} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__sub_add [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d15f0 <e1691#> {c3as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32 a
    1:2:2:2:3:1: VARREF 0x5555561d14d0 <e1688#> {c3as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__a [RV] <- VARSCOPE 0x5555561b0080 <e1458> {c3as} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__a -> VAR 0x5555561bbfd0 <e414> {c3as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d1940 <e1698#> {c4as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32 b
    1:2:2:2:3:1: VARREF 0x5555561d1820 <e1695#> {c4as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__b [RV] <- VARSCOPE 0x5555561b01a0 <e1461> {c4as} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__b -> VAR 0x5555561bc150 <e716> {c4as} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d1c90 <e1705#> {c5am} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32 carry
    1:2:2:2:3:1: VARREF 0x5555561d1b70 <e1702#> {c5am} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__carry [RV] <- VARSCOPE 0x5555561b02c0 <e1464> {c5am} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__carry -> VAR 0x5555561bc2d0 <e430> {c5am} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__carry [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d2040 <e1712#> {c5at} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32 zero
    1:2:2:2:3:1: VARREF 0x5555561d1f20 <e1709#> {c5at} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__zero [RV] <- VARSCOPE 0x5555561b03e0 <e1467> {c5at} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__zero -> VAR 0x5555561bc450 <e438> {c5at} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__zero [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d23f0 <e1719#> {c5az} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32 overflow
    1:2:2:2:3:1: VARREF 0x5555561d22d0 <e1716#> {c5az} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__overflow [RV] <- VARSCOPE 0x5555561b0500 <e1470> {c5az} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__overflow -> VAR 0x5555561bc5d0 <e446> {c5az} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__overflow [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d27c0 <e1726#> {c6at} @dt=0x55555619b140@(G/w32)  AddMinusALU_32 result
    1:2:2:2:3:1: VARREF 0x5555561d26a0 <e1723#> {c6at} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__result [RV] <- VARSCOPE 0x5555561b0620 <e1473> {c6at} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__result -> VAR 0x5555561bc750 <e717> {c6at} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__result [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561d2b90 <e1733#> {c7ak} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32 Cin
    1:2:2:2:3:1: VARREF 0x5555561d2a70 <e1730#> {c7ak} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [RV] <- VARSCOPE 0x5555561b0740 <e1476> {c7ak} @dt=0x5555561a86b0@(G/w1)  TOP->AddMinusALU_32__DOT__Cin -> VAR 0x5555561bc8d0 <e718> {c7ak} @dt=0x5555561a86b0@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x5555561d2f60 <e1740#> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32 t_no_Cin
    1:2:2:2:3:1: VARREF 0x5555561d2e40 <e1737#> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VARSCOPE 0x5555561b0860 <e1479> {c8ar} @dt=0x55555619b140@(G/w32)  TOP->AddMinusALU_32__DOT__t_no_Cin -> VAR 0x5555561bca50 <e719> {c8ar} @dt=0x55555619b140@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a86b0 <e228> {c14be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561acb60 <e554> {c14az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55555619b140 <e413> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561b1840 <e726> {c12ay} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561abeb0 <e487> {c13as} @dt=this@(G/w33)  logic [GENERIC] kwd=logic range=[32:0]
    3:1: BASICDTYPE 0x5555561a86b0 <e228> {c14be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619b140 <e413> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561abeb0 <e487> {c13as} @dt=this@(G/w33)  logic [GENERIC] kwd=logic range=[32:0]
    3:1: BASICDTYPE 0x5555561acb60 <e554> {c14az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555561b1840 <e726> {c12ay} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e1597> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
