INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/Desktop/PLD/STOPWATCH_UART/project_1/SOURCES/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
