#!/usr/bin/env bash
# ****************************************************************************
# Vivado (TM) v2024.1 (64-bit)
#
# Filename    : elaborate.sh
# Simulator   : AMD Vivado Simulator
# Description : Script for elaborating the compiled design
#
# Generated by Vivado on Sun May 18 10:40:19 PDT 2025
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
#
# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
# Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
#
# usage: elaborate.sh
#
# ****************************************************************************
xv_lib_path="/tools/Xilinx/Vivado/2024.1/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vivado/2024.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vivado/2024.1/lib/lnx64.o"
[ -z "$LIBRARY_PATH" ] && export LIBRARY_PATH=/usr/lib/x86_64-linux-gnu || export LIBRARY_PATH=/usr/lib/x86_64-linux-gnu:$LIBRARY_PATH
set -Eeuo pipefail

xv_cxl_lib_path="/tools/Xilinx/Vivado/2024.1/data/xsim"
xv_cpt_lib_path="/tools/Xilinx/Vivado/2024.1/data/simmodels/xsim/2024.1/lnx64/9.3.0/systemc/protected"
xv_ext_lib_path="/tools/Xilinx/Vivado/2024.1/data/simmodels/xsim/2024.1/lnx64/9.3.0/ext"
xv_boost_lib_path="/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0"

export CHESSDIR="$XILINX_VITIS/aietools/tps/lnx64/target/chessdir"

# link design libraries
echo "xsc --shared --cppversion 14 -lib xil_defaultlib -gcc_link_options "-L$xv_cxl_lib_path/ip/noc_sc_v1_0_0 -lnoc_sc_v1_0_0" -gcc_link_options "-L$xv_ext_lib_path/protobuf -lprotobuf" -gcc_link_options "-L$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0 -lsim_qdma_cpp_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0 -laxi_tlm_ext_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/remote_port_c_v4 -lremote_port_c_v4" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm_ipc_v1_0 -lxtlm_ipc_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0 -lsim_qdma_sc_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0 -lxtlm_ap_ctrl_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0 -lxtlm_simple_interconnect_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/common_cpp_v1_0 -lcommon_cpp_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/debug_tcp_server_v1 -ldebug_tcp_server_v1" -gcc_link_options "-L$xv_cxl_lib_path/ip/common_rpc_v1 -lcommon_rpc_v1" -gcc_link_options "-L$xv_cpt_lib_path/noc_v1_0_0 -lnoc_v1_0_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm -lxtlm" -gcc_link_options "-L$xv_cxl_lib_path/ip/aie_ps_v1_0 -laie_ps_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/remote_port_sc_v4 -lremote_port_sc_v4" -gcc_link_options "-L$xv_cxl_lib_path/ip/pl_fileio_v1_0_0 -lpl_fileio_v1_0_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0 -laie_xtlm_v1_0_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/rwd_tlmmodel_v1 -lrwd_tlmmodel_v1" -gcc_link_options "-L$xv_cxl_lib_path/ip/emu_perf_common_v1_0 -lemu_perf_common_v1_0" -o libdpi.so"
xsc --shared --cppversion 14 -lib xil_defaultlib -gcc_link_options "-L$xv_cxl_lib_path/ip/noc_sc_v1_0_0 -lnoc_sc_v1_0_0" -gcc_link_options "-L$xv_ext_lib_path/protobuf -lprotobuf" -gcc_link_options "-L$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0 -lsim_qdma_cpp_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0 -laxi_tlm_ext_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/remote_port_c_v4 -lremote_port_c_v4" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm_ipc_v1_0 -lxtlm_ipc_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0 -lsim_qdma_sc_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0 -lxtlm_ap_ctrl_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0 -lxtlm_simple_interconnect_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/common_cpp_v1_0 -lcommon_cpp_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/debug_tcp_server_v1 -ldebug_tcp_server_v1" -gcc_link_options "-L$xv_cxl_lib_path/ip/common_rpc_v1 -lcommon_rpc_v1" -gcc_link_options "-L$xv_cpt_lib_path/noc_v1_0_0 -lnoc_v1_0_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm -lxtlm" -gcc_link_options "-L$xv_cxl_lib_path/ip/aie_ps_v1_0 -laie_ps_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/remote_port_sc_v4 -lremote_port_sc_v4" -gcc_link_options "-L$xv_cxl_lib_path/ip/pl_fileio_v1_0_0 -lpl_fileio_v1_0_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0 -laie_xtlm_v1_0_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/rwd_tlmmodel_v1 -lrwd_tlmmodel_v1" -gcc_link_options "-L$xv_cxl_lib_path/ip/emu_perf_common_v1_0 -lemu_perf_common_v1_0" -o libdpi.so

# elaborate design
echo "xelab --incr --debug typical --relax --mt 8 -sv_root "$xv_cxl_lib_path/ip/noc_sc_v1_0_0" -sc_lib libnoc_sc_v1_0_0.so --include "$xv_cxl_lib_path/ip/noc_sc_v1_0_0/include" -sv_root "$xv_ext_lib_path/protobuf" -sc_lib libprotobuf.so --include "$xv_ext_lib_path/protobuf/include" -sv_root "$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0" -sc_lib libsim_qdma_cpp_v1_0.so --include "$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0" -sc_lib libaxi_tlm_ext_v1_0.so --include "$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/remote_port_c_v4" -sc_lib libremote_port_c_v4.so --include "$xv_cxl_lib_path/ip/remote_port_c_v4/include" -sv_root "$xv_cxl_lib_path/ip/xtlm_ipc_v1_0" -sc_lib libxtlm_ipc_v1_0.so --include "$xv_cxl_lib_path/ip/xtlm_ipc_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0" -sc_lib libsim_qdma_sc_v1_0.so --include "$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0" -sc_lib libxtlm_ap_ctrl_v1_0.so --include "$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0" -sc_lib libxtlm_simple_interconnect_v1_0.so --include "$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/common_cpp_v1_0" -sc_lib libcommon_cpp_v1_0.so --include "$xv_cxl_lib_path/ip/common_cpp_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/debug_tcp_server_v1" -sc_lib libdebug_tcp_server_v1.so --include "$xv_cxl_lib_path/ip/debug_tcp_server_v1/include" -sv_root "$xv_cxl_lib_path/ip/common_rpc_v1" -sc_lib libcommon_rpc_v1.so --include "$xv_cxl_lib_path/ip/common_rpc_v1/include" -sv_root "$xv_cpt_lib_path/noc_v1_0_0" -sc_lib libnoc_v1_0_0.so --include "$xv_cpt_lib_path/noc_v1_0_0/include" -sv_root "$xv_cxl_lib_path/ip/xtlm" -sc_lib libxtlm.so --include "$xv_cxl_lib_path/ip/xtlm/include" -sv_root "$xv_cxl_lib_path/ip/aie_ps_v1_0" -sc_lib libaie_ps_v1_0.so --include "$xv_cxl_lib_path/ip/aie_ps_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/remote_port_sc_v4" -sc_lib libremote_port_sc_v4.so --include "$xv_cxl_lib_path/ip/remote_port_sc_v4/include" -sv_root "$xv_cxl_lib_path/ip/pl_fileio_v1_0_0" -sc_lib libpl_fileio_v1_0_0.so --include "$xv_cxl_lib_path/ip/pl_fileio_v1_0_0/include" -sv_root "$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0" -sc_lib libaie_xtlm_v1_0_0.so --include "$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0/include" -sv_root "$xv_cxl_lib_path/ip/rwd_tlmmodel_v1" -sc_lib librwd_tlmmodel_v1.so --include "$xv_cxl_lib_path/ip/rwd_tlmmodel_v1/include" -sv_root "$xv_cxl_lib_path/ip/emu_perf_common_v1_0" -sc_lib libemu_perf_common_v1_0.so --include "$xv_cxl_lib_path/ip/emu_perf_common_v1_0/include" --include "../../../../prj.gen/sim_1/bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sysc" --include "../../../../prj.gen/sim_1/bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim_tlm" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_1/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_1/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim_tlm" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/xtlm" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_xlconstant_0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_ctrl_interconnect_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_hub_0/src" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_hub_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon0_0/src" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon1_0/src" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon1_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon2_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon3_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon4_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon5_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/sim" --include "$xv_boost_lib_path" -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_19 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L axis_infrastructure_v1_1_1 -L axis_register_slice_v1_1_31 -L axis_dwidth_converter_v1_1_30 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm -sv_root "." -sc_lib libdpi.so --snapshot vitis_design_wrapper_sim_wrapper_behav xil_defaultlib.vitis_design_wrapper_sim_wrapper xil_defaultlib.glbl -log elaborate.log   -ignore_assertions  --debug sc"
xelab --incr --debug typical --relax --mt 8 -sv_root "$xv_cxl_lib_path/ip/noc_sc_v1_0_0" -sc_lib libnoc_sc_v1_0_0.so --include "$xv_cxl_lib_path/ip/noc_sc_v1_0_0/include" -sv_root "$xv_ext_lib_path/protobuf" -sc_lib libprotobuf.so --include "$xv_ext_lib_path/protobuf/include" -sv_root "$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0" -sc_lib libsim_qdma_cpp_v1_0.so --include "$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0" -sc_lib libaxi_tlm_ext_v1_0.so --include "$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/remote_port_c_v4" -sc_lib libremote_port_c_v4.so --include "$xv_cxl_lib_path/ip/remote_port_c_v4/include" -sv_root "$xv_cxl_lib_path/ip/xtlm_ipc_v1_0" -sc_lib libxtlm_ipc_v1_0.so --include "$xv_cxl_lib_path/ip/xtlm_ipc_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0" -sc_lib libsim_qdma_sc_v1_0.so --include "$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0" -sc_lib libxtlm_ap_ctrl_v1_0.so --include "$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0" -sc_lib libxtlm_simple_interconnect_v1_0.so --include "$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/common_cpp_v1_0" -sc_lib libcommon_cpp_v1_0.so --include "$xv_cxl_lib_path/ip/common_cpp_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/debug_tcp_server_v1" -sc_lib libdebug_tcp_server_v1.so --include "$xv_cxl_lib_path/ip/debug_tcp_server_v1/include" -sv_root "$xv_cxl_lib_path/ip/common_rpc_v1" -sc_lib libcommon_rpc_v1.so --include "$xv_cxl_lib_path/ip/common_rpc_v1/include" -sv_root "$xv_cpt_lib_path/noc_v1_0_0" -sc_lib libnoc_v1_0_0.so --include "$xv_cpt_lib_path/noc_v1_0_0/include" -sv_root "$xv_cxl_lib_path/ip/xtlm" -sc_lib libxtlm.so --include "$xv_cxl_lib_path/ip/xtlm/include" -sv_root "$xv_cxl_lib_path/ip/aie_ps_v1_0" -sc_lib libaie_ps_v1_0.so --include "$xv_cxl_lib_path/ip/aie_ps_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/remote_port_sc_v4" -sc_lib libremote_port_sc_v4.so --include "$xv_cxl_lib_path/ip/remote_port_sc_v4/include" -sv_root "$xv_cxl_lib_path/ip/pl_fileio_v1_0_0" -sc_lib libpl_fileio_v1_0_0.so --include "$xv_cxl_lib_path/ip/pl_fileio_v1_0_0/include" -sv_root "$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0" -sc_lib libaie_xtlm_v1_0_0.so --include "$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0/include" -sv_root "$xv_cxl_lib_path/ip/rwd_tlmmodel_v1" -sc_lib librwd_tlmmodel_v1.so --include "$xv_cxl_lib_path/ip/rwd_tlmmodel_v1/include" -sv_root "$xv_cxl_lib_path/ip/emu_perf_common_v1_0" -sc_lib libemu_perf_common_v1_0.so --include "$xv_cxl_lib_path/ip/emu_perf_common_v1_0/include" --include "../../../../prj.gen/sim_1/bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sysc" --include "../../../../prj.gen/sim_1/bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim_tlm" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_1/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_1/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_ddr4_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim_tlm" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/xtlm" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_xlconstant_0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sysc" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_ctrl_interconnect_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_hub_0/src" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_hub_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon0_0/src" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon0_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon1_0/src" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon1_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon2_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon3_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon4_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dpa_mon5_0/sim" --include "../../../../prj.ip_user_files/bd/vitis_design/sim" --include "$xv_boost_lib_path" -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_19 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L axis_infrastructure_v1_1_1 -L axis_register_slice_v1_1_31 -L axis_dwidth_converter_v1_1_30 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm -sv_root "." -sc_lib libdpi.so --snapshot vitis_design_wrapper_sim_wrapper_behav xil_defaultlib.vitis_design_wrapper_sim_wrapper xil_defaultlib.glbl -log elaborate.log   -ignore_assertions  --debug sc

