<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.09.13.10:46:06"
 outputDirectory="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="epcs" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="epcs_dclk" direction="output" role="dclk" width="1" />
   <port name="epcs_sce" direction="output" role="sce" width="1" />
   <port name="epcs_sdo" direction="output" role="sdo" width="1" />
   <port name="epcs_data0" direction="input" role="data0" width="1" />
  </interface>
  <interface name="flash" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="flash_tcm_address_out"
       direction="output"
       role="tcm_address_out"
       width="23" />
   <port
       name="flash_tcm_read_n_out"
       direction="output"
       role="tcm_read_n_out"
       width="1" />
   <port
       name="flash_tcm_write_n_out"
       direction="output"
       role="tcm_write_n_out"
       width="1" />
   <port
       name="flash_tcm_data_out"
       direction="bidir"
       role="tcm_data_out"
       width="8" />
   <port
       name="flash_tcm_chipselect_n_out"
       direction="output"
       role="tcm_chipselect_n_out"
       width="1" />
  </interface>
  <interface name="led" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led_export" direction="output" role="export" width="18" />
  </interface>
  <interface name="pll_arst" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_arst_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="pll_lock" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_lock_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="pll_pdone" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_pdone_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="rst_rst" kind="reset" start="0">
   <property name="associatedClock" value="clk_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst_rst_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="32" />
   <port name="sdram_dqm" direction="output" role="dqm" width="4" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="sdram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="sram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sram_DQ" direction="bidir" role="DQ" width="16" />
   <port name="sram_ADDR" direction="output" role="ADDR" width="20" />
   <port name="sram_UB_n" direction="output" role="UB_n" width="1" />
   <port name="sram_LB_n" direction="output" role="LB_n" width="1" />
   <port name="sram_WE_n" direction="output" role="WE_n" width="1" />
   <port name="sram_CE_n" direction="output" role="CE_n" width="1" />
   <port name="sram_OE_n" direction="output" role="OE_n" width="1" />
  </interface>
  <interface name="uart" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="uart_rxd" direction="input" role="rxd" width="1" />
   <port name="uart_txd" direction="output" role="txd" width="1" />
   <port name="uart_cts_n" direction="input" role="cts_n" width="1" />
   <port name="uart_rts_n" direction="output" role="rts_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="Qsys_vhd:1.0:AUTO_CLK_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLK_CLOCK_RATE=-1,AUTO_CLK_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1631501119,AUTO_UNIQUE_ID=(altera_avalon_uart:15.0:baud=115200,baudError=0.01,clockRate=100000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=true,useEopRegister=true,useRelativePathForSimFile=false)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_nios2_gen2:15.0:AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=289413152,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x11402000&apos; end=&apos;0x11402040&apos; /&gt;&lt;slave name=&apos;RS232.s1&apos; start=&apos;0x11402040&apos; end=&apos;0x11402060&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x11402060&apos; end=&apos;0x11402070&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x11402070&apos; end=&apos;0x11402080&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x11402080&apos; end=&apos;0x11402088&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x11402088&apos; end=&apos;0x11402090&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=134217760,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=sram.avalon_slave,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=1,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=289411072,resetOffset=0,resetSlave=epcs.epcs_control_port,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:15.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=289413152,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x11402000&apos; end=&apos;0x11402040&apos; /&gt;&lt;slave name=&apos;RS232.s1&apos; start=&apos;0x11402040&apos; end=&apos;0x11402060&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x11402060&apos; end=&apos;0x11402070&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x11402070&apos; end=&apos;0x11402080&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x11402080&apos; end=&apos;0x11402088&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x11402088&apos; end=&apos;0x11402090&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=-1,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=134217760,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=-1,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=sram.avalon_slave,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=289411072,resetOffset=0,resetSlave=epcs.epcs_control_port,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=-1,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=-1,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=-1,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=-1,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=-1,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=-1,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=-1,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=-1,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:15.0:)(clock:15.0:)(reset:15.0:))(altera_avalon_epcs_flash_controller:15.0:autoInitializationFileName=Qsys_vhd_epcs,autoSelectASMIAtom=true,clockRate=100000000,deviceFamilyString=Cyclone IV E,iuseASMIAtom=false,register_offset=1024,resetrequest_enabled=true,useASMIAtom=false)(altera_generic_tristate_controller:15.0:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,INTERFACE_ASSIGNMENT_VALUES=1,1,1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,60,160,60,ns,8388608u,8,0,1,1,1,SIM_DIR,APP_DIR,TCM_ADDRESS_W=23,TCM_BYTEENABLE_W=1,TCM_DATA_HOLD=60,TCM_DATA_W=8,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=160,TCM_SETUP_WAIT=60,TCM_SYMBOLS_PER_WORD=1,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,CLOCK_RATE=100000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=23,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=60,AV_DATA_HOLD_CYCLES=6,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=16,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=60,AV_SETUP_WAIT_CYCLES=6,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=16,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:15.0:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,AV_ADDRESS_W=23,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=60,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=60,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_tristate_conduit_bridge:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;flash_generic_tristate_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;23&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_avalon_jtag_uart:15.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=256,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=256,writeIRQThreshold=8)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=18)(altpll:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=0,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=2,CLK1_PHASE_SHIFT=-1806,CLK2_DIVIDE_BY=5,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1806 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 100.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -65.00000000 PT#DIV_FACTOR2 5 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 10.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 2 PT#MULT_FACTOR0 2 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1631233720115627.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_new_sdram_controller:15.0:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=Qsys_vhd_sdram,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728)(TERASIC_SRAM:1.0:ADDR_BITS=20,AUTO_CLOCK_RESET_CLOCK_RATE=100000000,DATA_BITS=16)(altera_avalon_sysid_qsys:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,id=1,timestamp=1631501119)(altera_avalon_timer:15.0:alwaysRun=false,counterSize=64,fixedPeriod=false,loadValue=99999,mult=0,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=4,snapshot=true,systemFrequency=100000000,ticksPerSec=1000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0,watchdogPulse=2)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11402088,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11200000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11402080,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11401800,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11401000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11402070,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11402060,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11402000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11402040,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x10800000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11200000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11401800,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x11401000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x10800000,defaultConnection=false)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(interrupt:15.0:irqNumber=0)(interrupt:15.0:irqNumber=1)(interrupt:15.0:irqNumber=2)(interrupt:15.0:irqNumber=3)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(tristate_conduit:15.0:)"
   instancePathKey="Qsys_vhd"
   kind="Qsys_vhd"
   version="1.0"
   name="Qsys_vhd">
  <parameter name="AUTO_CLK_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1631501119" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/Qsys_vhd.vhd"
       type="VHDL" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/qsys_vhd_rst_controller.vhd"
       type="VHDL" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/qsys_vhd_rst_controller_001.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_RS232.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_epcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_epcs_boot_rom.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_flash_generic_tristate_controller.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_flash_tristate_conduit_bridge.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_led.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_pll.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/TERASIC_SRAM.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_system_id.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/altera_avalon_epcs_flash_controller_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/ip/TERASIC_SRAM/TERASIC_SRAM_hw.tcl" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/ip/TERASIC_SRAM/TERASIC_SRAM.v" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 0 starting:Qsys_vhd "Qsys_vhd"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>14</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>13</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>26</b> modules, <b>101</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_avalon_slave_translator.avalon_anti_slave_0 and sram.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces system_id_control_slave_translator.avalon_anti_slave_0 and system_id.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces epcs_epcs_control_port_translator.avalon_anti_slave_0 and epcs.epcs_control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pll_pll_slave_translator.avalon_anti_slave_0 and pll.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_s1_translator.avalon_anti_slave_0 and led.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_s1_translator.avalon_anti_slave_0 and timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces RS232_s1_translator.avalon_anti_slave_0 and RS232.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces flash_generic_tristate_controller_uas_translator.avalon_anti_slave_0 and flash_generic_tristate_controller.uas</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>53</b> modules, <b>276</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>66</b> modules, <b>328</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>68</b> modules, <b>338</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>70</b> modules, <b>346</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>95</b> modules, <b>417</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>99</b> modules, <b>433</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>101</b> modules, <b>447</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>101</b> modules, <b>449</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>105</b> modules, <b>554</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>61</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>15</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>16</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>19</b> modules, <b>68</b> connections]]></message>
   <message level="Warning" culprit="Qsys_vhd">"No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="Qsys_vhd">"No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"</message>
   <message level="Warning" culprit="Qsys_vhd">"No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"</message>
   <message level="Warning" culprit="Qsys_vhd">"No matching role found for RS232:s1:dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="Qsys_vhd">"No matching role found for RS232:s1:endofpacket (endofpacket)"</message>
   <message level="Warning" culprit="Qsys_vhd">"No matching role found for RS232:s1:readyfordata (readyfordata)"</message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_avalon_uart</b> "<b>submodules/Qsys_vhd_RS232</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/Qsys_vhd_cpu</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_avalon_epcs_flash_controller</b> "<b>submodules/Qsys_vhd_epcs</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/Qsys_vhd_flash_generic_tristate_controller</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/Qsys_vhd_flash_tristate_conduit_bridge</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/Qsys_vhd_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Qsys_vhd_led</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altpll</b> "<b>submodules/Qsys_vhd_pll</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/Qsys_vhd_sdram</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>TERASIC_SRAM</b> "<b>submodules/TERASIC_SRAM</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/Qsys_vhd_system_id</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Qsys_vhd_timer</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Qsys_vhd_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/Qsys_vhd_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd"><![CDATA["<b>Qsys_vhd</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 17 starting:altera_avalon_uart "submodules/Qsys_vhd_RS232"</message>
   <message level="Info" culprit="RS232">Starting RTL generation for module 'Qsys_vhd_RS232'</message>
   <message level="Info" culprit="RS232">  Generation command is [exec E:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_vhd_RS232 --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0002_RS232_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0002_RS232_gen//Qsys_vhd_RS232_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="RS232">Done RTL generation for module 'Qsys_vhd_RS232'</message>
   <message level="Info" culprit="RS232"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_uart</b> "<b>RS232</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 16 starting:altera_nios2_gen2 "submodules/Qsys_vhd_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/Qsys_vhd_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 102 starting:altera_nios2_gen2_unit "submodules/Qsys_vhd_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'Qsys_vhd_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec E:/altera/15.0/quartus/bin64/eperlcmd.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_vhd_cpu_cpu --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0015_cpu_gen/ --quartus_bindir=E:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0015_cpu_gen//Qsys_vhd_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:53 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:53 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:55 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:55 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:46:00 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:46:03 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:46:04 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'Qsys_vhd_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 16 starting:altera_avalon_epcs_flash_controller "submodules/Qsys_vhd_epcs"</message>
   <message level="Info" culprit="epcs">Starting RTL generation for module 'Qsys_vhd_epcs'</message>
   <message level="Info" culprit="epcs">  Generation command is [exec E:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=Qsys_vhd_epcs --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0003_epcs_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0003_epcs_gen//Qsys_vhd_epcs_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="epcs">Done RTL generation for module 'Qsys_vhd_epcs'</message>
   <message level="Info" culprit="epcs"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_epcs_flash_controller</b> "<b>epcs</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 15 starting:altera_generic_tristate_controller "submodules/Qsys_vhd_flash_generic_tristate_controller"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="flash_generic_tristate_controller"><![CDATA["<b>flash_generic_tristate_controller</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="flash_generic_tristate_controller"><![CDATA["<b>flash_generic_tristate_controller</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="flash_generic_tristate_controller"><![CDATA["<b>flash_generic_tristate_controller</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="flash_generic_tristate_controller"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>flash_generic_tristate_controller</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 101 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 100 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 99 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 17 starting:altera_tristate_conduit_bridge "submodules/Qsys_vhd_flash_tristate_conduit_bridge"</message>
   <message level="Info" culprit="flash_tristate_conduit_bridge"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>flash_tristate_conduit_bridge</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 16 starting:altera_avalon_jtag_uart "submodules/Qsys_vhd_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'Qsys_vhd_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec E:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_vhd_jtag_uart --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0005_jtag_uart_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0005_jtag_uart_gen//Qsys_vhd_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'Qsys_vhd_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 15 starting:altera_avalon_pio "submodules/Qsys_vhd_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'Qsys_vhd_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec E:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_vhd_led --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0006_led_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0006_led_gen//Qsys_vhd_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'Qsys_vhd_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 14 starting:altpll "submodules/Qsys_vhd_pll"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: E:/altera/15.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0007_sopcgen/Qsys_vhd_pll.v --source=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0007_sopcgen/Qsys_vhd_pll.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0008_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.358s</message>
   <message level="Info" culprit="pll"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altpll</b> "<b>pll</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 13 starting:altera_avalon_new_sdram_controller "submodules/Qsys_vhd_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'Qsys_vhd_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec E:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_vhd_sdram --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0009_sdram_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0009_sdram_gen//Qsys_vhd_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'Qsys_vhd_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 12 starting:TERASIC_SRAM "submodules/TERASIC_SRAM"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: E:/altera/15.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:/zyb/Documents/Record/FPGA_exercise/DE2-115/ip/TERASIC_SRAM/TERASIC_SRAM.v --source=D:/zyb/Documents/Record/FPGA_exercise/DE2-115/ip/TERASIC_SRAM/TERASIC_SRAM.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.593s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: E:/altera/15.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:\zyb\Documents\Record\FPGA_exercise\DE2-115\ip\TERASIC_SRAM\TERASIC_SRAM.v --source=D:/zyb/Documents/Record/FPGA_exercise/DE2-115/ip/TERASIC_SRAM/TERASIC_SRAM.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0010_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=TERASIC_SRAM "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=DATA_BITS=D\"16\";ADDR_BITS=D\"20\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.172s</message>
   <message level="Info" culprit="sram"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>TERASIC_SRAM</b> "<b>sram</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 11 starting:altera_avalon_sysid_qsys "submodules/Qsys_vhd_system_id"</message>
   <message level="Info" culprit="system_id"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>system_id</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 10 starting:altera_avalon_timer "submodules/Qsys_vhd_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'Qsys_vhd_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec E:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64//perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_vhd_timer --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0012_timer_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0012_timer_gen//Qsys_vhd_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'Qsys_vhd_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 9 starting:altera_mm_interconnect "submodules/Qsys_vhd_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.021s/0.030s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.017s/0.025s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.013s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.017s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.020s/0.024s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>103</b> modules, <b>348</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 98 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 100 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 85 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 83 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 82 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 59 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 58 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 57 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 56 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 54 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 47 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 46 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 44 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sram_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sram_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 42 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 41 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 40 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 39 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 29 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 28 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 24 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 18 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 17 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 16 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sram_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sram_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 12 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 10 starting:altera_avalon_st_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 2 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 10 starting:altera_avalon_st_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 1 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 2 starting:altera_avalon_st_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_010"><![CDATA["<b>avalon_st_adapter_010</b>" reuses <b>error_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_010</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 0 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_010</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 107 starting:altera_irq_mapper "submodules/Qsys_vhd_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 106 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_uart:15.0:baud=115200,baudError=0.01,clockRate=100000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=true,useEopRegister=true,useRelativePathForSimFile=false"
   instancePathKey="Qsys_vhd:.:RS232"
   kind="altera_avalon_uart"
   version="15.0"
   name="Qsys_vhd_RS232">
  <parameter name="baud" value="115200" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="parityFisrtChar" value="N" />
  <parameter name="parity" value="NONE" />
  <parameter name="useCtsRts" value="true" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="dataBits" value="8" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="useEopRegister" value="true" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="simCharStream" value="" />
  <parameter name="baudError" value="0.01" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_RS232.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="RS232" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 17 starting:altera_avalon_uart "submodules/Qsys_vhd_RS232"</message>
   <message level="Info" culprit="RS232">Starting RTL generation for module 'Qsys_vhd_RS232'</message>
   <message level="Info" culprit="RS232">  Generation command is [exec E:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_vhd_RS232 --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0002_RS232_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0002_RS232_gen//Qsys_vhd_RS232_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="RS232">Done RTL generation for module 'Qsys_vhd_RS232'</message>
   <message level="Info" culprit="RS232"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_uart</b> "<b>RS232</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:15.0:AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=289413152,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x11402000&apos; end=&apos;0x11402040&apos; /&gt;&lt;slave name=&apos;RS232.s1&apos; start=&apos;0x11402040&apos; end=&apos;0x11402060&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x11402060&apos; end=&apos;0x11402070&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x11402070&apos; end=&apos;0x11402080&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x11402080&apos; end=&apos;0x11402088&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x11402088&apos; end=&apos;0x11402090&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=134217760,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=sram.avalon_slave,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=1,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=289411072,resetOffset=0,resetSlave=epcs.epcs_control_port,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:15.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=289413152,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x11402000&apos; end=&apos;0x11402040&apos; /&gt;&lt;slave name=&apos;RS232.s1&apos; start=&apos;0x11402040&apos; end=&apos;0x11402060&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x11402060&apos; end=&apos;0x11402070&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x11402070&apos; end=&apos;0x11402080&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x11402080&apos; end=&apos;0x11402088&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x11402088&apos; end=&apos;0x11402090&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=-1,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=134217760,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=-1,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=sram.avalon_slave,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=289411072,resetOffset=0,resetSlave=epcs.epcs_control_port,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=-1,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=-1,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=-1,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=-1,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=-1,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=-1,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=-1,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=-1,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:15.0:)(clock:15.0:)(reset:15.0:)"
   instancePathKey="Qsys_vhd:.:cpu"
   kind="altera_nios2_gen2"
   version="15.0"
   name="Qsys_vhd_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="sram.avalon_slave" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="15" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="134217760" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x11402000&apos; end=&apos;0x11402040&apos; /&gt;&lt;slave name=&apos;RS232.s1&apos; start=&apos;0x11402040&apos; end=&apos;0x11402060&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x11402060&apos; end=&apos;0x11402070&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x11402070&apos; end=&apos;0x11402080&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x11402080&apos; end=&apos;0x11402088&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x11402088&apos; end=&apos;0x11402090&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="1" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="epcs.epcs_control_port" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="289413152" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="289411072" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="5" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Qsys_vhd" as="cpu" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 16 starting:altera_nios2_gen2 "submodules/Qsys_vhd_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/Qsys_vhd_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 102 starting:altera_nios2_gen2_unit "submodules/Qsys_vhd_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'Qsys_vhd_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec E:/altera/15.0/quartus/bin64/eperlcmd.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_vhd_cpu_cpu --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0015_cpu_gen/ --quartus_bindir=E:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0015_cpu_gen//Qsys_vhd_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:53 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:53 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:55 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:55 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:46:00 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:46:03 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:46:04 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'Qsys_vhd_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_epcs_flash_controller:15.0:autoInitializationFileName=Qsys_vhd_epcs,autoSelectASMIAtom=true,clockRate=100000000,deviceFamilyString=Cyclone IV E,iuseASMIAtom=false,register_offset=1024,resetrequest_enabled=true,useASMIAtom=false"
   instancePathKey="Qsys_vhd:.:epcs"
   kind="altera_avalon_epcs_flash_controller"
   version="15.0"
   name="Qsys_vhd_epcs">
  <parameter name="autoSelectASMIAtom" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="register_offset" value="1024" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="autoInitializationFileName" value="Qsys_vhd_epcs" />
  <parameter name="iuseASMIAtom" value="false" />
  <parameter name="useASMIAtom" value="false" />
  <parameter name="clockRate" value="100000000" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_epcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_epcs_boot_rom.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/altera_avalon_epcs_flash_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="epcs" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 16 starting:altera_avalon_epcs_flash_controller "submodules/Qsys_vhd_epcs"</message>
   <message level="Info" culprit="epcs">Starting RTL generation for module 'Qsys_vhd_epcs'</message>
   <message level="Info" culprit="epcs">  Generation command is [exec E:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=Qsys_vhd_epcs --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0003_epcs_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0003_epcs_gen//Qsys_vhd_epcs_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="epcs">Done RTL generation for module 'Qsys_vhd_epcs'</message>
   <message level="Info" culprit="epcs"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_epcs_flash_controller</b> "<b>epcs</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_generic_tristate_controller:15.0:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,INTERFACE_ASSIGNMENT_VALUES=1,1,1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,60,160,60,ns,8388608u,8,0,1,1,1,SIM_DIR,APP_DIR,TCM_ADDRESS_W=23,TCM_BYTEENABLE_W=1,TCM_DATA_HOLD=60,TCM_DATA_W=8,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=160,TCM_SETUP_WAIT=60,TCM_SYMBOLS_PER_WORD=1,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,CLOCK_RATE=100000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=23,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=60,AV_DATA_HOLD_CYCLES=6,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=16,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=60,AV_SETUP_WAIT_CYCLES=6,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=16,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:15.0:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,AV_ADDRESS_W=23,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=60,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=60,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="Qsys_vhd:.:flash_generic_tristate_controller"
   kind="altera_generic_tristate_controller"
   version="15.0"
   name="Qsys_vhd_flash_generic_tristate_controller">
  <parameter name="TCM_BYTEENABLE_W" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="5" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="1" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR" />
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="TCM_WRITE_WAIT" value="160" />
  <parameter name="TCM_READ_WAIT" value="160" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="TCM_DATA_HOLD" value="60" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="TCM_DATA_W" value="8" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="TCM_ADDRESS_W" value="23" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="TCM_SETUP_WAIT" value="60" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="USE_READ" value="1" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter
     name="MODULE_ASSIGNMENT_VALUES"
     value="altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,60,160,60,ns,8388608u,8,0,1,1,1,SIM_DIR,APP_DIR" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_flash_generic_tristate_controller.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
  </childSourceFiles>
  <instantiator instantiator="Qsys_vhd" as="flash_generic_tristate_controller" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 15 starting:altera_generic_tristate_controller "submodules/Qsys_vhd_flash_generic_tristate_controller"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="flash_generic_tristate_controller"><![CDATA["<b>flash_generic_tristate_controller</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="flash_generic_tristate_controller"><![CDATA["<b>flash_generic_tristate_controller</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="flash_generic_tristate_controller"><![CDATA["<b>flash_generic_tristate_controller</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="flash_generic_tristate_controller"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>flash_generic_tristate_controller</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 101 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 100 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 99 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_bridge:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;flash_generic_tristate_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;23&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;"
   instancePathKey="Qsys_vhd:.:flash_tristate_conduit_bridge"
   kind="altera_tristate_conduit_bridge"
   version="15.0"
   name="Qsys_vhd_flash_tristate_conduit_bridge">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;flash_generic_tristate_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;23&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_flash_tristate_conduit_bridge.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="flash_tristate_conduit_bridge" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 17 starting:altera_tristate_conduit_bridge "submodules/Qsys_vhd_flash_tristate_conduit_bridge"</message>
   <message level="Info" culprit="flash_tristate_conduit_bridge"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>flash_tristate_conduit_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:15.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=256,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=256,writeIRQThreshold=8"
   instancePathKey="Qsys_vhd:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="15.0"
   name="Qsys_vhd_jtag_uart">
  <parameter name="readBufferDepth" value="256" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="256" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 16 starting:altera_avalon_jtag_uart "submodules/Qsys_vhd_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'Qsys_vhd_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec E:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_vhd_jtag_uart --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0005_jtag_uart_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0005_jtag_uart_gen//Qsys_vhd_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'Qsys_vhd_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=18"
   instancePathKey="Qsys_vhd:.:led"
   kind="altera_avalon_pio"
   version="15.0"
   name="Qsys_vhd_led">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="18" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_led.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="led" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 15 starting:altera_avalon_pio "submodules/Qsys_vhd_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'Qsys_vhd_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec E:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_vhd_led --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0006_led_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0006_led_gen//Qsys_vhd_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'Qsys_vhd_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=0,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=2,CLK1_PHASE_SHIFT=-1806,CLK2_DIVIDE_BY=5,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1806 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 100.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -65.00000000 PT#DIV_FACTOR2 5 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 10.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 2 PT#MULT_FACTOR0 2 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1631233720115627.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="Qsys_vhd:.:pll"
   kind="altpll"
   version="15.0"
   name="Qsys_vhd_pll">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="-1806" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="0" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 100.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -65.00000000 PT#DIV_FACTOR2 5 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 10.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 2 PT#MULT_FACTOR0 2 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1631233720115627.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="2" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="2" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="1" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1806 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="5" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_pll.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="pll" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 14 starting:altpll "submodules/Qsys_vhd_pll"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: E:/altera/15.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0007_sopcgen/Qsys_vhd_pll.v --source=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0007_sopcgen/Qsys_vhd_pll.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0008_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.358s</message>
   <message level="Info" culprit="pll"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altpll</b> "<b>pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:15.0:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=Qsys_vhd_sdram,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728"
   instancePathKey="Qsys_vhd:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="15.0"
   name="Qsys_vhd_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="Qsys_vhd_sdram" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="134217728" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_sdram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="sdram" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 13 starting:altera_avalon_new_sdram_controller "submodules/Qsys_vhd_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'Qsys_vhd_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec E:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_vhd_sdram --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0009_sdram_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0009_sdram_gen//Qsys_vhd_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'Qsys_vhd_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="TERASIC_SRAM:1.0:ADDR_BITS=20,AUTO_CLOCK_RESET_CLOCK_RATE=100000000,DATA_BITS=16"
   instancePathKey="Qsys_vhd:.:sram"
   kind="TERASIC_SRAM"
   version="1.0"
   name="TERASIC_SRAM">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="100000000" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/TERASIC_SRAM.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/ip/TERASIC_SRAM/TERASIC_SRAM_hw.tcl" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/ip/TERASIC_SRAM/TERASIC_SRAM.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="sram" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 12 starting:TERASIC_SRAM "submodules/TERASIC_SRAM"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: E:/altera/15.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:/zyb/Documents/Record/FPGA_exercise/DE2-115/ip/TERASIC_SRAM/TERASIC_SRAM.v --source=D:/zyb/Documents/Record/FPGA_exercise/DE2-115/ip/TERASIC_SRAM/TERASIC_SRAM.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.593s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: E:/altera/15.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:\zyb\Documents\Record\FPGA_exercise\DE2-115\ip\TERASIC_SRAM\TERASIC_SRAM.v --source=D:/zyb/Documents/Record/FPGA_exercise/DE2-115/ip/TERASIC_SRAM/TERASIC_SRAM.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0010_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=TERASIC_SRAM "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=DATA_BITS=D\"16\";ADDR_BITS=D\"20\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.172s</message>
   <message level="Info" culprit="sram"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>TERASIC_SRAM</b> "<b>sram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,id=1,timestamp=1631501119"
   instancePathKey="Qsys_vhd:.:system_id"
   kind="altera_avalon_sysid_qsys"
   version="15.0"
   name="Qsys_vhd_system_id">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="id" value="1" />
  <parameter name="timestamp" value="1631501119" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_system_id.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="system_id" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 11 starting:altera_avalon_sysid_qsys "submodules/Qsys_vhd_system_id"</message>
   <message level="Info" culprit="system_id"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>system_id</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:15.0:alwaysRun=false,counterSize=64,fixedPeriod=false,loadValue=99999,mult=0,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=4,snapshot=true,systemFrequency=100000000,ticksPerSec=1000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0,watchdogPulse=2"
   instancePathKey="Qsys_vhd:.:timer"
   kind="altera_avalon_timer"
   version="15.0"
   name="Qsys_vhd_timer">
  <parameter name="loadValue" value="99999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0" />
  <parameter name="ticksPerSec" value="1000" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="64" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="4" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="timer" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 10 starting:altera_avalon_timer "submodules/Qsys_vhd_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'Qsys_vhd_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec E:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I E:/altera/15.0/quartus/bin64//perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_vhd_timer --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0012_timer_gen/ --quartus_dir=E:/altera/15.0/quartus --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0012_timer_gen//Qsys_vhd_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'Qsys_vhd_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sram_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_avalon_slave_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {sram_avalon_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sram_avalon_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sram_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sram_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {system_id_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {system_id_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {system_id_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {system_id_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {system_id_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {system_id_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {system_id_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {system_id_control_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {system_id_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {system_id_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {system_id_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {system_id_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {system_id_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {system_id_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {system_id_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {system_id_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {system_id_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {system_id_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {system_id_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {system_id_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {epcs_epcs_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READ} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pll_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pll_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {pll_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pll_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pll_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pll_pll_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {pll_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pll_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pll_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pll_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pll_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pll_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pll_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {RS232_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {RS232_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {RS232_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {RS232_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {RS232_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {RS232_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {RS232_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {RS232_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {RS232_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {RS232_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {RS232_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {RS232_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {RS232_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {RS232_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {RS232_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {RS232_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {RS232_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {RS232_s1_translator} {USE_READ} {1};set_instance_parameter_value {RS232_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {RS232_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {RS232_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {RS232_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {RS232_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {RS232_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {RS232_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {RS232_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {RS232_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {RS232_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {RS232_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {RS232_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {RS232_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {RS232_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {RS232_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {RS232_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {RS232_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {RS232_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {RS232_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RS232_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RS232_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {RS232_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {RS232_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {RS232_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {RS232_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {RS232_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {RS232_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {RS232_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {RS232_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {flash_generic_tristate_controller_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_ADDRESS_W} {23};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_DATA_W} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_DATA_W} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_READ} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402088&quot;
   end=&quot;0x00000000011402090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;sram_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011200000&quot;
   end=&quot;0x00000000011400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;system_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402080&quot;
   end=&quot;0x00000000011402088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401800&quot;
   end=&quot;0x00000000011402000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401000&quot;
   end=&quot;0x00000000011401800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402070&quot;
   end=&quot;0x00000000011402080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402060&quot;
   end=&quot;0x00000000011402070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402000&quot;
   end=&quot;0x00000000011402040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;RS232_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402040&quot;
   end=&quot;0x00000000011402060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010800000&quot;
   end=&quot;0x00000000011000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010800000&quot;
   end=&quot;0x00000000011000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;sram_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011200000&quot;
   end=&quot;0x00000000011400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401800&quot;
   end=&quot;0x00000000011402000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401000&quot;
   end=&quot;0x00000000011401800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_avalon_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram_avalon_slave_agent} {ST_DATA_W} {89};set_instance_parameter_value {sram_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_avalon_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_avalon_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_avalon_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sram_avalon_slave_agent} {ID} {8};set_instance_parameter_value {sram_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {sram_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {system_id_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {system_id_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {system_id_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {system_id_control_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {system_id_control_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {system_id_control_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {system_id_control_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {system_id_control_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {system_id_control_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {system_id_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {system_id_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {system_id_control_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {system_id_control_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {system_id_control_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {system_id_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {system_id_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {system_id_control_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {system_id_control_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {system_id_control_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {system_id_control_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {system_id_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {system_id_control_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {system_id_control_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {system_id_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {system_id_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {system_id_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {system_id_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {system_id_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {system_id_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {system_id_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {system_id_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {system_id_control_slave_agent} {ID} {9};set_instance_parameter_value {system_id_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {system_id_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {system_id_control_slave_agent} {ECC_ENABLE} {0};add_instance {system_id_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {epcs_epcs_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {epcs_epcs_control_port_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {epcs_epcs_control_port_agent} {ST_DATA_W} {107};set_instance_parameter_value {epcs_epcs_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_epcs_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {epcs_epcs_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {epcs_epcs_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {epcs_epcs_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {epcs_epcs_control_port_agent} {ID} {2};set_instance_parameter_value {epcs_epcs_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {ECC_ENABLE} {0};add_instance {epcs_epcs_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pll_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {pll_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {pll_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {pll_pll_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {pll_pll_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pll_pll_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {pll_pll_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {pll_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pll_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pll_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pll_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pll_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pll_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pll_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pll_pll_slave_agent} {ID} {6};set_instance_parameter_value {pll_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pll_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pll_pll_slave_agent} {ECC_ENABLE} {0};add_instance {pll_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pll_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_s1_agent} {ID} {7};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {led_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {led_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {led_s1_agent} {ID} {5};set_instance_parameter_value {led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_agent} {ECC_ENABLE} {0};add_instance {led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {timer_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {timer_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_s1_agent} {ID} {10};set_instance_parameter_value {timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {ECC_ENABLE} {0};add_instance {timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {RS232_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {RS232_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {RS232_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {RS232_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {RS232_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {RS232_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {RS232_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {RS232_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {RS232_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {RS232_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {RS232_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {RS232_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {RS232_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {RS232_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {RS232_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {RS232_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {RS232_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {RS232_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {RS232_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {RS232_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {RS232_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {RS232_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {RS232_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {RS232_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {RS232_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {RS232_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {RS232_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {RS232_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {RS232_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {RS232_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {RS232_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {RS232_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {RS232_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {RS232_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {RS232_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {RS232_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {RS232_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {RS232_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {RS232_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {RS232_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {RS232_s1_agent} {ID} {0};set_instance_parameter_value {RS232_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {RS232_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {RS232_s1_agent} {ECC_ENABLE} {0};add_instance {RS232_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {flash_generic_tristate_controller_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BURST_SIZE_H} {52};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BURST_SIZE_L} {50};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_TRANS_LOCK} {42};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BEGIN_BURST} {57};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BURSTWRAP_H} {49};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BURSTWRAP_L} {47};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BYTE_CNT_H} {46};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BYTE_CNT_L} {44};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_ADDR_H} {37};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_TRANS_COMPRESSED_READ} {38};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_TRANS_POSTED} {39};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_TRANS_WRITE} {40};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_TRANS_READ} {41};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_DATA_H} {7};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_SRC_ID_H} {62};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_SRC_ID_L} {59};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_DEST_ID_L} {63};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {ST_DATA_W} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {ID} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {ECC_ENABLE} {0};add_instance {flash_generic_tristate_controller_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {flash_generic_tristate_controller_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {10};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {7 3 8 2 1 10 0 5 6 9 4 };set_instance_parameter_value {router} {CHANNEL_ID} {00001000000 10000000000 00000000010 00000010000 00000001000 00100000000 01000000000 00010000000 00000100000 00000000100 00000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x8000000 0x10800000 0x11200000 0x11401000 0x11401800 0x11402000 0x11402040 0x11402060 0x11402070 0x11402080 0x11402088 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000 0x11000000 0x11400000 0x11401800 0x11402000 0x11402040 0x11402060 0x11402070 0x11402080 0x11402088 0x11402090 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {64};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router} {PKT_TRANS_READ} {68};set_instance_parameter_value {router} {ST_DATA_W} {107};set_instance_parameter_value {router} {ST_CHANNEL_W} {11};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {7};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {7 3 8 2 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01000 10000 00001 00100 00010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x8000000 0x10800000 0x11200000 0x11401000 0x11401800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000000 0x11000000 0x11400000 0x11401800 0x11402000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {64};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_001} {ST_DATA_W} {107};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {7};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {64};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_002} {ST_DATA_W} {107};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {46};set_instance_parameter_value {router_003} {PKT_ADDR_L} {18};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_003} {ST_DATA_W} {89};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {64};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_004} {ST_DATA_W} {107};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {64};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_005} {ST_DATA_W} {107};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {64};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_006} {ST_DATA_W} {107};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {64};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_007} {ST_DATA_W} {107};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {64};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_008} {ST_DATA_W} {107};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {64};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_009} {ST_DATA_W} {107};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {64};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_010} {ST_DATA_W} {107};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {64};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_011} {ST_DATA_W} {107};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {37};set_instance_parameter_value {router_012} {PKT_ADDR_L} {9};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {63};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {40};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {41};set_instance_parameter_value {router_012} {ST_DATA_W} {80};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {cpu_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_data_master_limiter} {ST_DATA_W} {107};set_instance_parameter_value {cpu_data_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {cpu_data_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_limiter} {REORDER} {0};add_instance {cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_DATA_W} {107};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {cpu_instruction_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_limiter} {REORDER} {0};add_instance {sram_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_ADDR_H} {46};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {63};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {62};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_TRANS_READ} {50};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {54};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {58};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {flash_generic_tristate_controller_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_ADDR_H} {37};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BEGIN_BURST} {57};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BYTE_CNT_H} {46};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BYTE_CNT_L} {44};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURST_SIZE_H} {52};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURST_SIZE_L} {50};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURST_TYPE_H} {54};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURST_TYPE_L} {53};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURSTWRAP_H} {49};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURSTWRAP_L} {47};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {38};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_TRANS_WRITE} {40};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_TRANS_READ} {41};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {ST_DATA_W} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {OUT_BYTE_CNT_H} {44};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {OUT_BURSTWRAP_H} {49};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {11};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {11};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {sram_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {46};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {55};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {49};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {56};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {64};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {flash_generic_tristate_controller_uas_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_ADDR_H} {37};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {46};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {44};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {38};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {40};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {49};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {47};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {52};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {50};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {43};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {54};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {53};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_ST_DATA_W} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_ADDR_H} {64};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {64};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {67};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {74};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {46};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {55};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {flash_generic_tristate_controller_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {64};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {67};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {76};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {74};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {37};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {46};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {44};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {38};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {52};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {50};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {43};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {54};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {53};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_ST_DATA_W} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {107};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_inclk_interface_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pll_inclk_interface_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pll_inclk_interface_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pll_inclk_interface_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pll_inclk_interface_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_bridge_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {sram_avalon_slave_agent.m0} {sram_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_avalon_slave_agent.m0/sram_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_avalon_slave_agent.m0/sram_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_avalon_slave_agent.m0/sram_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_avalon_slave_agent.rf_source} {sram_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_avalon_slave_agent_rsp_fifo.out} {sram_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {sram_avalon_slave_agent.rdata_fifo_src} {sram_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {system_id_control_slave_agent.m0} {system_id_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {system_id_control_slave_agent.m0/system_id_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {system_id_control_slave_agent.m0/system_id_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {system_id_control_slave_agent.m0/system_id_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {system_id_control_slave_agent.rf_source} {system_id_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {system_id_control_slave_agent_rsp_fifo.out} {system_id_control_slave_agent.rf_sink} {avalon_streaming};add_connection {system_id_control_slave_agent.rdata_fifo_src} {system_id_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {system_id_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/system_id_control_slave_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {epcs_epcs_control_port_agent.m0} {epcs_epcs_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {epcs_epcs_control_port_agent.rf_source} {epcs_epcs_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {epcs_epcs_control_port_agent_rsp_fifo.out} {epcs_epcs_control_port_agent.rf_sink} {avalon_streaming};add_connection {epcs_epcs_control_port_agent.rdata_fifo_src} {epcs_epcs_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {epcs_epcs_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/epcs_epcs_control_port_agent.cp} {qsys_mm.command};add_connection {pll_pll_slave_agent.m0} {pll_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pll_pll_slave_agent.rf_source} {pll_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {pll_pll_slave_agent_rsp_fifo.out} {pll_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {pll_pll_slave_agent.rdata_fifo_src} {pll_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {pll_pll_slave_agent_rdata_fifo.out} {pll_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {pll_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/pll_pll_slave_agent.cp} {qsys_mm.command};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/sdram_s1_agent.cp} {qsys_mm.command};add_connection {led_s1_agent.m0} {led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_s1_agent.rf_source} {led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_s1_agent_rsp_fifo.out} {led_s1_agent.rf_sink} {avalon_streaming};add_connection {led_s1_agent.rdata_fifo_src} {led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/led_s1_agent.cp} {qsys_mm.command};add_connection {timer_s1_agent.m0} {timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_s1_agent.rf_source} {timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_s1_agent_rsp_fifo.out} {timer_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_s1_agent.rdata_fifo_src} {timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/timer_s1_agent.cp} {qsys_mm.command};add_connection {RS232_s1_agent.m0} {RS232_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {RS232_s1_agent.m0/RS232_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {RS232_s1_agent.m0/RS232_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {RS232_s1_agent.m0/RS232_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {RS232_s1_agent.rf_source} {RS232_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {RS232_s1_agent_rsp_fifo.out} {RS232_s1_agent.rf_sink} {avalon_streaming};add_connection {RS232_s1_agent.rdata_fifo_src} {RS232_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {RS232_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/RS232_s1_agent.cp} {qsys_mm.command};add_connection {flash_generic_tristate_controller_uas_agent.m0} {flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {flash_generic_tristate_controller_uas_agent.m0/flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {flash_generic_tristate_controller_uas_agent.m0/flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {flash_generic_tristate_controller_uas_agent.m0/flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {flash_generic_tristate_controller_uas_agent.rf_source} {flash_generic_tristate_controller_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {flash_generic_tristate_controller_uas_agent_rsp_fifo.out} {flash_generic_tristate_controller_uas_agent.rf_sink} {avalon_streaming};add_connection {flash_generic_tristate_controller_uas_agent.rdata_fifo_src} {flash_generic_tristate_controller_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {flash_generic_tristate_controller_uas_agent_rdata_fifo.out} {flash_generic_tristate_controller_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {sram_avalon_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sram_avalon_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {system_id_control_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {system_id_control_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {epcs_epcs_control_port_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {epcs_epcs_control_port_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {pll_pll_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {pll_pll_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {sdram_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {led_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {led_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {timer_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {timer_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {RS232_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {RS232_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {flash_generic_tristate_controller_uas_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {flash_generic_tristate_controller_uas_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router.src} {cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_data_master_limiter.rsp_src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.rsp_src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_instruction_master_limiter.rsp_src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.rsp_src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {sram_avalon_slave_burst_adapter.source0} {sram_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {sram_avalon_slave_burst_adapter.source0/sram_avalon_slave_agent.cp} {qsys_mm.command};add_connection {flash_generic_tristate_controller_uas_burst_adapter.source0} {flash_generic_tristate_controller_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {flash_generic_tristate_controller_uas_burst_adapter.source0/flash_generic_tristate_controller_uas_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_010.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_010.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_010.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {router_003.src} {sram_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/sram_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_avalon_slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {sram_avalon_slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_012.src} {flash_generic_tristate_controller_uas_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/flash_generic_tristate_controller_uas_rsp_width_adapter.sink} {qsys_mm.response};add_connection {flash_generic_tristate_controller_uas_rsp_width_adapter.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {flash_generic_tristate_controller_uas_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {sram_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sram_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_avalon_slave_cmd_width_adapter.src} {sram_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_avalon_slave_cmd_width_adapter.src/sram_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_010.src} {flash_generic_tristate_controller_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/flash_generic_tristate_controller_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {flash_generic_tristate_controller_uas_cmd_width_adapter.src} {flash_generic_tristate_controller_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {flash_generic_tristate_controller_uas_cmd_width_adapter.src/flash_generic_tristate_controller_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux_005.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink5} {qsys_mm.response};add_connection {cpu_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {cpu_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {system_id_control_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {epcs_epcs_control_port_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {led_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {RS232_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {system_id_control_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {system_id_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {epcs_epcs_control_port_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {epcs_epcs_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {led_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {RS232_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {RS232_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_rsp_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_cmd_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {pll_pll_slave_translator.reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {pll_pll_slave_agent.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {pll_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {pll_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {pll_c0_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {system_id_control_slave_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {epcs_epcs_control_port_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {led_s1_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {timer_s1_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {RS232_s1_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {system_id_control_slave_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {system_id_control_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {epcs_epcs_control_port_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {epcs_epcs_control_port_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {led_s1_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {led_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {timer_s1_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {timer_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {RS232_s1_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {RS232_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_agent_rdata_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_data_master_limiter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_instruction_master_limiter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_burst_adapter.cr0} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_burst_adapter.cr0} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_rsp_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_cmd_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {pll_pll_slave_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {pll_pll_slave_agent.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {pll_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {pll_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {pll_inclk_interface_reset_reset_bridge.clk} {clock};add_interface {clk_bridge_out_clk} {clock} {slave};set_interface_property {clk_bridge_out_clk} {EXPORT_OF} {clk_bridge_out_clk_clock_bridge.in_clk};add_interface {pll_c0} {clock} {slave};set_interface_property {pll_c0} {EXPORT_OF} {pll_c0_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {pll_inclk_interface_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pll_inclk_interface_reset_reset_bridge_in_reset} {EXPORT_OF} {pll_inclk_interface_reset_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {epcs_epcs_control_port} {avalon} {master};set_interface_property {epcs_epcs_control_port} {EXPORT_OF} {epcs_epcs_control_port_translator.avalon_anti_slave_0};add_interface {flash_generic_tristate_controller_uas} {avalon} {master};set_interface_property {flash_generic_tristate_controller_uas} {EXPORT_OF} {flash_generic_tristate_controller_uas_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {led_s1} {avalon} {master};set_interface_property {led_s1} {EXPORT_OF} {led_s1_translator.avalon_anti_slave_0};add_interface {pll_pll_slave} {avalon} {master};set_interface_property {pll_pll_slave} {EXPORT_OF} {pll_pll_slave_translator.avalon_anti_slave_0};add_interface {RS232_s1} {avalon} {master};set_interface_property {RS232_s1} {EXPORT_OF} {RS232_s1_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};add_interface {sram_avalon_slave} {avalon} {master};set_interface_property {sram_avalon_slave} {EXPORT_OF} {sram_avalon_slave_translator.avalon_anti_slave_0};add_interface {system_id_control_slave} {avalon} {master};set_interface_property {system_id_control_slave} {EXPORT_OF} {system_id_control_slave_translator.avalon_anti_slave_0};add_interface {timer_s1} {avalon} {master};set_interface_property {timer_s1} {EXPORT_OF} {timer_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.RS232.s1} {0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {1};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.epcs.epcs_control_port} {2};set_module_assignment {interconnect_id.flash_generic_tristate_controller.uas} {3};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {4};set_module_assignment {interconnect_id.led.s1} {5};set_module_assignment {interconnect_id.pll.pll_slave} {6};set_module_assignment {interconnect_id.sdram.s1} {7};set_module_assignment {interconnect_id.sram.avalon_slave} {8};set_module_assignment {interconnect_id.system_id.control_slave} {9};set_module_assignment {interconnect_id.timer.s1} {10};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=23,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402088&quot;
   end=&quot;0x00000000011402090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;sram_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011200000&quot;
   end=&quot;0x00000000011400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;system_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402080&quot;
   end=&quot;0x00000000011402088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401800&quot;
   end=&quot;0x00000000011402000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401000&quot;
   end=&quot;0x00000000011401800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402070&quot;
   end=&quot;0x00000000011402080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402060&quot;
   end=&quot;0x00000000011402070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402000&quot;
   end=&quot;0x00000000011402040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;RS232_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402040&quot;
   end=&quot;0x00000000011402060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010800000&quot;
   end=&quot;0x00000000011000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=83,PKT_DATA_SIDEBAND_L=83,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=85,PKT_QOS_L=85,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010800000&quot;
   end=&quot;0x00000000011000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;sram_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011200000&quot;
   end=&quot;0x00000000011400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401800&quot;
   end=&quot;0x00000000011402000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401000&quot;
   end=&quot;0x00000000011401800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=83,PKT_DATA_SIDEBAND_L=83,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=85,PKT_QOS_L=85,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0),PKT_ADDR_H=46,PKT_ADDR_L=18,PKT_BEGIN_BURST=66,PKT_BURSTWRAP_H=58,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=61,PKT_BURST_SIZE_L=59,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=71,PKT_SRC_ID_L=68,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0),PKT_ADDR_H=37,PKT_ADDR_L=9,PKT_BEGIN_BURST=57,PKT_BURSTWRAP_H=49,PKT_BURSTWRAP_L=47,PKT_BURST_SIZE_H=52,PKT_BURST_SIZE_L=50,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=46,PKT_BYTE_CNT_L=44,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DEST_ID_H=66,PKT_DEST_ID_L=63,PKT_ORI_BURST_SIZE_H=79,PKT_ORI_BURST_SIZE_L=77,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_RESPONSE_STATUS_H=76,PKT_RESPONSE_STATUS_L=75,PKT_SRC_ID_H=62,PKT_SRC_ID_L=59,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=38,PKT_TRANS_LOCK=42,PKT_TRANS_POSTED=39,PKT_TRANS_READ=41,PKT_TRANS_WRITE=40,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=80,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=81,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=4,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=10,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=4,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:15.0:CHANNEL_ID=00001000000,10000000000,00000000010,00000010000,00000001000,00100000000,01000000000,00010000000,00000100000,00000000100,00000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=7,3,8,2,1,10,0,5,6,9,4,END_ADDRESS=0x10000000,0x11000000,0x11400000,0x11401800,0x11402000,0x11402040,0x11402060,0x11402070,0x11402080,0x11402088,0x11402090,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=7:00001000000:0x8000000:0x10000000:both:1:0:0:1,3:10000000000:0x10800000:0x11000000:both:1:0:0:1,8:00000000010:0x11200000:0x11400000:both:1:0:0:1,2:00000010000:0x11401000:0x11401800:both:1:0:0:1,1:00000001000:0x11401800:0x11402000:both:1:0:0:1,10:00100000000:0x11402000:0x11402040:both:1:0:0:1,0:01000000000:0x11402040:0x11402060:both:1:0:0:1,5:00010000000:0x11402060:0x11402070:both:1:0:0:1,6:00000100000:0x11402070:0x11402080:both:1:0:0:1,9:00000000100:0x11402080:0x11402088:read:1:0:0:1,4:00000000001:0x11402088:0x11402090:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8000000,0x10800000,0x11200000,0x11401000,0x11401800,0x11402000,0x11402040,0x11402060,0x11402070,0x11402080,0x11402088,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,read,both)(altera_merlin_router:15.0:CHANNEL_ID=01000,10000,00001,00100,00010,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=7,3,8,2,1,END_ADDRESS=0x10000000,0x11000000,0x11400000,0x11401800,0x11402000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=7:01000:0x8000000:0x10000000:both:1:0:0:1,3:10000:0x10800000:0x11000000:both:1:0:0:1,8:00001:0x11200000:0x11400000:both:1:0:0:1,2:00100:0x11401000:0x11401800:both:1:0:0:1,1:00010:0x11401800:0x11402000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8000000,0x10800000,0x11200000,0x11401000,0x11401800,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=46,PKT_ADDR_L=18,PKT_DEST_ID_H=75,PKT_DEST_ID_L=72,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=89,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=37,PKT_ADDR_L=9,PKT_DEST_ID_H=66,PKT_DEST_ID_L=63,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=41,PKT_TRANS_WRITE=40,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=80,TYPE_OF_TRANSACTION=both,read)(altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_POSTED=66,PKT_TRANS_WRITE=67,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11)(altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_POSTED=66,PKT_TRANS_WRITE=67,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11)(altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=58,OUT_BYTE_CNT_H=54,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=46,PKT_ADDR_L=18,PKT_BEGIN_BURST=66,PKT_BURSTWRAP_H=58,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=61,PKT_BURST_SIZE_L=59,PKT_BURST_TYPE_H=63,PKT_BURST_TYPE_L=62,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,ST_CHANNEL_W=11,ST_DATA_W=89)(altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=49,OUT_BYTE_CNT_H=44,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=37,PKT_ADDR_L=9,PKT_BEGIN_BURST=57,PKT_BURSTWRAP_H=49,PKT_BURSTWRAP_L=47,PKT_BURST_SIZE_H=52,PKT_BURST_SIZE_L=50,PKT_BURST_TYPE_H=54,PKT_BURST_TYPE_L=53,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=46,PKT_BYTE_CNT_L=44,PKT_TRANS_COMPRESSED_READ=38,PKT_TRANS_READ=41,PKT_TRANS_WRITE=40,ST_CHANNEL_W=11,ST_DATA_W=80)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=11,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=11)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=11)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=11,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=46,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=58,IN_PKT_BURSTWRAP_L=56,IN_PKT_BURST_SIZE_H=61,IN_PKT_BURST_SIZE_L=59,IN_PKT_BURST_TYPE_H=63,IN_PKT_BURST_TYPE_L=62,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=55,IN_PKT_BYTE_CNT_L=53,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=88,IN_PKT_ORI_BURST_SIZE_L=86,IN_PKT_RESPONSE_STATUS_H=85,IN_PKT_RESPONSE_STATUS_L=84,IN_PKT_TRANS_COMPRESSED_READ=47,IN_PKT_TRANS_EXCLUSIVE=52,IN_PKT_TRANS_WRITE=49,IN_ST_DATA_W=89,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=64,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=79,OUT_PKT_BURST_SIZE_L=77,OUT_PKT_BURST_TYPE_H=81,OUT_PKT_BURST_TYPE_L=80,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=73,OUT_PKT_BYTE_CNT_L=71,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=106,OUT_PKT_ORI_BURST_SIZE_L=104,OUT_PKT_RESPONSE_STATUS_H=103,OUT_PKT_RESPONSE_STATUS_L=102,OUT_PKT_TRANS_COMPRESSED_READ=65,OUT_PKT_TRANS_EXCLUSIVE=70,OUT_ST_DATA_W=107,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0),IN_PKT_ADDR_H=37,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=49,IN_PKT_BURSTWRAP_L=47,IN_PKT_BURST_SIZE_H=52,IN_PKT_BURST_SIZE_L=50,IN_PKT_BURST_TYPE_H=54,IN_PKT_BURST_TYPE_L=53,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=46,IN_PKT_BYTE_CNT_L=44,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=79,IN_PKT_ORI_BURST_SIZE_L=77,IN_PKT_RESPONSE_STATUS_H=76,IN_PKT_RESPONSE_STATUS_L=75,IN_PKT_TRANS_COMPRESSED_READ=38,IN_PKT_TRANS_EXCLUSIVE=43,IN_PKT_TRANS_WRITE=40,IN_ST_DATA_W=80,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=64,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=79,OUT_PKT_BURST_SIZE_L=77,OUT_PKT_BURST_TYPE_H=81,OUT_PKT_BURST_TYPE_L=80,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=73,OUT_PKT_BYTE_CNT_L=71,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=106,OUT_PKT_ORI_BURST_SIZE_L=104,OUT_PKT_RESPONSE_STATUS_H=103,OUT_PKT_RESPONSE_STATUS_L=102,OUT_PKT_TRANS_COMPRESSED_READ=65,OUT_PKT_TRANS_EXCLUSIVE=70,OUT_ST_DATA_W=107,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=64,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=76,IN_PKT_BURSTWRAP_L=74,IN_PKT_BURST_SIZE_H=79,IN_PKT_BURST_SIZE_L=77,IN_PKT_BURST_TYPE_H=81,IN_PKT_BURST_TYPE_L=80,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=73,IN_PKT_BYTE_CNT_L=71,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=106,IN_PKT_ORI_BURST_SIZE_L=104,IN_PKT_RESPONSE_STATUS_H=103,IN_PKT_RESPONSE_STATUS_L=102,IN_PKT_TRANS_COMPRESSED_READ=65,IN_PKT_TRANS_EXCLUSIVE=70,IN_PKT_TRANS_WRITE=67,IN_ST_DATA_W=107,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=46,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=61,OUT_PKT_BURST_SIZE_L=59,OUT_PKT_BURST_TYPE_H=63,OUT_PKT_BURST_TYPE_L=62,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=55,OUT_PKT_BYTE_CNT_L=53,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=88,OUT_PKT_ORI_BURST_SIZE_L=86,OUT_PKT_RESPONSE_STATUS_H=85,OUT_PKT_RESPONSE_STATUS_L=84,OUT_PKT_TRANS_COMPRESSED_READ=47,OUT_PKT_TRANS_EXCLUSIVE=52,OUT_ST_DATA_W=89,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=64,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=76,IN_PKT_BURSTWRAP_L=74,IN_PKT_BURST_SIZE_H=79,IN_PKT_BURST_SIZE_L=77,IN_PKT_BURST_TYPE_H=81,IN_PKT_BURST_TYPE_L=80,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=73,IN_PKT_BYTE_CNT_L=71,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=106,IN_PKT_ORI_BURST_SIZE_L=104,IN_PKT_RESPONSE_STATUS_H=103,IN_PKT_RESPONSE_STATUS_L=102,IN_PKT_TRANS_COMPRESSED_READ=65,IN_PKT_TRANS_EXCLUSIVE=70,IN_PKT_TRANS_WRITE=67,IN_ST_DATA_W=107,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=37,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=52,OUT_PKT_BURST_SIZE_L=50,OUT_PKT_BURST_TYPE_H=54,OUT_PKT_BURST_TYPE_L=53,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=46,OUT_PKT_BYTE_CNT_L=44,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=79,OUT_PKT_ORI_BURST_SIZE_L=77,OUT_PKT_RESPONSE_STATUS_H=76,OUT_PKT_RESPONSE_STATUS_L=75,OUT_PKT_TRANS_COMPRESSED_READ=38,OUT_PKT_TRANS_EXCLUSIVE=43,OUT_ST_DATA_W=80,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=11,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=11,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sram_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_avalon_slave_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {sram_avalon_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sram_avalon_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sram_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sram_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {system_id_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {system_id_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {system_id_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {system_id_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {system_id_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {system_id_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {system_id_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {system_id_control_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {system_id_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {system_id_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {system_id_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {system_id_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {system_id_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {system_id_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {system_id_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {system_id_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {system_id_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {system_id_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {system_id_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {system_id_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {system_id_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {system_id_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {epcs_epcs_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READ} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pll_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pll_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {pll_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pll_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pll_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pll_pll_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {pll_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pll_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pll_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pll_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pll_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pll_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pll_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {RS232_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {RS232_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {RS232_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {RS232_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {RS232_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {RS232_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {RS232_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {RS232_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {RS232_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {RS232_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {RS232_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {RS232_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {RS232_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {RS232_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {RS232_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {RS232_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {RS232_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {RS232_s1_translator} {USE_READ} {1};set_instance_parameter_value {RS232_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {RS232_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {RS232_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {RS232_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {RS232_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {RS232_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {RS232_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {RS232_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {RS232_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {RS232_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {RS232_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {RS232_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {RS232_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {RS232_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {RS232_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {RS232_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {RS232_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {RS232_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {RS232_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RS232_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RS232_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {RS232_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {RS232_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {RS232_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {RS232_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {RS232_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {RS232_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {RS232_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {RS232_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {RS232_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {flash_generic_tristate_controller_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_ADDRESS_W} {23};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_DATA_W} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_DATA_W} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_READ} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402088&quot;
   end=&quot;0x00000000011402090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;sram_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011200000&quot;
   end=&quot;0x00000000011400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;system_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402080&quot;
   end=&quot;0x00000000011402088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401800&quot;
   end=&quot;0x00000000011402000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401000&quot;
   end=&quot;0x00000000011401800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402070&quot;
   end=&quot;0x00000000011402080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402060&quot;
   end=&quot;0x00000000011402070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402000&quot;
   end=&quot;0x00000000011402040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;RS232_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402040&quot;
   end=&quot;0x00000000011402060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010800000&quot;
   end=&quot;0x00000000011000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010800000&quot;
   end=&quot;0x00000000011000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;sram_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011200000&quot;
   end=&quot;0x00000000011400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401800&quot;
   end=&quot;0x00000000011402000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401000&quot;
   end=&quot;0x00000000011401800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {sram_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_avalon_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram_avalon_slave_agent} {ST_DATA_W} {89};set_instance_parameter_value {sram_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_avalon_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_avalon_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_avalon_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sram_avalon_slave_agent} {ID} {8};set_instance_parameter_value {sram_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {sram_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {system_id_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {system_id_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {system_id_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {system_id_control_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {system_id_control_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {system_id_control_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {system_id_control_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {system_id_control_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {system_id_control_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {system_id_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {system_id_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {system_id_control_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {system_id_control_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {system_id_control_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {system_id_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {system_id_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {system_id_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {system_id_control_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {system_id_control_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {system_id_control_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {system_id_control_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {system_id_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {system_id_control_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {system_id_control_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {system_id_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {system_id_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {system_id_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {system_id_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {system_id_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {system_id_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {system_id_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {system_id_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {system_id_control_slave_agent} {ID} {9};set_instance_parameter_value {system_id_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {system_id_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {system_id_control_slave_agent} {ECC_ENABLE} {0};add_instance {system_id_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {system_id_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {epcs_epcs_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {epcs_epcs_control_port_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {epcs_epcs_control_port_agent} {ST_DATA_W} {107};set_instance_parameter_value {epcs_epcs_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_epcs_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {epcs_epcs_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {epcs_epcs_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {epcs_epcs_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {epcs_epcs_control_port_agent} {ID} {2};set_instance_parameter_value {epcs_epcs_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {ECC_ENABLE} {0};add_instance {epcs_epcs_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pll_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {pll_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {pll_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {pll_pll_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {pll_pll_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pll_pll_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {pll_pll_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {pll_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pll_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pll_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pll_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pll_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pll_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pll_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pll_pll_slave_agent} {ID} {6};set_instance_parameter_value {pll_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pll_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pll_pll_slave_agent} {ECC_ENABLE} {0};add_instance {pll_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pll_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pll_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_s1_agent} {ID} {7};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {led_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {led_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {led_s1_agent} {ID} {5};set_instance_parameter_value {led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_agent} {ECC_ENABLE} {0};add_instance {led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {timer_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {timer_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_s1_agent} {ID} {10};set_instance_parameter_value {timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {ECC_ENABLE} {0};add_instance {timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {RS232_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {RS232_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {RS232_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {RS232_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {RS232_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {RS232_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {RS232_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {RS232_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {RS232_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {RS232_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {RS232_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {RS232_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {RS232_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {RS232_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {RS232_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {RS232_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {RS232_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {RS232_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {RS232_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {RS232_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {RS232_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {RS232_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {RS232_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {RS232_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {RS232_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {RS232_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {RS232_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {RS232_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {RS232_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {RS232_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {RS232_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {RS232_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {RS232_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {RS232_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {RS232_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {RS232_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {RS232_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {RS232_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {RS232_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {RS232_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {RS232_s1_agent} {ID} {0};set_instance_parameter_value {RS232_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {RS232_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {RS232_s1_agent} {ECC_ENABLE} {0};add_instance {RS232_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {RS232_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {flash_generic_tristate_controller_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BURST_SIZE_H} {52};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BURST_SIZE_L} {50};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_TRANS_LOCK} {42};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BEGIN_BURST} {57};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BURSTWRAP_H} {49};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BURSTWRAP_L} {47};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BYTE_CNT_H} {46};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BYTE_CNT_L} {44};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_ADDR_H} {37};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_TRANS_COMPRESSED_READ} {38};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_TRANS_POSTED} {39};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_TRANS_WRITE} {40};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_TRANS_READ} {41};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_DATA_H} {7};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_SRC_ID_H} {62};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_SRC_ID_L} {59};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_DEST_ID_L} {63};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {ST_DATA_W} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {ID} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent} {ECC_ENABLE} {0};add_instance {flash_generic_tristate_controller_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {flash_generic_tristate_controller_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {10};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {flash_generic_tristate_controller_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {7 3 8 2 1 10 0 5 6 9 4 };set_instance_parameter_value {router} {CHANNEL_ID} {00001000000 10000000000 00000000010 00000010000 00000001000 00100000000 01000000000 00010000000 00000100000 00000000100 00000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x8000000 0x10800000 0x11200000 0x11401000 0x11401800 0x11402000 0x11402040 0x11402060 0x11402070 0x11402080 0x11402088 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000 0x11000000 0x11400000 0x11401800 0x11402000 0x11402040 0x11402060 0x11402070 0x11402080 0x11402088 0x11402090 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {64};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router} {PKT_TRANS_READ} {68};set_instance_parameter_value {router} {ST_DATA_W} {107};set_instance_parameter_value {router} {ST_CHANNEL_W} {11};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {7};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {7 3 8 2 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01000 10000 00001 00100 00010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x8000000 0x10800000 0x11200000 0x11401000 0x11401800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000000 0x11000000 0x11400000 0x11401800 0x11402000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {64};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_001} {ST_DATA_W} {107};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {7};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {64};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_002} {ST_DATA_W} {107};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {46};set_instance_parameter_value {router_003} {PKT_ADDR_L} {18};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_003} {ST_DATA_W} {89};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {64};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_004} {ST_DATA_W} {107};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {64};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_005} {ST_DATA_W} {107};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {64};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_006} {ST_DATA_W} {107};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {64};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_007} {ST_DATA_W} {107};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {64};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_008} {ST_DATA_W} {107};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {64};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_009} {ST_DATA_W} {107};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {64};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_010} {ST_DATA_W} {107};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {64};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_011} {ST_DATA_W} {107};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {37};set_instance_parameter_value {router_012} {PKT_ADDR_L} {9};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {63};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {40};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {41};set_instance_parameter_value {router_012} {ST_DATA_W} {80};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {cpu_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_data_master_limiter} {ST_DATA_W} {107};set_instance_parameter_value {cpu_data_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {cpu_data_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_limiter} {REORDER} {0};add_instance {cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_DATA_W} {107};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {cpu_instruction_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_limiter} {REORDER} {0};add_instance {sram_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_ADDR_H} {46};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {63};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {62};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PKT_TRANS_READ} {50};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {54};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {58};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sram_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {flash_generic_tristate_controller_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_ADDR_H} {37};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BEGIN_BURST} {57};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BYTE_CNT_H} {46};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BYTE_CNT_L} {44};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURST_SIZE_H} {52};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURST_SIZE_L} {50};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURST_TYPE_H} {54};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURST_TYPE_L} {53};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURSTWRAP_H} {49};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_BURSTWRAP_L} {47};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {38};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_TRANS_WRITE} {40};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PKT_TRANS_READ} {41};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {ST_DATA_W} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {OUT_BYTE_CNT_H} {44};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {OUT_BURSTWRAP_H} {49};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {11};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {11};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {sram_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {46};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {55};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {49};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {56};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {64};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {flash_generic_tristate_controller_uas_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_ADDR_H} {37};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {46};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {44};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {38};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {40};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {49};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {47};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {52};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {50};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {43};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {54};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {53};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_ST_DATA_W} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_ADDR_H} {64};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {64};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {67};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {76};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {74};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {46};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {55};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {flash_generic_tristate_controller_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {64};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {67};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {76};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {74};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {37};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {46};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {44};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {38};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {52};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {50};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {43};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {54};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {53};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_ST_DATA_W} {80};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {flash_generic_tristate_controller_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {107};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_inclk_interface_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pll_inclk_interface_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pll_inclk_interface_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pll_inclk_interface_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pll_inclk_interface_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_bridge_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {sram_avalon_slave_agent.m0} {sram_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_avalon_slave_agent.m0/sram_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_avalon_slave_agent.m0/sram_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_avalon_slave_agent.m0/sram_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_avalon_slave_agent.rf_source} {sram_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_avalon_slave_agent_rsp_fifo.out} {sram_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {sram_avalon_slave_agent.rdata_fifo_src} {sram_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {system_id_control_slave_agent.m0} {system_id_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {system_id_control_slave_agent.m0/system_id_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {system_id_control_slave_agent.m0/system_id_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {system_id_control_slave_agent.m0/system_id_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {system_id_control_slave_agent.rf_source} {system_id_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {system_id_control_slave_agent_rsp_fifo.out} {system_id_control_slave_agent.rf_sink} {avalon_streaming};add_connection {system_id_control_slave_agent.rdata_fifo_src} {system_id_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {system_id_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/system_id_control_slave_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {epcs_epcs_control_port_agent.m0} {epcs_epcs_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {epcs_epcs_control_port_agent.rf_source} {epcs_epcs_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {epcs_epcs_control_port_agent_rsp_fifo.out} {epcs_epcs_control_port_agent.rf_sink} {avalon_streaming};add_connection {epcs_epcs_control_port_agent.rdata_fifo_src} {epcs_epcs_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {epcs_epcs_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/epcs_epcs_control_port_agent.cp} {qsys_mm.command};add_connection {pll_pll_slave_agent.m0} {pll_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pll_pll_slave_agent.rf_source} {pll_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {pll_pll_slave_agent_rsp_fifo.out} {pll_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {pll_pll_slave_agent.rdata_fifo_src} {pll_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {pll_pll_slave_agent_rdata_fifo.out} {pll_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {pll_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/pll_pll_slave_agent.cp} {qsys_mm.command};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/sdram_s1_agent.cp} {qsys_mm.command};add_connection {led_s1_agent.m0} {led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_s1_agent.rf_source} {led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_s1_agent_rsp_fifo.out} {led_s1_agent.rf_sink} {avalon_streaming};add_connection {led_s1_agent.rdata_fifo_src} {led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/led_s1_agent.cp} {qsys_mm.command};add_connection {timer_s1_agent.m0} {timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_s1_agent.rf_source} {timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_s1_agent_rsp_fifo.out} {timer_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_s1_agent.rdata_fifo_src} {timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/timer_s1_agent.cp} {qsys_mm.command};add_connection {RS232_s1_agent.m0} {RS232_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {RS232_s1_agent.m0/RS232_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {RS232_s1_agent.m0/RS232_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {RS232_s1_agent.m0/RS232_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {RS232_s1_agent.rf_source} {RS232_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {RS232_s1_agent_rsp_fifo.out} {RS232_s1_agent.rf_sink} {avalon_streaming};add_connection {RS232_s1_agent.rdata_fifo_src} {RS232_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {RS232_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/RS232_s1_agent.cp} {qsys_mm.command};add_connection {flash_generic_tristate_controller_uas_agent.m0} {flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {flash_generic_tristate_controller_uas_agent.m0/flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {flash_generic_tristate_controller_uas_agent.m0/flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {flash_generic_tristate_controller_uas_agent.m0/flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {flash_generic_tristate_controller_uas_agent.rf_source} {flash_generic_tristate_controller_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {flash_generic_tristate_controller_uas_agent_rsp_fifo.out} {flash_generic_tristate_controller_uas_agent.rf_sink} {avalon_streaming};add_connection {flash_generic_tristate_controller_uas_agent.rdata_fifo_src} {flash_generic_tristate_controller_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {flash_generic_tristate_controller_uas_agent_rdata_fifo.out} {flash_generic_tristate_controller_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {sram_avalon_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sram_avalon_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {system_id_control_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {system_id_control_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {epcs_epcs_control_port_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {epcs_epcs_control_port_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {pll_pll_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {pll_pll_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {sdram_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {led_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {led_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {timer_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {timer_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {RS232_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {RS232_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {flash_generic_tristate_controller_uas_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {flash_generic_tristate_controller_uas_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router.src} {cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_data_master_limiter.rsp_src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.rsp_src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_instruction_master_limiter.rsp_src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.rsp_src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {sram_avalon_slave_burst_adapter.source0} {sram_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {sram_avalon_slave_burst_adapter.source0/sram_avalon_slave_agent.cp} {qsys_mm.command};add_connection {flash_generic_tristate_controller_uas_burst_adapter.source0} {flash_generic_tristate_controller_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {flash_generic_tristate_controller_uas_burst_adapter.source0/flash_generic_tristate_controller_uas_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_010.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_010.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_010.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {router_003.src} {sram_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/sram_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_avalon_slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {sram_avalon_slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_012.src} {flash_generic_tristate_controller_uas_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/flash_generic_tristate_controller_uas_rsp_width_adapter.sink} {qsys_mm.response};add_connection {flash_generic_tristate_controller_uas_rsp_width_adapter.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {flash_generic_tristate_controller_uas_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {sram_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sram_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_avalon_slave_cmd_width_adapter.src} {sram_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_avalon_slave_cmd_width_adapter.src/sram_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_010.src} {flash_generic_tristate_controller_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/flash_generic_tristate_controller_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {flash_generic_tristate_controller_uas_cmd_width_adapter.src} {flash_generic_tristate_controller_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {flash_generic_tristate_controller_uas_cmd_width_adapter.src/flash_generic_tristate_controller_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux_005.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink5} {qsys_mm.response};add_connection {cpu_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {cpu_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {system_id_control_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {epcs_epcs_control_port_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {led_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {RS232_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {system_id_control_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {system_id_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {epcs_epcs_control_port_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {epcs_epcs_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {led_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {RS232_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {RS232_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_rsp_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {flash_generic_tristate_controller_uas_cmd_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {pll_pll_slave_translator.reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {pll_pll_slave_agent.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {pll_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {pll_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {pll_inclk_interface_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {pll_c0_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {system_id_control_slave_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {epcs_epcs_control_port_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {led_s1_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {timer_s1_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {RS232_s1_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {system_id_control_slave_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {system_id_control_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {epcs_epcs_control_port_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {epcs_epcs_control_port_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {led_s1_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {led_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {timer_s1_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {timer_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {RS232_s1_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {RS232_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_agent_rdata_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_data_master_limiter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_instruction_master_limiter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_burst_adapter.cr0} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_burst_adapter.cr0} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_rsp_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sram_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {flash_generic_tristate_controller_uas_cmd_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {pll_pll_slave_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {pll_pll_slave_agent.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {pll_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {pll_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {pll_inclk_interface_reset_reset_bridge.clk} {clock};add_interface {clk_bridge_out_clk} {clock} {slave};set_interface_property {clk_bridge_out_clk} {EXPORT_OF} {clk_bridge_out_clk_clock_bridge.in_clk};add_interface {pll_c0} {clock} {slave};set_interface_property {pll_c0} {EXPORT_OF} {pll_c0_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {pll_inclk_interface_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pll_inclk_interface_reset_reset_bridge_in_reset} {EXPORT_OF} {pll_inclk_interface_reset_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {epcs_epcs_control_port} {avalon} {master};set_interface_property {epcs_epcs_control_port} {EXPORT_OF} {epcs_epcs_control_port_translator.avalon_anti_slave_0};add_interface {flash_generic_tristate_controller_uas} {avalon} {master};set_interface_property {flash_generic_tristate_controller_uas} {EXPORT_OF} {flash_generic_tristate_controller_uas_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {led_s1} {avalon} {master};set_interface_property {led_s1} {EXPORT_OF} {led_s1_translator.avalon_anti_slave_0};add_interface {pll_pll_slave} {avalon} {master};set_interface_property {pll_pll_slave} {EXPORT_OF} {pll_pll_slave_translator.avalon_anti_slave_0};add_interface {RS232_s1} {avalon} {master};set_interface_property {RS232_s1} {EXPORT_OF} {RS232_s1_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};add_interface {sram_avalon_slave} {avalon} {master};set_interface_property {sram_avalon_slave} {EXPORT_OF} {sram_avalon_slave_translator.avalon_anti_slave_0};add_interface {system_id_control_slave} {avalon} {master};set_interface_property {system_id_control_slave} {EXPORT_OF} {system_id_control_slave_translator.avalon_anti_slave_0};add_interface {timer_s1} {avalon} {master};set_interface_property {timer_s1} {EXPORT_OF} {timer_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.RS232.s1} {0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {1};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.epcs.epcs_control_port} {2};set_module_assignment {interconnect_id.flash_generic_tristate_controller.uas} {3};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {4};set_module_assignment {interconnect_id.led.s1} {5};set_module_assignment {interconnect_id.pll.pll_slave} {6};set_module_assignment {interconnect_id.sdram.s1} {7};set_module_assignment {interconnect_id.sram.avalon_slave} {8};set_module_assignment {interconnect_id.system_id.control_slave} {9};set_module_assignment {interconnect_id.timer.s1} {10};" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010.v"
       type="VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Qsys_vhd" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 9 starting:altera_mm_interconnect "submodules/Qsys_vhd_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.021s/0.030s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.017s/0.025s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.013s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.017s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.020s/0.024s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>103</b> modules, <b>348</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 98 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 100 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 85 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 83 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 82 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 59 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 58 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 57 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 56 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 54 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 47 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 46 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 44 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sram_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sram_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 42 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 41 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 40 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 39 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 29 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 28 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 24 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 18 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 17 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 16 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sram_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sram_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 12 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 10 starting:altera_avalon_st_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 2 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 10 starting:altera_avalon_st_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 1 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 2 starting:altera_avalon_st_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_010"><![CDATA["<b>avalon_st_adapter_010</b>" reuses <b>error_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_010</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 0 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_010</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:0,1:1,2:2,3:3,NUM_RCVRS=4,SENDER_IRQ_WIDTH=32"
   instancePathKey="Qsys_vhd:.:irq_mapper"
   kind="altera_irq_mapper"
   version="15.0"
   name="Qsys_vhd_irq_mapper">
  <parameter name="NUM_RCVRS" value="4" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:2,3:3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 107 starting:altera_irq_mapper "submodules/Qsys_vhd_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="Qsys_vhd:.:rst_controller"
   kind="altera_reset_controller"
   version="15.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd"
     as="rst_controller,rst_controller_001,rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 106 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Qsys_vhd</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:15.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=289413152,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x11402000&apos; end=&apos;0x11402040&apos; /&gt;&lt;slave name=&apos;RS232.s1&apos; start=&apos;0x11402040&apos; end=&apos;0x11402060&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x11402060&apos; end=&apos;0x11402070&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x11402070&apos; end=&apos;0x11402080&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x11402080&apos; end=&apos;0x11402088&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x11402088&apos; end=&apos;0x11402090&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=-1,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=134217760,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=-1,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=sram.avalon_slave,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=289411072,resetOffset=0,resetSlave=epcs.epcs_control_port,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=-1,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=-1,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=-1,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=-1,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=-1,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=-1,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=-1,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=-1,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="Qsys_vhd:.:cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="15.0"
   name="Qsys_vhd_cpu_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="-1" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="sram.avalon_slave" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="-1" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="289413152" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="289411072" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="-1" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="15" />
  <parameter name="instruction_master_paddr_top" value="-1" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="134217760" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x11402000&apos; end=&apos;0x11402040&apos; /&gt;&lt;slave name=&apos;RS232.s1&apos; start=&apos;0x11402040&apos; end=&apos;0x11402060&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x11402060&apos; end=&apos;0x11402070&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x11402070&apos; end=&apos;0x11402080&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x11402080&apos; end=&apos;0x11402088&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x11402088&apos; end=&apos;0x11402090&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="-1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="-1" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="-1" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="-1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="epcs.epcs_control_port" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="-1" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="-1" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; /&gt;&lt;slave name=&apos;flash_generic_tristate_controller.uas&apos; start=&apos;0x10800000&apos; end=&apos;0x11000000&apos; /&gt;&lt;slave name=&apos;sram.avalon_slave&apos; start=&apos;0x11200000&apos; end=&apos;0x11400000&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x11401000&apos; end=&apos;0x11401800&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x11401800&apos; end=&apos;0x11402000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 102 starting:altera_nios2_gen2_unit "submodules/Qsys_vhd_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'Qsys_vhd_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec E:/altera/15.0/quartus/bin64/eperlcmd.exe -I E:/altera/15.0/quartus/bin64/perl/lib -I E:/altera/15.0/quartus/sopc_builder/bin/europa -I E:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I E:/altera/15.0/quartus/sopc_builder/bin -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_vhd_cpu_cpu --dir=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0015_cpu_gen/ --quartus_bindir=E:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/zyb/AppData/Local/Temp/alt8883_6746290452783502464.dir/0015_cpu_gen//Qsys_vhd_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:53 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:53 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:55 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:55 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:56 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:45:57 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:46:00 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:46:03 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.09.13 10:46:04 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'Qsys_vhd_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_translator:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,CLOCK_RATE=100000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0"
   instancePathKey="Qsys_vhd:.:flash_generic_tristate_controller:.:tdt"
   kind="altera_tristate_controller_translator"
   version="15.0"
   name="altera_tristate_controller_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_flash_generic_tristate_controller" as="tdt" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 101 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=23,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=60,AV_DATA_HOLD_CYCLES=6,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=16,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=60,AV_SETUP_WAIT_CYCLES=6,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=16,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="Qsys_vhd:.:flash_generic_tristate_controller:.:slave_translator"
   kind="altera_merlin_slave_translator"
   version="15.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_flash_generic_tristate_controller"
     as="slave_translator" />
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_translator,sram_avalon_slave_translator,system_id_control_slave_translator,cpu_debug_mem_slave_translator,epcs_epcs_control_port_translator,pll_pll_slave_translator,sdram_s1_translator,led_s1_translator,timer_s1_translator,RS232_s1_translator,flash_generic_tristate_controller_uas_translator" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 100 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_aggregator:15.0:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,AV_ADDRESS_W=23,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=60,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=60,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="Qsys_vhd:.:flash_generic_tristate_controller:.:tda"
   kind="altera_tristate_controller_aggregator"
   version="15.0"
   name="altera_tristate_controller_aggregator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_flash_generic_tristate_controller" as="tda" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 99 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>flash_generic_tristate_controller</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:cpu_data_master_translator"
   kind="altera_merlin_master_translator"
   version="15.0"
   name="altera_merlin_master_translator">
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="cpu_data_master_translator,cpu_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 98 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402088&quot;
   end=&quot;0x00000000011402090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;sram_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011200000&quot;
   end=&quot;0x00000000011400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;system_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402080&quot;
   end=&quot;0x00000000011402088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401800&quot;
   end=&quot;0x00000000011402000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011401000&quot;
   end=&quot;0x00000000011401800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402070&quot;
   end=&quot;0x00000000011402080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402060&quot;
   end=&quot;0x00000000011402070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402000&quot;
   end=&quot;0x00000000011402040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;RS232_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011402040&quot;
   end=&quot;0x00000000011402060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;flash_generic_tristate_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010800000&quot;
   end=&quot;0x00000000011000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=83,PKT_DATA_SIDEBAND_L=83,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=85,PKT_QOS_L=85,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:cpu_data_master_agent"
   kind="altera_merlin_master_agent"
   version="15.0"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="cpu_data_master_agent,cpu_instruction_master_agent" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 85 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="15.0"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent,sram_avalon_slave_agent,system_id_control_slave_agent,cpu_debug_mem_slave_agent,epcs_epcs_control_port_agent,pll_pll_slave_agent,sdram_s1_agent,led_s1_agent,timer_s1_agent,RS232_s1_agent,flash_generic_tristate_controller_uas_agent" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 83 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="15.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent_rsp_fifo,sram_avalon_slave_agent_rsp_fifo,system_id_control_slave_agent_rsp_fifo,cpu_debug_mem_slave_agent_rsp_fifo,epcs_epcs_control_port_agent_rsp_fifo,pll_pll_slave_agent_rsp_fifo,pll_pll_slave_agent_rdata_fifo,sdram_s1_agent_rsp_fifo,led_s1_agent_rsp_fifo,timer_s1_agent_rsp_fifo,RS232_s1_agent_rsp_fifo,flash_generic_tristate_controller_uas_agent_rsp_fifo,flash_generic_tristate_controller_uas_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 82 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=00001000000,10000000000,00000000010,00000010000,00000001000,00100000000,01000000000,00010000000,00000100000,00000000100,00000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=7,3,8,2,1,10,0,5,6,9,4,END_ADDRESS=0x10000000,0x11000000,0x11400000,0x11401800,0x11402000,0x11402040,0x11402060,0x11402070,0x11402080,0x11402088,0x11402090,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=7:00001000000:0x8000000:0x10000000:both:1:0:0:1,3:10000000000:0x10800000:0x11000000:both:1:0:0:1,8:00000000010:0x11200000:0x11400000:both:1:0:0:1,2:00000010000:0x11401000:0x11401800:both:1:0:0:1,1:00000001000:0x11401800:0x11402000:both:1:0:0:1,10:00100000000:0x11402000:0x11402040:both:1:0:0:1,0:01000000000:0x11402040:0x11402060:both:1:0:0:1,5:00010000000:0x11402060:0x11402070:both:1:0:0:1,6:00000100000:0x11402070:0x11402080:both:1:0:0:1,9:00000000100:0x11402080:0x11402088:read:1:0:0:1,4:00000000001:0x11402088:0x11402090:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8000000,0x10800000,0x11200000,0x11401000,0x11401800,0x11402000,0x11402040,0x11402060,0x11402070,0x11402080,0x11402088,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,read,both"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter
     name="START_ADDRESS"
     value="0x8000000,0x10800000,0x11200000,0x11401000,0x11401800,0x11402000,0x11402040,0x11402060,0x11402070,0x11402080,0x11402088" />
  <parameter name="DEFAULT_CHANNEL" value="6" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="7:00001000000:0x8000000:0x10000000:both:1:0:0:1,3:10000000000:0x10800000:0x11000000:both:1:0:0:1,8:00000000010:0x11200000:0x11400000:both:1:0:0:1,2:00000010000:0x11401000:0x11401800:both:1:0:0:1,1:00000001000:0x11401800:0x11402000:both:1:0:0:1,10:00100000000:0x11402000:0x11402040:both:1:0:0:1,0:01000000000:0x11402040:0x11402060:both:1:0:0:1,5:00010000000:0x11402060:0x11402070:both:1:0:0:1,6:00000100000:0x11402070:0x11402080:both:1:0:0:1,9:00000000100:0x11402080:0x11402088:read:1:0:0:1,4:00000000001:0x11402088:0x11402090:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="00001000000,10000000000,00000000010,00000010000,00000001000,00100000000,01000000000,00010000000,00000100000,00000000100,00000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter
     name="END_ADDRESS"
     value="0x10000000,0x11000000,0x11400000,0x11401800,0x11402000,0x11402040,0x11402060,0x11402070,0x11402080,0x11402088,0x11402090" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="7" />
  <parameter name="DESTINATION_ID" value="7,3,8,2,1,10,0,5,6,9,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 59 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=01000,10000,00001,00100,00010,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=7,3,8,2,1,END_ADDRESS=0x10000000,0x11000000,0x11400000,0x11401800,0x11402000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=7:01000:0x8000000:0x10000000:both:1:0:0:1,3:10000:0x10800000:0x11000000:both:1:0:0:1,8:00001:0x11200000:0x11400000:both:1:0:0:1,2:00100:0x11401000:0x11401800:both:1:0:0:1,1:00010:0x11401800:0x11402000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8000000,0x10800000,0x11200000,0x11401000,0x11401800,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter
     name="START_ADDRESS"
     value="0x8000000,0x10800000,0x11200000,0x11401000,0x11401800" />
  <parameter name="DEFAULT_CHANNEL" value="3" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="7:01000:0x8000000:0x10000000:both:1:0:0:1,3:10000:0x10800000:0x11000000:both:1:0:0:1,8:00001:0x11200000:0x11400000:both:1:0:0:1,2:00100:0x11401000:0x11401800:both:1:0:0:1,1:00010:0x11401800:0x11402000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01000,10000,00001,00100,00010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter
     name="END_ADDRESS"
     value="0x10000000,0x11000000,0x11400000,0x11401800,0x11402000" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="7" />
  <parameter name="DESTINATION_ID" value="7,3,8,2,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 58 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="router_002,router_004,router_007,router_009,router_010,router_011" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 57 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=46,PKT_ADDR_L=18,PKT_DEST_ID_H=75,PKT_DEST_ID_L=72,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=89,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="50" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="46" />
  <parameter name="PKT_DEST_ID_H" value="75" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="79" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="77" />
  <parameter name="PKT_TRANS_WRITE" value="49" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 56 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="router_005,router_006,router_008" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 54 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=37,PKT_ADDR_L=9,PKT_DEST_ID_H=66,PKT_DEST_ID_L=63,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=41,PKT_TRANS_WRITE=40,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=80,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:router_012"
   kind="altera_merlin_router"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_router_012">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="41" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="37" />
  <parameter name="PKT_DEST_ID_H" value="66" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="63" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:63) src_id(62:59) qos(58) begin_burst(57) data_sideband(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="70" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="68" />
  <parameter name="PKT_TRANS_WRITE" value="40" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="router_012" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 47 starting:altera_merlin_router "submodules/Qsys_vhd_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_POSTED=66,PKT_TRANS_WRITE=67,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:cpu_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="15.0"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="cpu_data_master_limiter,cpu_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 46 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=58,OUT_BYTE_CNT_H=54,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=46,PKT_ADDR_L=18,PKT_BEGIN_BURST=66,PKT_BURSTWRAP_H=58,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=61,PKT_BURST_SIZE_L=59,PKT_BURST_TYPE_H=63,PKT_BURST_TYPE_L=62,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,ST_CHANNEL_W=11,ST_DATA_W=89"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:sram_avalon_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="15.0"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="47" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="sram_avalon_slave_burst_adapter,flash_generic_tristate_controller_uas_burst_adapter" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 44 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sram_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sram_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=11,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=11"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="11" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="11" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 42 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=11"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="11" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 41 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="cmd_mux,cmd_mux_002,cmd_mux_005,cmd_mux_007,cmd_mux_008,cmd_mux_009" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 40 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="cmd_mux_001,cmd_mux_003,cmd_mux_004,cmd_mux_006,cmd_mux_010" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 39 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="rsp_demux,rsp_demux_002,rsp_demux_007,rsp_demux_008,rsp_demux_009" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 29 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="rsp_demux_001,rsp_demux_003,rsp_demux_004,rsp_demux_006,rsp_demux_010" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 28 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:rsp_demux_005"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_rsp_demux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 24 starting:altera_merlin_demultiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=11,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="11" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 18 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 17 starting:altera_merlin_multiplexer "submodules/Qsys_vhd_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=46,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=58,IN_PKT_BURSTWRAP_L=56,IN_PKT_BURST_SIZE_H=61,IN_PKT_BURST_SIZE_L=59,IN_PKT_BURST_TYPE_H=63,IN_PKT_BURST_TYPE_L=62,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=55,IN_PKT_BYTE_CNT_L=53,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=88,IN_PKT_ORI_BURST_SIZE_L=86,IN_PKT_RESPONSE_STATUS_H=85,IN_PKT_RESPONSE_STATUS_L=84,IN_PKT_TRANS_COMPRESSED_READ=47,IN_PKT_TRANS_EXCLUSIVE=52,IN_PKT_TRANS_WRITE=49,IN_ST_DATA_W=89,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=64,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=79,OUT_PKT_BURST_SIZE_L=77,OUT_PKT_BURST_TYPE_H=81,OUT_PKT_BURST_TYPE_L=80,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=73,OUT_PKT_BYTE_CNT_L=71,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=106,OUT_PKT_ORI_BURST_SIZE_L=104,OUT_PKT_RESPONSE_STATUS_H=103,OUT_PKT_RESPONSE_STATUS_L=102,OUT_PKT_TRANS_COMPRESSED_READ=65,OUT_PKT_TRANS_EXCLUSIVE=70,OUT_ST_DATA_W=107,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:sram_avalon_slave_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="15.0"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="106" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="104" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="88" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:72) src_id(71:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="86" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="sram_avalon_slave_rsp_width_adapter,flash_generic_tristate_controller_uas_rsp_width_adapter,sram_avalon_slave_cmd_width_adapter,flash_generic_tristate_controller_uas_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 16 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sram_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sram_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=11,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="15.0"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="107" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="11" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 12 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 10 starting:altera_avalon_st_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 2 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.0:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 10 starting:altera_avalon_st_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 1 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=10,inChannelWidth=0,inDataWidth=10,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=10,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.0:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:avalon_st_adapter_010"
   kind="altera_avalon_st_adapter"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="10" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Qsys_vhd_mm_interconnect_0" as="avalon_st_adapter_010" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 2 starting:altera_avalon_st_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_010"><![CDATA["<b>avalon_st_adapter_010</b>" reuses <b>error_adapter</b> "<b>submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_010</b>"]]></message>
   <message level="Debug" culprit="Qsys_vhd">queue size: 0 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_010</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 2 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.0:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 1 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.0:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Qsys_vhd:.:mm_interconnect_0:.:avalon_st_adapter_010:.:error_adapter_0"
   kind="error_adapter"
   version="15.0"
   name="Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/zyb/Documents/Record/FPGA_exercise/DE2-115/Qsys_vhd/synthesis/submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="E:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Qsys_vhd">queue size: 0 starting:error_adapter "submodules/Qsys_vhd_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_010</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
