

================================================================
== Vitis HLS Report for 'Loop_loop6_proc1'
================================================================
* Date:           Fri Oct  4 14:45:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3612686|  3612686|  12.030 ms|  12.030 ms|  3612686|  3612686|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop6_loop7_loop8_loop9_loop10  |  3612684|  3612684|        17|          4|          1|  903168|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      586|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      456|    -|
|Memory               |      196|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      306|    -|
|Register             |        -|     -|      805|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      196|     4|     1191|     1572|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       14|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U12   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |mul_4ns_8ns_11_1_1_U14             |mul_4ns_8ns_11_1_1             |        0|   0|    0|   40|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  456|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------------+---------------------------------------+---------------------+
    |                  Instance                 |                 Module                |      Expression     |
    +-------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U15  |ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1  |  (i0 + i1) * i2 + i3|
    +-------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|               Module               | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v12_U  |Loop_loop6_proc1_v12_RAM_AUTO_1R1W  |      196|  0|   0|    0|  100352|   32|     1|      3211264|
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                                    |      196|  0|   0|    0|  100352|   32|     1|      3211264|
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln48_1_fu_274_p2               |         +|   0|  0|  27|          20|           1|
    |add_ln48_fu_567_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln49_1_fu_522_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln49_fu_745_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln50_1_fu_508_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln50_fu_396_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln51_1_fu_494_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln51_fu_592_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln52_fu_482_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln55_fu_840_p2                 |         +|   0|  0|  14|           7|           7|
    |add_ln56_1_fu_724_p2               |         +|   0|  0|  16|           7|           7|
    |add_ln56_fu_641_p2                 |         +|   0|  0|  14|           7|           7|
    |empty_28_fu_797_p2                 |         +|   0|  0|  20|          13|          13|
    |empty_31_fu_829_p2                 |         +|   0|  0|  17|          17|          17|
    |empty_32_fu_647_p2                 |         +|   0|  0|  14|           7|           7|
    |empty_27_fu_787_p2                 |         -|   0|  0|  19|          12|          12|
    |empty_30_fu_823_p2                 |         -|   0|  0|  17|          17|          17|
    |sub_ln56_1_fu_713_p2               |         -|   0|  0|  16|           7|           7|
    |sub_ln56_fu_631_p2                 |         -|   0|  0|  14|           7|           7|
    |and_ln48_1_fu_384_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln48_2_fu_334_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln48_fu_316_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln49_1_fu_390_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln49_fu_378_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln50_fu_426_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln51_fu_464_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_476_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_141                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_298                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_326                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_834                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_847                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_851                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln48_fu_268_p2                |      icmp|   0|  0|  27|          20|          19|
    |icmp_ln49_fu_286_p2                |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln50_fu_328_p2                |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln51_1_fu_687_p2              |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln51_fu_322_p2                |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln52_1_fu_488_p2              |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln52_fu_310_p2                |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln57_fu_658_p2                |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln64_fu_681_p2                |      icmp|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln48_1_fu_298_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln48_fu_292_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln49_1_fu_354_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln49_2_fu_360_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln49_3_fu_372_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln49_fu_340_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln50_1_fu_414_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln50_2_fu_408_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln50_fu_402_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln51_1_fu_438_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln51_2_fu_470_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln51_3_fu_444_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln51_fu_432_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln57_fu_653_p2                  |        or|   0|  0|   2|           2|           2|
    |or_ln64_fu_675_p2                  |        or|   0|  0|   2|           2|           2|
    |grp_fu_203_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln48_1_fu_573_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln48_fu_738_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln49_1_fu_751_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln49_2_fu_528_p3            |    select|   0|  0|  14|           1|           1|
    |select_ln49_fu_346_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln50_1_fu_587_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln50_2_fu_514_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln50_fu_580_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln51_1_fu_598_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln51_2_fu_500_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln51_fu_450_p3              |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln48_fu_304_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln49_fu_366_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_fu_420_p2                 |       xor|   0|  0|   2|           2|           1|
    |xor_ln51_fu_458_p2                 |       xor|   0|  0|   2|           2|           1|
    |xor_ln64_1_fu_670_p2               |       xor|   0|  0|   3|           2|           3|
    |xor_ln64_fu_664_p2                 |       xor|   0|  0|   3|           2|           3|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 586|         281|         237|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_1_phi_fu_185_p4   |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten16_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten40_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten73_load  |   9|          2|   20|         40|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v15_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v16_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v17_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v18_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_v19_load               |   9|          2|    2|          4|
    |empty_fu_130                            |   9|          2|   32|         64|
    |indvar_flatten16_fu_110                 |   9|          2|    8|         16|
    |indvar_flatten40_fu_118                 |   9|          2|   14|         28|
    |indvar_flatten73_fu_126                 |   9|          2|   20|         40|
    |indvar_flatten_fu_102                   |   9|          2|    4|          8|
    |v12_address0                            |  14|          3|   17|         51|
    |v13_blk_n                               |   9|          2|    1|          2|
    |v15_fu_122                              |   9|          2|    7|         14|
    |v16_fu_114                              |   9|          2|    7|         14|
    |v17_fu_106                              |   9|          2|    4|          8|
    |v18_fu_98                               |   9|          2|    2|          4|
    |v19_fu_94                               |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 306|         67|  227|        506|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln50_reg_990                  |   4|   0|    4|          0|
    |add_ln55_reg_1080                 |   7|   0|    7|          0|
    |add_ln56_reg_1041                 |   7|   0|    7|          0|
    |and_ln48_2_reg_975                |   1|   0|    1|          0|
    |and_ln49_1_reg_985                |   1|   0|    1|          0|
    |and_ln50_reg_1000                 |   1|   0|    1|          0|
    |and_ln52_reg_1017                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_32_reg_1047                 |   7|   0|    7|          0|
    |empty_fu_130                      |  32|   0|   32|          0|
    |icmp_ln48_reg_965                 |   1|   0|    1|          0|
    |icmp_ln49_reg_969                 |   1|   0|    1|          0|
    |icmp_ln51_1_reg_1061              |   1|   0|    1|          0|
    |icmp_ln52_1_reg_1021              |   1|   0|    1|          0|
    |icmp_ln57_reg_1052                |   1|   0|    1|          0|
    |icmp_ln64_reg_1057                |   1|   0|    1|          0|
    |indvar_flatten16_fu_110           |   8|   0|    8|          0|
    |indvar_flatten40_fu_118           |  14|   0|   14|          0|
    |indvar_flatten73_fu_126           |  20|   0|   20|          0|
    |indvar_flatten_fu_102             |   4|   0|    4|          0|
    |mul_ln55_reg_1036                 |  11|   0|   11|          0|
    |or_ln50_2_reg_995                 |   1|   0|    1|          0|
    |or_ln51_2_reg_1012                |   1|   0|    1|          0|
    |select_ln48_1_reg_1025            |   7|   0|    7|          0|
    |select_ln49_reg_980               |   4|   0|    4|          0|
    |select_ln50_1_reg_1030            |   4|   0|    4|          0|
    |select_ln51_reg_1005              |   2|   0|    2|          0|
    |v12_addr_reg_1075                 |  17|   0|   17|          0|
    |v12_load_reg_1095                 |  32|   0|   32|          0|
    |v15_fu_122                        |   7|   0|    7|          0|
    |v16_fu_114                        |   7|   0|    7|          0|
    |v17_fu_106                        |   4|   0|    4|          0|
    |v18_fu_98                         |   2|   0|    2|          0|
    |v19_fu_94                         |   2|   0|    2|          0|
    |v20_reg_1090                      |  32|   0|   32|          0|
    |v23_reg_1105                      |  32|   0|   32|          0|
    |v24_reg_1125                      |  32|   0|   32|          0|
    |v2_load_reg_1085                  |  32|   0|   32|          0|
    |zext_ln52_reg_1065                |   2|   0|    7|          5|
    |and_ln52_reg_1017                 |  64|  32|    1|          0|
    |icmp_ln48_reg_965                 |  64|  32|    1|          0|
    |icmp_ln51_1_reg_1061              |  64|  32|    1|          0|
    |icmp_ln52_1_reg_1021              |  64|  32|    1|          0|
    |icmp_ln57_reg_1052                |  64|  32|    1|          0|
    |icmp_ln64_reg_1057                |  64|  32|    1|          0|
    |v12_addr_reg_1075                 |  64|  32|   17|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 805| 224|  385|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_loop6_proc1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_loop6_proc1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_loop6_proc1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_loop6_proc1|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Loop_loop6_proc1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_loop6_proc1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_loop6_proc1|  return value|
|v4_address0         |  out|   17|   ap_memory|                v4|         array|
|v4_ce0              |  out|    1|   ap_memory|                v4|         array|
|v4_q0               |   in|   32|   ap_memory|                v4|         array|
|v2_address0         |  out|    7|   ap_memory|                v2|         array|
|v2_ce0              |  out|    1|   ap_memory|                v2|         array|
|v2_q0               |   in|   32|   ap_memory|                v2|         array|
|v13_din             |  out|   32|     ap_fifo|               v13|       pointer|
|v13_num_data_valid  |   in|   18|     ap_fifo|               v13|       pointer|
|v13_fifo_cap        |   in|   18|     ap_fifo|               v13|       pointer|
|v13_full_n          |   in|    1|     ap_fifo|               v13|       pointer|
|v13_write           |  out|    1|     ap_fifo|               v13|       pointer|
+--------------------+-----+-----+------------+------------------+--------------+

