{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765418651153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765418651155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 21:04:11 2025 " "Processing started: Wed Dec 10 21:04:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765418651155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418651155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE287-Final-Project -c ECE287-Final-Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE287-Final-Project -c ECE287-Final-Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418651155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765418651409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765418651409 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main.v " "Can't analyze file -- file main.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765418655504 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ECE287-Final-Project.v " "Can't analyze file -- file ECE287-Final-Project.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765418655506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 topmodule " "Found entity 1: topmodule" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418655508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418655510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topmodule " "Elaborating entity \"topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765418655540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "topmodule.v" "vga" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418655586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(35) " "Verilog HDL assignment warning at vga.v(35): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/vga.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765418655587 "|topmodule|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(46) " "Verilog HDL assignment warning at vga.v(46): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/vga.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765418655587 "|topmodule|vga_controller:vga"}
{ "Warning" "WSGN_SEARCH_FILE" "game.v 1 1 " "Using design file game.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765418655594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:game " "Elaborating entity \"game\" for hierarchy \"game:game\"" {  } { { "topmodule.v" "game" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418655594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game.v(53) " "Verilog HDL assignment warning at game.v(53): truncated value with size 32 to match size of target (2)" {  } { { "game.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/game.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765418655595 "|topmodule|game:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game.v(168) " "Verilog HDL assignment warning at game.v(168): truncated value with size 32 to match size of target (8)" {  } { { "game.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/game.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765418655595 "|topmodule|game:game"}
{ "Warning" "WSGN_SEARCH_FILE" "column.v 1 1 " "Using design file column.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 column " "Found entity 1: column" {  } { { "column.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/column.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765418655602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "column game:game\|column:col0 " "Elaborating entity \"column\" for hierarchy \"game:game\|column:col0\"" {  } { { "game.v" "col0" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/game.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418655602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 column.v(25) " "Verilog HDL assignment warning at column.v(25): truncated value with size 32 to match size of target (10)" {  } { { "column.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/column.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765418655603 "|topmodule|game:game|column:col0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 column.v(64) " "Verilog HDL assignment warning at column.v(64): truncated value with size 32 to match size of target (10)" {  } { { "column.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/column.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765418655603 "|topmodule|game:game|column:col0"}
{ "Warning" "WSGN_SEARCH_FILE" "audio.v 4 4 " "Using design file audio.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/audio.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655610 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_pll " "Found entity 2: audio_pll" {  } { { "audio.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/audio.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655610 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_and_video_config " "Found entity 3: audio_and_video_config" {  } { { "audio.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/audio.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655610 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_codec " "Found entity 4: audio_codec" {  } { { "audio.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/audio.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655610 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765418655610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:audio_inst " "Elaborating entity \"audio\" for hierarchy \"audio:audio_inst\"" {  } { { "topmodule.v" "audio_inst" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418655610 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_ADCDAT audio.v(8) " "Output port \"AUD_ADCDAT\" at audio.v(8) has no driver" {  } { { "audio.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/audio.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765418655611 "|topmodule|audio:audio_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_pll audio:audio_inst\|audio_pll:pll_inst " "Elaborating entity \"audio_pll\" for hierarchy \"audio:audio_inst\|audio_pll:pll_inst\"" {  } { { "audio.v" "pll_inst" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/audio.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418655611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio:audio_inst\|audio_and_video_config:cfg_inst " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio:audio_inst\|audio_and_video_config:cfg_inst\"" {  } { { "audio.v" "cfg_inst" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/audio.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418655612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio:audio_inst\|audio_codec:codec_inst " "Elaborating entity \"audio_codec\" for hierarchy \"audio:audio_inst\|audio_codec:codec_inst\"" {  } { { "audio.v" "codec_inst" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/audio.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418655613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "three_decimal_vals_w_neg.v 1 1 " "Using design file three_decimal_vals_w_neg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals_w_neg " "Found entity 1: three_decimal_vals_w_neg" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765418655619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_decimal_vals_w_neg three_decimal_vals_w_neg:score_display " "Elaborating entity \"three_decimal_vals_w_neg\" for hierarchy \"three_decimal_vals_w_neg:score_display\"" {  } { { "topmodule.v" "score_display" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418655620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(24) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(24): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765418655620 "|topmodule|three_decimal_vals_w_neg:score_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(25) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(25): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765418655620 "|topmodule|three_decimal_vals_w_neg:score_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(26) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(26): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765418655620 "|topmodule|three_decimal_vals_w_neg:score_display"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_segment.v 1 1 " "Using design file seven_segment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/seven_segment.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765418655626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment three_decimal_vals_w_neg:score_display\|seven_segment:u0 " "Elaborating entity \"seven_segment\" for hierarchy \"three_decimal_vals_w_neg:score_display\|seven_segment:u0\"" {  } { { "three_decimal_vals_w_neg.v" "u0" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418655627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_segment_negative.v 1 1 " "Using design file seven_segment_negative.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_negative " "Found entity 1: seven_segment_negative" {  } { { "seven_segment_negative.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/seven_segment_negative.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418655634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765418655634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_negative three_decimal_vals_w_neg:score_display\|seven_segment_negative:u3 " "Elaborating entity \"seven_segment_negative\" for hierarchy \"three_decimal_vals_w_neg:score_display\|seven_segment_negative:u3\"" {  } { { "three_decimal_vals_w_neg.v" "u3" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418655634 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:score_display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:score_display\|Mod0\"" {  } { { "three_decimal_vals_w_neg.v" "Mod0" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418656460 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:score_display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:score_display\|Div0\"" {  } { { "three_decimal_vals_w_neg.v" "Div0" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418656460 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:score_display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:score_display\|Mod1\"" {  } { { "three_decimal_vals_w_neg.v" "Mod1" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418656460 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:score_display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:score_display\|Div1\"" {  } { { "three_decimal_vals_w_neg.v" "Div1" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418656460 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:score_display\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:score_display\|Mod2\"" {  } { { "three_decimal_vals_w_neg.v" "Mod2" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418656460 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:game\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:game\|Mod0\"" {  } { { "game.v" "Mod0" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/game.v" 192 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418656460 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765418656460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:score_display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:score_display\|lpm_divide:Mod0\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418656490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:score_display\|lpm_divide:Mod0 " "Instantiated megafunction \"three_decimal_vals_w_neg:score_display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656490 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765418656490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418656510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418656510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418656517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418656517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418656525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418656525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:score_display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:score_display\|lpm_divide:Div0\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418656530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:score_display\|lpm_divide:Div0 " "Instantiated megafunction \"three_decimal_vals_w_neg:score_display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656530 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765418656530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418656550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418656550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:score_display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:score_display\|lpm_divide:Div1\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418656556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:score_display\|lpm_divide:Div1 " "Instantiated megafunction \"three_decimal_vals_w_neg:score_display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656556 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/three_decimal_vals_w_neg.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765418656556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/db/lpm_divide_8am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418656576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418656576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418656584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418656584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/db/alt_u_div_2te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418656593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418656593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:game\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"game:game\|lpm_divide:Mod0\"" {  } { { "game.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/game.v" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418656599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:game\|lpm_divide:Mod0 " "Instantiated megafunction \"game:game\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765418656599 ""}  } { { "game.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/game.v" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765418656599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418656619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418656619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418656626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418656626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765418656636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418656636 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765418656745 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1765418656756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1765418656756 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1765418656756 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1765418656756 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1765418656756 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418657421 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418657421 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1765418657421 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765418657421 "|topmodule|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765418657421 "|topmodule|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765418657421 "|topmodule|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765418657421 "|topmodule|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765418657421 "|topmodule|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765418657421 "|topmodule|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765418657421 "|topmodule|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCDAT GND " "Pin \"AUD_ADCDAT\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765418657421 "|topmodule|AUD_ADCDAT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765418657421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765418657480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765418658661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765418658780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765418658780 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418658853 "|topmodule|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418658853 "|topmodule|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418658853 "|topmodule|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418658853 "|topmodule|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418658853 "|topmodule|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418658853 "|topmodule|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418658853 "|topmodule|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418658853 "|topmodule|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765418658853 "|topmodule|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765418658853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1932 " "Implemented 1932 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765418658856 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765418658856 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1765418658856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1852 " "Implemented 1852 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765418658856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765418658856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765418658869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 21:04:18 2025 " "Processing ended: Wed Dec 10 21:04:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765418658869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765418658869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765418658869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765418658869 ""}
