#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Aug 21 20:40:56 2018
# Process ID: 14844
# Current directory: C:/Github/MotionDetection/FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13616 C:\Github\MotionDetection\FPGA\motion_detection.xpr
# Log file: C:/Github/MotionDetection/FPGA/vivado.log
# Journal file: C:/Github/MotionDetection/FPGA\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Github/MotionDetection/FPGA/motion_detection.xprlaunch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg
source Main_textio_tb.tcl
run all
restart
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
relaunch_sim
restart
run 200 ns
run 200 ns
relaunch_sim
close [ open C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd w ]
add_files C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Main_2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_0 -dir c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {9} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
remove_files  c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name reference_image_RAM -dir c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {9} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips reference_image_RAM]
generate_target {instantiation_template} [get_files c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/reference_image_RAM.xci]
generate_target all [get_files  c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/reference_image_RAM.xci]
catch { config_ip_cache -export [get_ips -all reference_image_RAM] }
export_ip_user_files -of_objects [get_files c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/reference_image_RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/reference_image_RAM.xci]
launch_runs -jobs 2 reference_image_RAM_synth_1
export_simulation -of_objects [get_files c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/reference_image_RAM.xci] -directory C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files/sim_scripts -ip_user_files_dir C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files -ipstatic_source_dir C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/modelsim} {questa=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/questa} {riviera=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/riviera} {activehdl=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
restart
run 200 ns
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg
source Main_textio_tb.tcl
add_bp {C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd} 47
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
restart
run 200 ns
save_wave_config {C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg}
close_sim
