# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../example.gen/sources_1/bd/mb_preset/ipshared/ec67/hdl" --include "../../../../example.gen/sources_1/bd/mb_preset/ipshared/3242" \
"../../../../example.ip_user_files/bd/mb_preset/ip/mb_preset_lmb_bram_0/sim/mb_preset_lmb_bram_0.v" \
"../../../../example.ip_user_files/bd/mb_preset/ip/mb_preset_xbar_0/sim/mb_preset_xbar_0.v" \
"../../../../example.ip_user_files/bd/mb_preset/ip/mb_preset_microblaze_0_xlconcat_0/sim/mb_preset_microblaze_0_xlconcat_0.v" \
"../../../../example.ip_user_files/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_clk_wiz.v" \
"../../../../example.ip_user_files/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.v" \
"../../../../example.ip_user_files/bd/mb_preset/sim/mb_preset.v" \
"../../../../example.srcs/sources_1/imports/hdl/mb_preset_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
