

================================================================
== Vivado HLS Report for 'CMFRL1'
================================================================
* Date:           Mon Aug 31 14:43:00 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMFRL1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.177|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    9|    1|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|     8|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      5|    348|   712|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    86|
|Register         |        -|      -|    173|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      5|    521|   806|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     12|      3|    10|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |CMFRL1_fadd_32ns_bkb_U1  |CMFRL1_fadd_32ns_bkb  |        0|      2|  205|  390|
    |CMFRL1_fmul_32ns_cud_U2  |CMFRL1_fmul_32ns_cud  |        0|      3|  143|  322|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  712|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |tmp_fu_91_p2  |    xor   |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  50|         11|    1|         11|
    |ap_phi_mux_i_kp1_loc_phi_fu_60_p4  |   9|          2|   32|         64|
    |ap_phi_mux_tmp_3_phi_fu_70_p4      |   9|          2|    1|          2|
    |i_kp1_loc_reg_57                   |   9|          2|   32|         64|
    |tmp_3_reg_67                       |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  86|         19|   67|        143|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  10|   0|   10|          0|
    |aux_sinc_V        |   1|   0|    1|          0|
    |i_k               |  32|   0|   32|          0|
    |i_kp1             |  32|   0|   32|          0|
    |i_kp1_loc_reg_57  |  32|   0|   32|          0|
    |tmp_1_reg_145     |  32|   0|   32|          0|
    |tmp_2_reg_150     |  32|   0|   32|          0|
    |tmp_3_reg_67      |   1|   0|    1|          0|
    |tmp_reg_135       |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 173|   0|  173|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    CMFRL1    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    CMFRL1    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    CMFRL1    | return value |
|ap_done          | out |    1| ap_ctrl_hs |    CMFRL1    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    CMFRL1    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    CMFRL1    | return value |
|sinc_V           |  in |    1|   ap_none  |    sinc_V    |    scalar    |
|i_RL             | out |   32|   ap_vld   |     i_RL     |    pointer   |
|i_RL_ap_vld      | out |    1|   ap_vld   |     i_RL     |    pointer   |
|teste1           | out |   32|   ap_vld   |    teste1    |    pointer   |
|teste1_ap_vld    | out |    1|   ap_vld   |    teste1    |    pointer   |
|teste2_V         | out |    1|   ap_vld   |   teste2_V   |    pointer   |
|teste2_V_ap_vld  | out |    1|   ap_vld   |   teste2_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp)
	10  / (!tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %sinc_V), !map !21"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %i_RL), !map !27"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %teste1), !map !33"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %teste2_V), !map !37"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @CMFRL1_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sinc_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %sinc_V)" [CMFRL1.cpp:6]   --->   Operation 16 'read' 'sinc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%aux_sinc_V_load = load i1* @aux_sinc_V, align 1" [CMFRL1.cpp:14]   --->   Operation 17 'load' 'aux_sinc_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.94ns)   --->   "%tmp = xor i1 %aux_sinc_V_load, %sinc_V_read" [CMFRL1.cpp:14]   --->   Operation 18 'xor' 'tmp' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_kp1_load = load float* @i_kp1, align 4" [CMFRL1.cpp:20]   --->   Operation 19 'load' 'i_kp1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.66ns)   --->   "br i1 %tmp, label %0, label %._crit_edge3" [CMFRL1.cpp:14]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "store i1 %sinc_V_read, i1* @aux_sinc_V, align 1" [CMFRL1.cpp:18]   --->   Operation 21 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "store float %i_kp1_load, float* @i_k, align 4" [CMFRL1.cpp:20]   --->   Operation 22 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [4/4] (5.64ns)   --->   "%tmp_1 = fmul float %i_kp1_load, 0x3FEFF7CEE0000000" [CMFRL1.cpp:22]   --->   Operation 23 'fmul' 'tmp_1' <Predicate = (tmp)> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.64>
ST_2 : Operation 24 [3/4] (5.64ns)   --->   "%tmp_1 = fmul float %i_kp1_load, 0x3FEFF7CEE0000000" [CMFRL1.cpp:22]   --->   Operation 24 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.64>
ST_3 : Operation 25 [2/4] (5.64ns)   --->   "%tmp_1 = fmul float %i_kp1_load, 0x3FEFF7CEE0000000" [CMFRL1.cpp:22]   --->   Operation 25 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.64>
ST_4 : Operation 26 [1/4] (5.64ns)   --->   "%tmp_1 = fmul float %i_kp1_load, 0x3FEFF7CEE0000000" [CMFRL1.cpp:22]   --->   Operation 26 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.17>
ST_5 : Operation 27 [5/5] (7.17ns)   --->   "%tmp_2 = fadd float %tmp_1, 0x3F847AE140000000" [CMFRL1.cpp:22]   --->   Operation 27 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.17>
ST_6 : Operation 28 [4/5] (7.17ns)   --->   "%tmp_2 = fadd float %tmp_1, 0x3F847AE140000000" [CMFRL1.cpp:22]   --->   Operation 28 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.17>
ST_7 : Operation 29 [3/5] (7.17ns)   --->   "%tmp_2 = fadd float %tmp_1, 0x3F847AE140000000" [CMFRL1.cpp:22]   --->   Operation 29 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.17>
ST_8 : Operation 30 [2/5] (7.17ns)   --->   "%tmp_2 = fadd float %tmp_1, 0x3F847AE140000000" [CMFRL1.cpp:22]   --->   Operation 30 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.17>
ST_9 : Operation 31 [1/5] (7.17ns)   --->   "%tmp_2 = fadd float %tmp_1, 0x3F847AE140000000" [CMFRL1.cpp:22]   --->   Operation 31 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "store float %tmp_2, float* @i_kp1, align 4" [CMFRL1.cpp:22]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.66>
ST_10 : Operation 33 [1/1] (1.66ns)   --->   "br label %._crit_edge3"   --->   Operation 33 'br' <Predicate = (tmp)> <Delay = 1.66>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%i_kp1_loc = phi float [ %tmp_2, %0 ], [ %i_kp1_load, %codeRepl ]" [CMFRL1.cpp:22]   --->   Operation 34 'phi' 'i_kp1_loc' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = phi i1 [ %sinc_V_read, %0 ], [ %aux_sinc_V_load, %codeRepl ]" [CMFRL1.cpp:6]   --->   Operation 35 'phi' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %i_RL, float %i_kp1_loc)" [CMFRL1.cpp:26]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%i_k_load = load float* @i_k, align 4" [CMFRL1.cpp:28]   --->   Operation 37 'load' 'i_k_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %teste1, float %i_k_load)" [CMFRL1.cpp:28]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %teste2_V, i1 %tmp_3)" [CMFRL1.cpp:30]   --->   Operation 39 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [CMFRL1.cpp:32]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sinc_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_RL]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ teste1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ teste2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ aux_sinc_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ i_kp1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ i_k]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11     (specbitsmap  ) [ 00000000000]
StgValue_12     (specbitsmap  ) [ 00000000000]
StgValue_13     (specbitsmap  ) [ 00000000000]
StgValue_14     (specbitsmap  ) [ 00000000000]
StgValue_15     (spectopmodule) [ 00000000000]
sinc_V_read     (read         ) [ 01111111111]
aux_sinc_V_load (load         ) [ 01111111111]
tmp             (xor          ) [ 01111111111]
i_kp1_load      (load         ) [ 01111111111]
StgValue_20     (br           ) [ 01111111111]
StgValue_21     (store        ) [ 00000000000]
StgValue_22     (store        ) [ 00000000000]
tmp_1           (fmul         ) [ 00000111110]
tmp_2           (fadd         ) [ 01000000001]
StgValue_32     (store        ) [ 00000000000]
StgValue_33     (br           ) [ 00000000000]
i_kp1_loc       (phi          ) [ 00000000001]
tmp_3           (phi          ) [ 00000000001]
StgValue_36     (write        ) [ 00000000000]
i_k_load        (load         ) [ 00000000000]
StgValue_38     (write        ) [ 00000000000]
StgValue_39     (write        ) [ 00000000000]
StgValue_40     (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sinc_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sinc_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_RL">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_RL"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="teste1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="teste1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="teste2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="teste2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="aux_sinc_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_sinc_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_kp1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_kp1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i_k">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_k"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CMFRL1_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="sinc_V_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sinc_V_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="StgValue_36_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/10 "/>
</bind>
</comp>

<comp id="43" class="1004" name="StgValue_38_write_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="0" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="46" dir="0" index="2" bw="32" slack="0"/>
<pin id="47" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/10 "/>
</bind>
</comp>

<comp id="50" class="1004" name="StgValue_39_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/10 "/>
</bind>
</comp>

<comp id="57" class="1005" name="i_kp1_loc_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="59" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_kp1_loc (phireg) "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_kp1_loc_phi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="1"/>
<pin id="62" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="32" slack="9"/>
<pin id="64" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_kp1_loc/10 "/>
</bind>
</comp>

<comp id="67" class="1005" name="tmp_3_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="69" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_3_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="9"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="1" slack="9"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="aux_sinc_V_load_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aux_sinc_V_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_kp1_load_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_kp1_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_21_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_22_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_32_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/9 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_k_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_k_load/10 "/>
</bind>
</comp>

<comp id="125" class="1005" name="sinc_V_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="9"/>
<pin id="127" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="sinc_V_read "/>
</bind>
</comp>

<comp id="130" class="1005" name="aux_sinc_V_load_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="9"/>
<pin id="132" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="aux_sinc_V_load "/>
</bind>
</comp>

<comp id="135" class="1005" name="tmp_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="9"/>
<pin id="137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_kp1_load_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_kp1_load "/>
</bind>
</comp>

<comp id="145" class="1005" name="tmp_1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="150" class="1005" name="tmp_2_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="20" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="26" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="26" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="60" pin="4"/><net_sink comp="36" pin=2"/></net>

<net id="76"><net_src comp="70" pin="4"/><net_sink comp="50" pin=2"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="30" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="106"><net_src comp="30" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="97" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="77" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="128"><net_src comp="30" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="133"><net_src comp="87" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="138"><net_src comp="91" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="97" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="148"><net_src comp="82" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="153"><net_src comp="77" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="60" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_RL | {10 }
	Port: teste1 | {10 }
	Port: teste2_V | {10 }
	Port: aux_sinc_V | {1 }
	Port: i_kp1 | {9 }
	Port: i_k | {1 }
 - Input state : 
	Port: CMFRL1 : sinc_V | {1 }
	Port: CMFRL1 : aux_sinc_V | {1 }
	Port: CMFRL1 : i_kp1 | {1 }
	Port: CMFRL1 : i_k | {10 }
  - Chain level:
	State 1
		tmp : 1
		StgValue_20 : 1
		StgValue_22 : 1
		tmp_1 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		StgValue_32 : 1
	State 10
		i_kp1_loc : 1
		tmp_3 : 1
		StgValue_36 : 2
		StgValue_38 : 1
		StgValue_39 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_77        |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_82        |    3    |   143   |   322   |
|----------|-------------------------|---------|---------|---------|
|    xor   |        tmp_fu_91        |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|   read   |  sinc_V_read_read_fu_30 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | StgValue_36_write_fu_36 |    0    |    0    |    0    |
|   write  | StgValue_38_write_fu_43 |    0    |    0    |    0    |
|          | StgValue_39_write_fu_50 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   348   |   720   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|aux_sinc_V_load_reg_130|    1   |
|   i_kp1_load_reg_139  |   32   |
|    i_kp1_loc_reg_57   |   32   |
|  sinc_V_read_reg_125  |    1   |
|     tmp_1_reg_145     |   32   |
|     tmp_2_reg_150     |   32   |
|      tmp_3_reg_67     |    1   |
|      tmp_reg_135      |    1   |
+-----------------------+--------+
|         Total         |   132  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_82 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  1.664  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   720  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   132  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   480  |   729  |
+-----------+--------+--------+--------+--------+
