{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762209314222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762209314222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  3 23:35:14 2025 " "Processing started: Mon Nov  3 23:35:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762209314222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1762209314222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p8_cc -c p8_cc --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off p8_cc -c p8_cc --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1762209314222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1762209314423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1762209314423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p8_cc-rtl " "Found design unit 1: p8_cc-rtl" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762209319730 ""} { "Info" "ISGN_ENTITY_NAME" "1 p8_cc " "Found entity 1: p8_cc" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762209319730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762209319730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p8_cc " "Elaborating entity \"p8_cc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1762209319754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S circuito_complejo.vhd(29) " "Verilog HDL or VHDL warning at circuito_complejo.vhd(29): object \"S\" assigned a value but never read" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1762209319755 "|p8_cc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E circuito_complejo.vhd(30) " "VHDL Signal Declaration warning at circuito_complejo.vhd(30): used implicit default value for signal \"E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1762209319755 "|p8_cc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "modo circuito_complejo.vhd(43) " "VHDL Process Statement warning at circuito_complejo.vhd(43): inferring latch(es) for signal or variable \"modo\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1762209319755 "|p8_cc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shift circuito_complejo.vhd(53) " "VHDL Process Statement warning at circuito_complejo.vhd(53): inferring latch(es) for signal or variable \"shift\", which holds its previous value in one or more paths through the process" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1762209319755 "|p8_cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift circuito_complejo.vhd(53) " "Inferred latch for \"shift\" at circuito_complejo.vhd(53)" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1762209319757 "|p8_cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modo circuito_complejo.vhd(43) " "Inferred latch for \"modo\" at circuito_complejo.vhd(43)" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1762209319757 "|p8_cc"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "modo circuito_complejo.vhd(51) " "Can't resolve multiple constant drivers for net \"modo\" at circuito_complejo.vhd(51)" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 51 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1762209319757 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "circuito_complejo.vhd(43) " "Constant driver at circuito_complejo.vhd(43)" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 43 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1762209319757 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "shift circuito_complejo.vhd(61) " "Can't resolve multiple constant drivers for net \"shift\" at circuito_complejo.vhd(61)" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 61 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1762209319757 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "circuito_complejo.vhd(53) " "Constant driver at circuito_complejo.vhd(53)" {  } { { "../../hdl/circuito_complejo.vhd" "" { Text "/home/cgonzalezbrito/Workspace/dd1/P8/hdl/circuito_complejo.vhd" 53 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1762209319757 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1762209319757 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762209319827 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov  3 23:35:19 2025 " "Processing ended: Mon Nov  3 23:35:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762209319827 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762209319827 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762209319827 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1762209319827 ""}
