# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/CCLabel.xdc

# IP: ip/CCLabel_ap_fdiv_14_no_dsp_32/CCLabel_ap_fdiv_14_no_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==CCLabel_ap_fdiv_14_no_dsp_32 || ORIG_REF_NAME==CCLabel_ap_fdiv_14_no_dsp_32}]

# IP: ip/CCLabel_ap_fpext_0_no_dsp_32/CCLabel_ap_fpext_0_no_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==CCLabel_ap_fpext_0_no_dsp_32 || ORIG_REF_NAME==CCLabel_ap_fpext_0_no_dsp_32}]

# IP: ip/CCLabel_ap_uitofp_4_no_dsp_32/CCLabel_ap_uitofp_4_no_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==CCLabel_ap_uitofp_4_no_dsp_32 || ORIG_REF_NAME==CCLabel_ap_uitofp_4_no_dsp_32}]
