#! 
:ivl_version "13.0 (devel)" "(s20221226-103-g418bbc14b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\d-logico\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "D:\d-logico\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\d-logico\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\d-logico\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "D:\d-logico\oss-cad-suite\lib\ivl\va_math.vpi";
:vpi_module "D:\d-logico\oss-cad-suite\lib\ivl\v2009.vpi";
S_0000000006037ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000000040bcaf0 .scope module, "module_counter_tb" "module_counter_tb" 3 3;
 .timescale -9 -12;
v00000000060918e0_0 .var "clk", 0 0;
v0000000006091980_0 .net "count_o", 5 0, L_00000000060377b0;  1 drivers
v0000000006091a20_0 .var "rst", 0 0;
S_00000000040bcc80 .scope module, "COUNTER" "module_counter" 3 9, 4 1 0, S_00000000040bcaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 6 "count_o";
P_00000000040b6fe0 .param/l "COUNT" 0 4 2, +C4<00000000000000000000000000001010>;
P_00000000040b7018 .param/l "WIDTH_COUNT" 1 4 9, +C4<00000000000000000000000000000100>;
L_00000000060377b0 .functor NOT 6, v00000000040bceb0_0, C4<000000>, C4<000000>, C4<000000>;
v0000000006037c60_0 .net "clk", 0 0, v00000000060918e0_0;  1 drivers
v00000000040b6d00_0 .var "clk_counter", 3 0;
v00000000040bce10_0 .net "count_o", 5 0, L_00000000060377b0;  alias, 1 drivers
v00000000040bceb0_0 .var "led_count_r", 5 0;
v0000000006091840_0 .net "rst", 0 0, v0000000006091a20_0;  1 drivers
E_00000000060355d0 .event posedge, v0000000006037c60_0;
    .scope S_00000000040bcc80;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000040b6d00_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_00000000040bcc80;
T_1 ;
    %wait E_00000000060355d0;
    %load/vec4 v0000000006091840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000040bceb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000040b6d00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000040b6d00_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000040b6d00_0, 0;
    %load/vec4 v00000000040bceb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000040bceb0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000040b6d00_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000040b6d00_0, 0;
    %load/vec4 v00000000040bceb0_0;
    %assign/vec4 v00000000040bceb0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000040bcaf0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000060918e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006091a20_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006091a20_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006091a20_0, 0, 1;
    %delay 30000000, 0;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000040bcaf0;
T_3 ;
    %load/vec4 v00000000060918e0_0;
    %inv;
    %store/vec4 v00000000060918e0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000040bcaf0;
T_4 ;
    %vpi_call/w 3 40 "$dumpfile", "modulr_conta_tb.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000040bcaf0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "../sim/conta_tb.sv";
    "../design/conta.sv";
