{
	"metaDataVersion": "1.0.0",
	"category": "com.microchip.ide.project",
	"content": {
		"metaDataVersion": "1.1.0",
		"name": "com.microchip.mcu32.mplabx.project.csp_apps_sam_rh707_cache_maintenance",
		"version": "3.2.0",
		"displayName": "Cache maintenance Example for SAM RH707 Family",
		"projectName": "cache_maintenance_sam_rh707_ek",
		"shortDescription": "This example shows cache maintenance operation by cleaning and invalidating the cache for the DMA buffers located in the cacheable SRAM region.",
		"ide": {
			"name": "MPLABX",
			"semverRange": ">=6.0.0"
		},
		"compiler": [
			{
				"name": "XC32",
				"semverRange": ">=4.1.0"
			}
		],
		"dfp": {
			"name": "SAMRH707_DFP",
			"semverRange": "^1.0.28"
		},
		"configurator": {
			"name": "MHC",
			"semverRange": ">=3.8.0"
		},
		"device": {
			"metaDataVersion": "1.0.0",
			"category": "com.microchip.portal.contentRef",
			"content": {
				"metaDataVersion": "1.0.0",
				"category": "com.microchip.device",
				"name": "ATSAMRH707F18A",
				"versionRange": "*"
			}
		},
		"author": "Microchip",
		"subcategories": [
			[
				"Development Kit",
				"SAM RH707 Evaluation Kit"
			],
			[
				"Harmony",
				"Peripherals",
				"CACHE"
			],
			[
				"Peripherals",
				"CACHE"
			]
		],
		"peripherals": [
			"CACHE"
		],
		"keywords": [
			"MHC",
			"Harmony",
			"ATSAMRH707F18A",
			"SAM RH707 Family",
			"Cache",
			"Memory",
			"Cache Controller"
		],
		"additionalData": {
			"longDescription": {
				"metaDataVersion": "1.0.0",
				"category": "com.microchip.portal.fileRef",
				"content": {
					"metaDataVersion": "1.0.0",
					"fileName": "./../../readme.md",
					"mimeType": "text/markdown"
				}
			}
		}
	}
}