# vsim -wlf /home/tluigimm/Desktop/faculdade/Elementos\ de\ Sistemas/Z01.1-Aperture/vunit_out/test_output/lib.tb_pc.all_a61c5d24baae050030845d57ee475a62677f4ed3/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_pc(tb) -L vunit_lib -L lib -g/tb_pc/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/test_output/lib.tb_pc.all_a61c5d24baae050030845d57ee475a62677f4ed3/,tb path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/,use_color : true" 
# Start time: 14:23:08 on Mar 27,2019
# ** Warning: Design size of 22570 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break in Subprogram stop at /usr/local/lib/python3.6/dist-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
# Stopped at /usr/local/lib/python3.6/dist-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
