###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID ece031.ece.local.cmu.edu)
#  Generated on:      Mon Apr 21 16:09:08 2025
#  Design:            BitAND_16b_flopped
#  Command:           report_timing -nworst 10 > timing.rpt
###############################################################
Path 1: MET (7.837 ns) Setup Check with Pin multiplied_result_flopped_a_reg_30/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) a_flopped_reg_0_3/CK
              Clock: (R) ideal_clock
           Endpoint: (F) multiplied_result_flopped_a_reg_30/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.046 (P)    0.086 (P)
            Arrival:=    9.979        0.019

              Setup:-    0.036
        Cppr Adjust:+    0.008
      Required Time:=    9.951
       Launch Clock:=    0.019
          Data Path:+    2.095
              Slack:=    7.837

#----------------------------------------------------------------------------------------
# Instance                            Arc     Cell       Trans   Delay  Arrival  Required  
#                                                         (ns)    (ns)     (ns)      Time  
#                                                                                    (ns)  
#----------------------------------------------------------------------------------------
  a_flopped_reg_0_3                   CK      (arrival)  0.036       -    0.019     7.856  
  a_flopped_reg_0_3                   CK->Q   DFF_X1     0.036   0.150    0.169     8.006  
  square_mul_36_69_g6407__9906        A2->ZN  AND2_X1    0.058   0.054    0.223     8.060  
  square_mul_36_69_g6334__2391        A->Z    XOR2_X1    0.018   0.055    0.278     8.115  
  square_mul_36_69_g6294__1857        CI->S   FA_X1      0.028   0.102    0.380     8.217  
  square_mul_36_69_g6250__7675        A->CO   FA_X1      0.018   0.079    0.459     8.296  
  square_mul_36_69_g6237__1857        CI->CO  FA_X1      0.015   0.073    0.532     8.369  
  square_mul_36_69_g6233__5795        CI->CO  FA_X1      0.015   0.074    0.606     8.443  
  square_mul_36_69_g6227__5703        CI->CO  FA_X1      0.015   0.073    0.678     8.516  
  square_mul_36_69_g6226__5953        CI->CO  FA_X1      0.015   0.073    0.751     8.588  
  square_mul_36_69_g6225__1786        CI->CO  FA_X1      0.015   0.073    0.824     8.661  
  square_mul_36_69_g6224__8757        CI->CO  FA_X1      0.015   0.073    0.897     8.734  
  square_mul_36_69_g6223__7118        CI->CO  FA_X1      0.015   0.073    0.970     8.807  
  square_mul_36_69_g6222__7675        CI->CO  FA_X1      0.015   0.073    1.043     8.880  
  square_mul_36_69_g6221__2391        CI->CO  FA_X1      0.015   0.072    1.115     8.953  
  square_mul_36_69_g6220__2900        CI->CO  FA_X1      0.015   0.073    1.188     9.025  
  square_mul_36_69_g6219__6877        CI->CO  FA_X1      0.015   0.073    1.261     9.098  
  square_mul_36_69_g6218__1309        CI->CO  FA_X1      0.015   0.077    1.337     9.174  
  square_mul_36_69_g6217__2683        CI->CO  FA_X1      0.017   0.074    1.411     9.248  
  square_mul_36_69_g6216__9682        CI->CO  FA_X1      0.015   0.073    1.484     9.321  
  square_mul_36_69_g6215__4547        CI->CO  FA_X1      0.015   0.072    1.556     9.393  
  square_mul_36_69_g6214__1474        CI->CO  FA_X1      0.015   0.073    1.629     9.466  
  square_mul_36_69_g6213__3772        CI->CO  FA_X1      0.015   0.073    1.701     9.539  
  square_mul_36_69_g6212__4296        CI->CO  FA_X1      0.015   0.072    1.774     9.611  
  square_mul_36_69_g6211__8780        CI->CO  FA_X1      0.015   0.073    1.847     9.684  
  square_mul_36_69_g6210__9906        CI->CO  FA_X1      0.016   0.072    1.919     9.757  
  square_mul_36_69_g6209__1857        CI->CO  FA_X1      0.015   0.075    1.995     9.832  
  square_mul_36_69_g6208__5019        A1->ZN  NAND2_X1   0.017   0.023    2.018     9.855  
  square_mul_36_69_g6207              A->ZN   INV_X1     0.013   0.009    2.027     9.864  
  square_mul_36_69_g6204__5795        A1->ZN  NAND3_X1   0.005   0.014    2.041     9.878  
  square_mul_36_69_g6202__6083        A1->ZN  NAND3_X1   0.015   0.029    2.070     9.907  
  square_mul_36_69_g6199__5266        A->ZN   XNOR2_X1   0.018   0.044    2.114     9.951  
  multiplied_result_flopped_a_reg_30  -       DFF_X1     0.011   0.000    2.114     9.951  
#----------------------------------------------------------------------------------------
Path 2: MET (7.842 ns) Setup Check with Pin multiplied_result_flopped_a_reg_30/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) a_flopped_reg_0_3/CK
              Clock: (R) ideal_clock
           Endpoint: (F) multiplied_result_flopped_a_reg_30/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.046 (P)    0.086 (P)
            Arrival:=    9.979        0.019

              Setup:-    0.036
        Cppr Adjust:+    0.008
      Required Time:=    9.951
       Launch Clock:=    0.019
          Data Path:+    2.090
              Slack:=    7.842

#----------------------------------------------------------------------------------------
# Instance                            Arc     Cell       Trans   Delay  Arrival  Required  
#                                                         (ns)    (ns)     (ns)      Time  
#                                                                                    (ns)  
#----------------------------------------------------------------------------------------
  a_flopped_reg_0_3                   CK      (arrival)  0.036       -    0.019     7.861  
  a_flopped_reg_0_3                   CK->Q   DFF_X1     0.036   0.122    0.141     7.983  
  square_mul_36_69_g6414__2683        A2->ZN  AND2_X1    0.027   0.044    0.185     8.027  
  square_mul_36_69_g6327__1474        A->S    HA_X1      0.008   0.052    0.237     8.079  
  square_mul_36_69_g6274__2683        CI->CO  FA_X1      0.013   0.072    0.309     8.151  
  g2                                  CI->CO  FA_X1      0.015   0.073    0.382     8.224  
  square_mul_36_69_g6250__7675        CI->CO  FA_X1      0.015   0.072    0.454     8.296  
  square_mul_36_69_g6237__1857        CI->CO  FA_X1      0.015   0.073    0.527     8.369  
  square_mul_36_69_g6233__5795        CI->CO  FA_X1      0.015   0.074    0.601     8.443  
  square_mul_36_69_g6227__5703        CI->CO  FA_X1      0.015   0.073    0.673     8.516  
  square_mul_36_69_g6226__5953        CI->CO  FA_X1      0.015   0.073    0.746     8.588  
  square_mul_36_69_g6225__1786        CI->CO  FA_X1      0.015   0.073    0.819     8.661  
  square_mul_36_69_g6224__8757        CI->CO  FA_X1      0.015   0.073    0.892     8.734  
  square_mul_36_69_g6223__7118        CI->CO  FA_X1      0.015   0.073    0.965     8.807  
  square_mul_36_69_g6222__7675        CI->CO  FA_X1      0.015   0.073    1.038     8.880  
  square_mul_36_69_g6221__2391        CI->CO  FA_X1      0.015   0.072    1.110     8.953  
  square_mul_36_69_g6220__2900        CI->CO  FA_X1      0.015   0.073    1.183     9.025  
  square_mul_36_69_g6219__6877        CI->CO  FA_X1      0.015   0.073    1.256     9.098  
  square_mul_36_69_g6218__1309        CI->CO  FA_X1      0.015   0.077    1.332     9.174  
  square_mul_36_69_g6217__2683        CI->CO  FA_X1      0.017   0.074    1.406     9.248  
  square_mul_36_69_g6216__9682        CI->CO  FA_X1      0.015   0.073    1.479     9.321  
  square_mul_36_69_g6215__4547        CI->CO  FA_X1      0.015   0.072    1.551     9.393  
  square_mul_36_69_g6214__1474        CI->CO  FA_X1      0.015   0.073    1.624     9.466  
  square_mul_36_69_g6213__3772        CI->CO  FA_X1      0.015   0.073    1.696     9.539  
  square_mul_36_69_g6212__4296        CI->CO  FA_X1      0.015   0.072    1.769     9.611  
  square_mul_36_69_g6211__8780        CI->CO  FA_X1      0.015   0.073    1.842     9.684  
  square_mul_36_69_g6210__9906        CI->CO  FA_X1      0.016   0.072    1.914     9.757  
  square_mul_36_69_g6209__1857        CI->CO  FA_X1      0.015   0.075    1.990     9.832  
  square_mul_36_69_g6208__5019        A1->ZN  NAND2_X1   0.017   0.023    2.013     9.855  
  square_mul_36_69_g6207              A->ZN   INV_X1     0.013   0.009    2.022     9.864  
  square_mul_36_69_g6204__5795        A1->ZN  NAND3_X1   0.005   0.014    2.036     9.878  
  square_mul_36_69_g6202__6083        A1->ZN  NAND3_X1   0.015   0.029    2.065     9.907  
  square_mul_36_69_g6199__5266        A->ZN   XNOR2_X1   0.018   0.044    2.109     9.951  
  multiplied_result_flopped_a_reg_30  -       DFF_X1     0.011   0.000    2.109     9.951  
#----------------------------------------------------------------------------------------
Path 3: MET (7.842 ns) Setup Check with Pin multiplied_result_flopped_b_reg_31/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_0_3/CK
              Clock: (R) ideal_clock
           Endpoint: (F) multiplied_result_flopped_b_reg_31/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.052 (P)    0.088 (P)
            Arrival:=    9.986        0.021

              Setup:-    0.033
        Cppr Adjust:+    0.008
      Required Time:=    9.961
       Launch Clock:=    0.021
          Data Path:+    2.097
              Slack:=    7.842

#----------------------------------------------------------------------------------------
# Instance                            Arc     Cell       Trans   Delay  Arrival  Required  
#                                                         (ns)    (ns)     (ns)      Time  
#                                                                                    (ns)  
#----------------------------------------------------------------------------------------
  b_flopped_reg_0_3                   CK      (arrival)  0.036       -    0.021     7.863  
  b_flopped_reg_0_3                   CK->Q   DFF_X1     0.036   0.149    0.170     8.013  
  square_mul_37_69_g6407__1786        A2->ZN  AND2_X1    0.058   0.054    0.225     8.067  
  square_mul_37_69_g6334__5019        A->Z    XOR2_X1    0.018   0.055    0.280     8.122  
  square_mul_37_69_g6294__8757        CI->S   FA_X1      0.028   0.102    0.381     8.224  
  square_mul_37_69_g6250__1857        A->CO   FA_X1      0.018   0.080    0.461     8.304  
  square_mul_37_69_g6237__8757        CI->CO  FA_X1      0.015   0.073    0.534     8.376  
  square_mul_37_69_g6233__2900        CI->CO  FA_X1      0.015   0.072    0.607     8.449  
  square_mul_37_69_g6227__1474        CI->CO  FA_X1      0.015   0.073    0.679     8.521  
  square_mul_37_69_g6226__3772        CI->CO  FA_X1      0.015   0.073    0.752     8.595  
  square_mul_37_69_g6225__4296        CI->CO  FA_X1      0.015   0.072    0.824     8.666  
  square_mul_37_69_g6224__8780        CI->CO  FA_X1      0.015   0.072    0.896     8.738  
  square_mul_37_69_g6223__9906        CI->CO  FA_X1      0.015   0.073    0.969     8.811  
  square_mul_37_69_g6222__1857        CI->CO  FA_X1      0.015   0.073    1.042     8.884  
  square_mul_37_69_g6221__5019        CI->CO  FA_X1      0.015   0.074    1.116     8.958  
  square_mul_37_69_g6220__1840        CI->CO  FA_X1      0.016   0.073    1.189     9.032  
  square_mul_37_69_g6219__7344        CI->CO  FA_X1      0.015   0.072    1.261     9.104  
  square_mul_37_69_g6218__5795        CI->CO  FA_X1      0.015   0.073    1.335     9.177  
  square_mul_37_69_g6217__2703        CI->CO  FA_X1      0.015   0.074    1.408     9.250  
  square_mul_37_69_g6216__6083        CI->CO  FA_X1      0.016   0.073    1.481     9.323  
  square_mul_37_69_g6215__2250        CI->CO  FA_X1      0.015   0.073    1.554     9.396  
  square_mul_37_69_g6214__5266        CI->CO  FA_X1      0.015   0.072    1.626     9.469  
  square_mul_37_69_g6213__7114        CI->CO  FA_X1      0.015   0.073    1.699     9.541  
  square_mul_37_69_g6212__5703        CI->CO  FA_X1      0.015   0.072    1.772     9.614  
  square_mul_37_69_g6211__5953        CI->CO  FA_X1      0.015   0.072    1.844     9.686  
  square_mul_37_69_g6210__1786        CI->CO  FA_X1      0.015   0.072    1.916     9.758  
  square_mul_37_69_g6209__8757        CI->CO  FA_X1      0.015   0.076    1.992     9.835  
  square_mul_37_69_g6208__7118        A1->ZN  NAND2_X1   0.017   0.024    2.016     9.858  
  square_mul_37_69_g6207              A->ZN   INV_X1     0.014   0.009    2.025     9.867  
  square_mul_37_69_g6204__2900        A1->ZN  NAND3_X1   0.005   0.014    2.039     9.881  
  square_mul_37_69_g6202__1309        A1->ZN  NAND3_X1   0.015   0.026    2.065     9.907  
  square_mul_37_69_g6201__2683        A->ZN   AOI21_X1   0.016   0.045    2.110     9.952  
  square_mul_37_69_g6200              A->ZN   INV_X1     0.024   0.009    2.118     9.961  
  multiplied_result_flopped_b_reg_31  -       DFF_X1     0.007   0.000    2.118     9.961  
#----------------------------------------------------------------------------------------
Path 4: MET (7.845 ns) Setup Check with Pin multiplied_result_flopped_a_reg_30/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) a_flopped_reg_0_0/CK
              Clock: (R) ideal_clock
           Endpoint: (F) multiplied_result_flopped_a_reg_30/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.046 (P)    0.086 (P)
            Arrival:=    9.979        0.019

              Setup:-    0.036
        Cppr Adjust:+    0.008
      Required Time:=    9.951
       Launch Clock:=    0.019
          Data Path:+    2.087
              Slack:=    7.845

#----------------------------------------------------------------------------------------
# Instance                            Arc     Cell       Trans   Delay  Arrival  Required  
#                                                         (ns)    (ns)     (ns)      Time  
#                                                                                    (ns)  
#----------------------------------------------------------------------------------------
  a_flopped_reg_0_0                   CK      (arrival)  0.036       -    0.019     7.864  
  a_flopped_reg_0_0                   CK->Q   DFF_X1     0.036   0.148    0.167     8.012  
  square_mul_36_69_g6414__2683        A1->ZN  AND2_X1    0.056   0.049    0.216     8.061  
  square_mul_36_69_g6327__1474        A->S    HA_X1      0.013   0.018    0.235     8.079  
  square_mul_36_69_g6274__2683        CI->CO  FA_X1      0.013   0.072    0.306     8.151  
  g2                                  CI->CO  FA_X1      0.015   0.073    0.380     8.224  
  square_mul_36_69_g6250__7675        CI->CO  FA_X1      0.015   0.072    0.452     8.296  
  square_mul_36_69_g6237__1857        CI->CO  FA_X1      0.015   0.073    0.525     8.369  
  square_mul_36_69_g6233__5795        CI->CO  FA_X1      0.015   0.074    0.598     8.443  
  square_mul_36_69_g6227__5703        CI->CO  FA_X1      0.015   0.073    0.671     8.516  
  square_mul_36_69_g6226__5953        CI->CO  FA_X1      0.015   0.073    0.744     8.588  
  square_mul_36_69_g6225__1786        CI->CO  FA_X1      0.015   0.073    0.817     8.661  
  square_mul_36_69_g6224__8757        CI->CO  FA_X1      0.015   0.073    0.890     8.734  
  square_mul_36_69_g6223__7118        CI->CO  FA_X1      0.015   0.073    0.963     8.807  
  square_mul_36_69_g6222__7675        CI->CO  FA_X1      0.015   0.073    1.036     8.880  
  square_mul_36_69_g6221__2391        CI->CO  FA_X1      0.015   0.072    1.108     8.953  
  square_mul_36_69_g6220__2900        CI->CO  FA_X1      0.015   0.073    1.181     9.025  
  square_mul_36_69_g6219__6877        CI->CO  FA_X1      0.015   0.073    1.253     9.098  
  square_mul_36_69_g6218__1309        CI->CO  FA_X1      0.015   0.077    1.330     9.174  
  square_mul_36_69_g6217__2683        CI->CO  FA_X1      0.017   0.074    1.403     9.248  
  square_mul_36_69_g6216__9682        CI->CO  FA_X1      0.015   0.073    1.477     9.321  
  square_mul_36_69_g6215__4547        CI->CO  FA_X1      0.015   0.072    1.549     9.393  
  square_mul_36_69_g6214__1474        CI->CO  FA_X1      0.015   0.073    1.621     9.466  
  square_mul_36_69_g6213__3772        CI->CO  FA_X1      0.015   0.073    1.694     9.539  
  square_mul_36_69_g6212__4296        CI->CO  FA_X1      0.015   0.072    1.767     9.611  
  square_mul_36_69_g6211__8780        CI->CO  FA_X1      0.015   0.073    1.840     9.684  
  square_mul_36_69_g6210__9906        CI->CO  FA_X1      0.016   0.072    1.912     9.757  
  square_mul_36_69_g6209__1857        CI->CO  FA_X1      0.015   0.075    1.987     9.832  
  square_mul_36_69_g6208__5019        A1->ZN  NAND2_X1   0.017   0.023    2.010     9.855  
  square_mul_36_69_g6207              A->ZN   INV_X1     0.013   0.009    2.019     9.864  
  square_mul_36_69_g6204__5795        A1->ZN  NAND3_X1   0.005   0.014    2.033     9.878  
  square_mul_36_69_g6202__6083        A1->ZN  NAND3_X1   0.015   0.029    2.062     9.907  
  square_mul_36_69_g6199__5266        A->ZN   XNOR2_X1   0.018   0.044    2.106     9.951  
  multiplied_result_flopped_a_reg_30  -       DFF_X1     0.011   0.000    2.106     9.951  
#----------------------------------------------------------------------------------------
Path 5: MET (7.845 ns) Setup Check with Pin multiplied_result_flopped_a_reg_30/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) a_flopped_reg_0_3/CK
              Clock: (R) ideal_clock
           Endpoint: (F) multiplied_result_flopped_a_reg_30/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.046 (P)    0.086 (P)
            Arrival:=    9.979        0.019

              Setup:-    0.036
        Cppr Adjust:+    0.008
      Required Time:=    9.951
       Launch Clock:=    0.019
          Data Path:+    2.087
              Slack:=    7.845

#----------------------------------------------------------------------------------------
# Instance                            Arc     Cell       Trans   Delay  Arrival  Required  
#                                                         (ns)    (ns)     (ns)      Time  
#                                                                                    (ns)  
#----------------------------------------------------------------------------------------
  a_flopped_reg_0_3                   CK      (arrival)  0.036       -    0.019     7.864  
  a_flopped_reg_0_3                   CK->Q   DFF_X1     0.036   0.149    0.168     8.013  
  square_mul_36_69_g6414__2683        A2->ZN  AND2_X1    0.058   0.047    0.216     8.061  
  square_mul_36_69_g6327__1474        A->S    HA_X1      0.013   0.018    0.234     8.079  
  square_mul_36_69_g6274__2683        CI->CO  FA_X1      0.013   0.072    0.306     8.151  
  g2                                  CI->CO  FA_X1      0.015   0.073    0.379     8.224  
  square_mul_36_69_g6250__7675        CI->CO  FA_X1      0.015   0.072    0.451     8.296  
  square_mul_36_69_g6237__1857        CI->CO  FA_X1      0.015   0.073    0.524     8.369  
  square_mul_36_69_g6233__5795        CI->CO  FA_X1      0.015   0.074    0.598     8.443  
  square_mul_36_69_g6227__5703        CI->CO  FA_X1      0.015   0.073    0.671     8.516  
  square_mul_36_69_g6226__5953        CI->CO  FA_X1      0.015   0.073    0.743     8.588  
  square_mul_36_69_g6225__1786        CI->CO  FA_X1      0.015   0.073    0.816     8.661  
  square_mul_36_69_g6224__8757        CI->CO  FA_X1      0.015   0.073    0.889     8.734  
  square_mul_36_69_g6223__7118        CI->CO  FA_X1      0.015   0.073    0.962     8.807  
  square_mul_36_69_g6222__7675        CI->CO  FA_X1      0.015   0.073    1.035     8.880  
  square_mul_36_69_g6221__2391        CI->CO  FA_X1      0.015   0.072    1.108     8.953  
  square_mul_36_69_g6220__2900        CI->CO  FA_X1      0.015   0.073    1.180     9.025  
  square_mul_36_69_g6219__6877        CI->CO  FA_X1      0.015   0.073    1.253     9.098  
  square_mul_36_69_g6218__1309        CI->CO  FA_X1      0.015   0.077    1.329     9.174  
  square_mul_36_69_g6217__2683        CI->CO  FA_X1      0.017   0.074    1.403     9.248  
  square_mul_36_69_g6216__9682        CI->CO  FA_X1      0.015   0.073    1.476     9.321  
  square_mul_36_69_g6215__4547        CI->CO  FA_X1      0.015   0.072    1.548     9.393  
  square_mul_36_69_g6214__1474        CI->CO  FA_X1      0.015   0.073    1.621     9.466  
  square_mul_36_69_g6213__3772        CI->CO  FA_X1      0.015   0.073    1.694     9.539  
  square_mul_36_69_g6212__4296        CI->CO  FA_X1      0.015   0.072    1.766     9.611  
  square_mul_36_69_g6211__8780        CI->CO  FA_X1      0.015   0.073    1.839     9.684  
  square_mul_36_69_g6210__9906        CI->CO  FA_X1      0.016   0.072    1.912     9.757  
  square_mul_36_69_g6209__1857        CI->CO  FA_X1      0.015   0.075    1.987     9.832  
  square_mul_36_69_g6208__5019        A1->ZN  NAND2_X1   0.017   0.023    2.010     9.855  
  square_mul_36_69_g6207              A->ZN   INV_X1     0.013   0.009    2.019     9.864  
  square_mul_36_69_g6204__5795        A1->ZN  NAND3_X1   0.005   0.014    2.033     9.878  
  square_mul_36_69_g6202__6083        A1->ZN  NAND3_X1   0.015   0.029    2.062     9.907  
  square_mul_36_69_g6199__5266        A->ZN   XNOR2_X1   0.018   0.044    2.106     9.951  
  multiplied_result_flopped_a_reg_30  -       DFF_X1     0.011   0.000    2.106     9.951  
#----------------------------------------------------------------------------------------
Path 6: MET (7.846 ns) Setup Check with Pin multiplied_result_flopped_a_reg_30/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) a_flopped_reg_0_0/CK
              Clock: (R) ideal_clock
           Endpoint: (F) multiplied_result_flopped_a_reg_30/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.046 (P)    0.086 (P)
            Arrival:=    9.979        0.019

              Setup:-    0.036
        Cppr Adjust:+    0.008
      Required Time:=    9.951
       Launch Clock:=    0.019
          Data Path:+    2.086
              Slack:=    7.846

#----------------------------------------------------------------------------------------
# Instance                            Arc     Cell       Trans   Delay  Arrival  Required  
#                                                         (ns)    (ns)     (ns)      Time  
#                                                                                    (ns)  
#----------------------------------------------------------------------------------------
  a_flopped_reg_0_0                   CK      (arrival)  0.036       -    0.019     7.865  
  a_flopped_reg_0_0                   CK->Q   DFF_X1     0.036   0.121    0.141     7.986  
  square_mul_36_69_g6414__2683        A1->ZN  AND2_X1    0.027   0.041    0.181     8.027  
  square_mul_36_69_g6327__1474        A->S    HA_X1      0.008   0.052    0.233     8.079  
  square_mul_36_69_g6274__2683        CI->CO  FA_X1      0.013   0.072    0.305     8.151  
  g2                                  CI->CO  FA_X1      0.015   0.073    0.378     8.224  
  square_mul_36_69_g6250__7675        CI->CO  FA_X1      0.015   0.072    0.450     8.296  
  square_mul_36_69_g6237__1857        CI->CO  FA_X1      0.015   0.073    0.523     8.369  
  square_mul_36_69_g6233__5795        CI->CO  FA_X1      0.015   0.074    0.597     8.443  
  square_mul_36_69_g6227__5703        CI->CO  FA_X1      0.015   0.073    0.670     8.516  
  square_mul_36_69_g6226__5953        CI->CO  FA_X1      0.015   0.073    0.742     8.588  
  square_mul_36_69_g6225__1786        CI->CO  FA_X1      0.015   0.073    0.815     8.661  
  square_mul_36_69_g6224__8757        CI->CO  FA_X1      0.015   0.073    0.888     8.734  
  square_mul_36_69_g6223__7118        CI->CO  FA_X1      0.015   0.073    0.961     8.807  
  square_mul_36_69_g6222__7675        CI->CO  FA_X1      0.015   0.073    1.034     8.880  
  square_mul_36_69_g6221__2391        CI->CO  FA_X1      0.015   0.072    1.107     8.953  
  square_mul_36_69_g6220__2900        CI->CO  FA_X1      0.015   0.073    1.179     9.025  
  square_mul_36_69_g6219__6877        CI->CO  FA_X1      0.015   0.073    1.252     9.098  
  square_mul_36_69_g6218__1309        CI->CO  FA_X1      0.015   0.077    1.329     9.174  
  square_mul_36_69_g6217__2683        CI->CO  FA_X1      0.017   0.074    1.402     9.248  
  square_mul_36_69_g6216__9682        CI->CO  FA_X1      0.015   0.073    1.475     9.321  
  square_mul_36_69_g6215__4547        CI->CO  FA_X1      0.015   0.072    1.547     9.393  
  square_mul_36_69_g6214__1474        CI->CO  FA_X1      0.015   0.073    1.620     9.466  
  square_mul_36_69_g6213__3772        CI->CO  FA_X1      0.015   0.073    1.693     9.539  
  square_mul_36_69_g6212__4296        CI->CO  FA_X1      0.015   0.072    1.765     9.611  
  square_mul_36_69_g6211__8780        CI->CO  FA_X1      0.015   0.073    1.839     9.684  
  square_mul_36_69_g6210__9906        CI->CO  FA_X1      0.016   0.072    1.911     9.757  
  square_mul_36_69_g6209__1857        CI->CO  FA_X1      0.015   0.075    1.986     9.832  
  square_mul_36_69_g6208__5019        A1->ZN  NAND2_X1   0.017   0.023    2.009     9.855  
  square_mul_36_69_g6207              A->ZN   INV_X1     0.013   0.009    2.018     9.864  
  square_mul_36_69_g6204__5795        A1->ZN  NAND3_X1   0.005   0.014    2.032     9.878  
  square_mul_36_69_g6202__6083        A1->ZN  NAND3_X1   0.015   0.029    2.061     9.907  
  square_mul_36_69_g6199__5266        A->ZN   XNOR2_X1   0.018   0.044    2.105     9.951  
  multiplied_result_flopped_a_reg_30  -       DFF_X1     0.011   0.000    2.105     9.951  
#----------------------------------------------------------------------------------------
Path 7: MET (7.849 ns) Setup Check with Pin multiplied_result_flopped_b_reg_31/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_0_3/CK
              Clock: (R) ideal_clock
           Endpoint: (F) multiplied_result_flopped_b_reg_31/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.052 (P)    0.088 (P)
            Arrival:=    9.986        0.021

              Setup:-    0.033
        Cppr Adjust:+    0.008
      Required Time:=    9.961
       Launch Clock:=    0.021
          Data Path:+    2.091
              Slack:=    7.849

#----------------------------------------------------------------------------------------
# Instance                            Arc     Cell       Trans   Delay  Arrival  Required  
#                                                         (ns)    (ns)     (ns)      Time  
#                                                                                    (ns)  
#----------------------------------------------------------------------------------------
  b_flopped_reg_0_3                   CK      (arrival)  0.036       -    0.021     7.870  
  b_flopped_reg_0_3                   CK->Q   DFF_X1     0.036   0.121    0.143     7.991  
  square_mul_37_69_g6414__2703        A2->ZN  AND2_X1    0.027   0.044    0.186     8.035  
  square_mul_37_69_g6327__5266        A->S    HA_X1      0.008   0.052    0.239     8.087  
  square_mul_37_69_g6274__2703        CI->CO  FA_X1      0.013   0.071    0.310     8.159  
  g6477                               CI->CO  FA_X1      0.015   0.072    0.382     8.231  
  square_mul_37_69_g6250__1857        CI->CO  FA_X1      0.015   0.073    0.455     8.304  
  square_mul_37_69_g6237__8757        CI->CO  FA_X1      0.015   0.073    0.528     8.376  
  square_mul_37_69_g6233__2900        CI->CO  FA_X1      0.015   0.072    0.600     8.449  
  square_mul_37_69_g6227__1474        CI->CO  FA_X1      0.015   0.073    0.673     8.521  
  square_mul_37_69_g6226__3772        CI->CO  FA_X1      0.015   0.073    0.746     8.595  
  square_mul_37_69_g6225__4296        CI->CO  FA_X1      0.015   0.072    0.818     8.666  
  square_mul_37_69_g6224__8780        CI->CO  FA_X1      0.015   0.072    0.890     8.738  
  square_mul_37_69_g6223__9906        CI->CO  FA_X1      0.015   0.073    0.962     8.811  
  square_mul_37_69_g6222__1857        CI->CO  FA_X1      0.015   0.073    1.036     8.884  
  square_mul_37_69_g6221__5019        CI->CO  FA_X1      0.015   0.074    1.110     8.958  
  square_mul_37_69_g6220__1840        CI->CO  FA_X1      0.016   0.073    1.183     9.032  
  square_mul_37_69_g6219__7344        CI->CO  FA_X1      0.015   0.072    1.255     9.104  
  square_mul_37_69_g6218__5795        CI->CO  FA_X1      0.015   0.073    1.328     9.177  
  square_mul_37_69_g6217__2703        CI->CO  FA_X1      0.015   0.074    1.402     9.250  
  square_mul_37_69_g6216__6083        CI->CO  FA_X1      0.016   0.073    1.474     9.323  
  square_mul_37_69_g6215__2250        CI->CO  FA_X1      0.015   0.073    1.547     9.396  
  square_mul_37_69_g6214__5266        CI->CO  FA_X1      0.015   0.072    1.620     9.469  
  square_mul_37_69_g6213__7114        CI->CO  FA_X1      0.015   0.073    1.693     9.541  
  square_mul_37_69_g6212__5703        CI->CO  FA_X1      0.015   0.072    1.765     9.614  
  square_mul_37_69_g6211__5953        CI->CO  FA_X1      0.015   0.072    1.837     9.686  
  square_mul_37_69_g6210__1786        CI->CO  FA_X1      0.015   0.072    1.910     9.758  
  square_mul_37_69_g6209__8757        CI->CO  FA_X1      0.015   0.076    1.986     9.835  
  square_mul_37_69_g6208__7118        A1->ZN  NAND2_X1   0.017   0.024    2.010     9.858  
  square_mul_37_69_g6207              A->ZN   INV_X1     0.014   0.009    2.018     9.867  
  square_mul_37_69_g6204__2900        A1->ZN  NAND3_X1   0.005   0.014    2.032     9.881  
  square_mul_37_69_g6202__1309        A1->ZN  NAND3_X1   0.015   0.026    2.059     9.907  
  square_mul_37_69_g6201__2683        A->ZN   AOI21_X1   0.016   0.045    2.103     9.952  
  square_mul_37_69_g6200              A->ZN   INV_X1     0.024   0.009    2.112     9.961  
  multiplied_result_flopped_b_reg_31  -       DFF_X1     0.007   0.000    2.112     9.961  
#----------------------------------------------------------------------------------------
Path 8: MET (7.849 ns) Setup Check with Pin multiplied_result_flopped_a_reg_30/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) a_flopped_reg_0_3/CK
              Clock: (R) ideal_clock
           Endpoint: (R) multiplied_result_flopped_a_reg_30/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.046 (P)    0.086 (P)
            Arrival:=    9.979        0.019

              Setup:-    0.033
        Cppr Adjust:+    0.008
      Required Time:=    9.954
       Launch Clock:=    0.019
          Data Path:+    2.086
              Slack:=    7.849

#----------------------------------------------------------------------------------------
# Instance                            Arc     Cell       Trans   Delay  Arrival  Required  
#                                                         (ns)    (ns)     (ns)      Time  
#                                                                                    (ns)  
#----------------------------------------------------------------------------------------
  a_flopped_reg_0_3                   CK      (arrival)  0.036       -    0.019     7.868  
  a_flopped_reg_0_3                   CK->Q   DFF_X1     0.036   0.150    0.169     8.017  
  square_mul_36_69_g6407__9906        A2->ZN  AND2_X1    0.058   0.054    0.223     8.072  
  square_mul_36_69_g6334__2391        A->Z    XOR2_X1    0.018   0.055    0.278     8.127  
  square_mul_36_69_g6294__1857        CI->S   FA_X1      0.028   0.102    0.380     8.229  
  square_mul_36_69_g6250__7675        A->CO   FA_X1      0.018   0.079    0.459     8.308  
  square_mul_36_69_g6237__1857        CI->CO  FA_X1      0.015   0.073    0.532     8.381  
  square_mul_36_69_g6233__5795        CI->CO  FA_X1      0.015   0.074    0.606     8.454  
  square_mul_36_69_g6227__5703        CI->CO  FA_X1      0.015   0.073    0.678     8.527  
  square_mul_36_69_g6226__5953        CI->CO  FA_X1      0.015   0.073    0.751     8.600  
  square_mul_36_69_g6225__1786        CI->CO  FA_X1      0.015   0.073    0.824     8.673  
  square_mul_36_69_g6224__8757        CI->CO  FA_X1      0.015   0.073    0.897     8.746  
  square_mul_36_69_g6223__7118        CI->CO  FA_X1      0.015   0.073    0.970     8.819  
  square_mul_36_69_g6222__7675        CI->CO  FA_X1      0.015   0.073    1.043     8.892  
  square_mul_36_69_g6221__2391        CI->CO  FA_X1      0.015   0.072    1.115     8.964  
  square_mul_36_69_g6220__2900        CI->CO  FA_X1      0.015   0.073    1.188     9.037  
  square_mul_36_69_g6219__6877        CI->CO  FA_X1      0.015   0.073    1.261     9.110  
  square_mul_36_69_g6218__1309        CI->CO  FA_X1      0.015   0.077    1.337     9.186  
  square_mul_36_69_g6217__2683        CI->CO  FA_X1      0.017   0.074    1.411     9.260  
  square_mul_36_69_g6216__9682        CI->CO  FA_X1      0.015   0.073    1.484     9.333  
  square_mul_36_69_g6215__4547        CI->CO  FA_X1      0.015   0.072    1.556     9.405  
  square_mul_36_69_g6214__1474        CI->CO  FA_X1      0.015   0.073    1.629     9.478  
  square_mul_36_69_g6213__3772        CI->CO  FA_X1      0.015   0.073    1.701     9.550  
  square_mul_36_69_g6212__4296        CI->CO  FA_X1      0.015   0.072    1.774     9.623  
  square_mul_36_69_g6211__8780        CI->CO  FA_X1      0.015   0.073    1.847     9.696  
  square_mul_36_69_g6210__9906        CI->CO  FA_X1      0.016   0.072    1.919     9.768  
  square_mul_36_69_g6209__1857        CI->CO  FA_X1      0.015   0.075    1.995     9.844  
  square_mul_36_69_g6208__5019        A1->ZN  NAND2_X1   0.017   0.023    2.018     9.867  
  square_mul_36_69_g6207              A->ZN   INV_X1     0.013   0.009    2.027     9.875  
  square_mul_36_69_g6204__5795        A1->ZN  NAND3_X1   0.005   0.014    2.041     9.889  
  square_mul_36_69_g6202__6083        A1->ZN  NAND3_X1   0.015   0.029    2.070     9.918  
  square_mul_36_69_g6199__5266        A->ZN   XNOR2_X1   0.018   0.035    2.105     9.954  
  multiplied_result_flopped_a_reg_30  -       DFF_X1     0.023   0.000    2.105     9.954  
#----------------------------------------------------------------------------------------
Path 9: MET (7.851 ns) Setup Check with Pin multiplied_result_flopped_b_reg_31/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_0_3/CK
              Clock: (R) ideal_clock
           Endpoint: (F) multiplied_result_flopped_b_reg_31/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.052 (P)    0.088 (P)
            Arrival:=    9.986        0.021

              Setup:-    0.033
        Cppr Adjust:+    0.008
      Required Time:=    9.961
       Launch Clock:=    0.021
          Data Path:+    2.089
              Slack:=    7.851

#----------------------------------------------------------------------------------------
# Instance                            Arc     Cell       Trans   Delay  Arrival  Required  
#                                                         (ns)    (ns)     (ns)      Time  
#                                                                                    (ns)  
#----------------------------------------------------------------------------------------
  b_flopped_reg_0_3                   CK      (arrival)  0.036       -    0.021     7.872  
  b_flopped_reg_0_3                   CK->Q   DFF_X1     0.036   0.149    0.170     8.021  
  square_mul_37_69_g6414__2703        A2->ZN  AND2_X1    0.058   0.047    0.218     8.069  
  square_mul_37_69_g6327__5266        A->S    HA_X1      0.013   0.019    0.236     8.087  
  square_mul_37_69_g6274__2703        CI->CO  FA_X1      0.013   0.071    0.308     8.159  
  g6477                               CI->CO  FA_X1      0.015   0.072    0.380     8.231  
  square_mul_37_69_g6250__1857        CI->CO  FA_X1      0.015   0.073    0.453     8.304  
  square_mul_37_69_g6237__8757        CI->CO  FA_X1      0.015   0.073    0.526     8.376  
  square_mul_37_69_g6233__2900        CI->CO  FA_X1      0.015   0.072    0.598     8.449  
  square_mul_37_69_g6227__1474        CI->CO  FA_X1      0.015   0.073    0.671     8.521  
  square_mul_37_69_g6226__3772        CI->CO  FA_X1      0.015   0.073    0.744     8.595  
  square_mul_37_69_g6225__4296        CI->CO  FA_X1      0.015   0.072    0.816     8.666  
  square_mul_37_69_g6224__8780        CI->CO  FA_X1      0.015   0.072    0.887     8.738  
  square_mul_37_69_g6223__9906        CI->CO  FA_X1      0.015   0.073    0.960     8.811  
  square_mul_37_69_g6222__1857        CI->CO  FA_X1      0.015   0.073    1.033     8.884  
  square_mul_37_69_g6221__5019        CI->CO  FA_X1      0.015   0.074    1.108     8.958  
  square_mul_37_69_g6220__1840        CI->CO  FA_X1      0.016   0.073    1.181     9.032  
  square_mul_37_69_g6219__7344        CI->CO  FA_X1      0.015   0.072    1.253     9.104  
  square_mul_37_69_g6218__5795        CI->CO  FA_X1      0.015   0.073    1.326     9.177  
  square_mul_37_69_g6217__2703        CI->CO  FA_X1      0.015   0.074    1.400     9.250  
  square_mul_37_69_g6216__6083        CI->CO  FA_X1      0.016   0.073    1.472     9.323  
  square_mul_37_69_g6215__2250        CI->CO  FA_X1      0.015   0.073    1.545     9.396  
  square_mul_37_69_g6214__5266        CI->CO  FA_X1      0.015   0.072    1.618     9.469  
  square_mul_37_69_g6213__7114        CI->CO  FA_X1      0.015   0.073    1.691     9.541  
  square_mul_37_69_g6212__5703        CI->CO  FA_X1      0.015   0.072    1.763     9.614  
  square_mul_37_69_g6211__5953        CI->CO  FA_X1      0.015   0.072    1.835     9.686  
  square_mul_37_69_g6210__1786        CI->CO  FA_X1      0.015   0.072    1.908     9.758  
  square_mul_37_69_g6209__8757        CI->CO  FA_X1      0.015   0.076    1.984     9.835  
  square_mul_37_69_g6208__7118        A1->ZN  NAND2_X1   0.017   0.024    2.007     9.858  
  square_mul_37_69_g6207              A->ZN   INV_X1     0.014   0.009    2.016     9.867  
  square_mul_37_69_g6204__2900        A1->ZN  NAND3_X1   0.005   0.014    2.030     9.881  
  square_mul_37_69_g6202__1309        A1->ZN  NAND3_X1   0.015   0.026    2.057     9.907  
  square_mul_37_69_g6201__2683        A->ZN   AOI21_X1   0.016   0.045    2.101     9.952  
  square_mul_37_69_g6200              A->ZN   INV_X1     0.024   0.009    2.110     9.961  
  multiplied_result_flopped_b_reg_31  -       DFF_X1     0.007   0.000    2.110     9.961  
#----------------------------------------------------------------------------------------
Path 10: MET (7.853 ns) Setup Check with Pin multiplied_result_flopped_a_reg_30/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) a_flopped_reg_0_2/CK
              Clock: (R) ideal_clock
           Endpoint: (F) multiplied_result_flopped_a_reg_30/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.067       -0.067
        Net Latency:+    0.046 (P)    0.085 (P)
            Arrival:=    9.979        0.019

              Setup:-    0.036
        Cppr Adjust:+    0.008
      Required Time:=    9.951
       Launch Clock:=    0.019
          Data Path:+    2.079
              Slack:=    7.853

#----------------------------------------------------------------------------------------
# Instance                            Arc     Cell       Trans   Delay  Arrival  Required  
#                                                         (ns)    (ns)     (ns)      Time  
#                                                                                    (ns)  
#----------------------------------------------------------------------------------------
  a_flopped_reg_0_2                   CK      (arrival)  0.036       -    0.019     7.872  
  a_flopped_reg_0_2                   CK->Q   DFF_X1     0.036   0.135    0.154     8.007  
  square_mul_36_69_g6407__9906        A1->ZN  AND2_X1    0.044   0.053    0.207     8.060  
  square_mul_36_69_g6334__2391        A->Z    XOR2_X1    0.018   0.055    0.262     8.115  
  square_mul_36_69_g6294__1857        CI->S   FA_X1      0.028   0.102    0.364     8.217  
  square_mul_36_69_g6250__7675        A->CO   FA_X1      0.018   0.079    0.443     8.296  
  square_mul_36_69_g6237__1857        CI->CO  FA_X1      0.015   0.073    0.516     8.369  
  square_mul_36_69_g6233__5795        CI->CO  FA_X1      0.015   0.074    0.590     8.443  
  square_mul_36_69_g6227__5703        CI->CO  FA_X1      0.015   0.073    0.662     8.516  
  square_mul_36_69_g6226__5953        CI->CO  FA_X1      0.015   0.073    0.735     8.588  
  square_mul_36_69_g6225__1786        CI->CO  FA_X1      0.015   0.073    0.808     8.661  
  square_mul_36_69_g6224__8757        CI->CO  FA_X1      0.015   0.073    0.881     8.734  
  square_mul_36_69_g6223__7118        CI->CO  FA_X1      0.015   0.073    0.954     8.807  
  square_mul_36_69_g6222__7675        CI->CO  FA_X1      0.015   0.073    1.027     8.880  
  square_mul_36_69_g6221__2391        CI->CO  FA_X1      0.015   0.072    1.099     8.953  
  square_mul_36_69_g6220__2900        CI->CO  FA_X1      0.015   0.073    1.172     9.025  
  square_mul_36_69_g6219__6877        CI->CO  FA_X1      0.015   0.073    1.245     9.098  
  square_mul_36_69_g6218__1309        CI->CO  FA_X1      0.015   0.077    1.321     9.174  
  square_mul_36_69_g6217__2683        CI->CO  FA_X1      0.017   0.074    1.395     9.248  
  square_mul_36_69_g6216__9682        CI->CO  FA_X1      0.015   0.073    1.468     9.321  
  square_mul_36_69_g6215__4547        CI->CO  FA_X1      0.015   0.072    1.540     9.393  
  square_mul_36_69_g6214__1474        CI->CO  FA_X1      0.015   0.073    1.613     9.466  
  square_mul_36_69_g6213__3772        CI->CO  FA_X1      0.015   0.073    1.685     9.539  
  square_mul_36_69_g6212__4296        CI->CO  FA_X1      0.015   0.072    1.758     9.611  
  square_mul_36_69_g6211__8780        CI->CO  FA_X1      0.015   0.073    1.831     9.684  
  square_mul_36_69_g6210__9906        CI->CO  FA_X1      0.016   0.072    1.903     9.757  
  square_mul_36_69_g6209__1857        CI->CO  FA_X1      0.015   0.075    1.979     9.832  
  square_mul_36_69_g6208__5019        A1->ZN  NAND2_X1   0.017   0.023    2.002     9.855  
  square_mul_36_69_g6207              A->ZN   INV_X1     0.013   0.009    2.011     9.864  
  square_mul_36_69_g6204__5795        A1->ZN  NAND3_X1   0.005   0.014    2.025     9.878  
  square_mul_36_69_g6202__6083        A1->ZN  NAND3_X1   0.015   0.029    2.054     9.907  
  square_mul_36_69_g6199__5266        A->ZN   XNOR2_X1   0.018   0.044    2.098     9.951  
  multiplied_result_flopped_a_reg_30  -       DFF_X1     0.011   0.000    2.098     9.951  
#----------------------------------------------------------------------------------------

