Analysis & Synthesis report for hello_world
Thu Feb 27 16:27:44 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Feb 27 16:27:44 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; hello_world                                 ;
; Top-level Entity Name              ; hello_world                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; hello_world        ; hello_world        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Feb 27 16:25:59 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "cpu.qsys"
Info (12250): 2025.02.27.16:26:25 Progress: Loading qsys_system/cpu.qsys
Info (12250): 2025.02.27.16:26:27 Progress: Reading input file
Info (12250): 2025.02.27.16:26:27 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2025.02.27.16:26:28 Progress: Parameterizing module clk_0
Info (12250): 2025.02.27.16:26:28 Progress: Adding cpu [altera_nios2_gen2 18.1]
Info (12250): 2025.02.27.16:26:29 Progress: Parameterizing module cpu
Info (12250): 2025.02.27.16:26:29 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2025.02.27.16:26:29 Progress: Parameterizing module jtag_uart
Info (12250): 2025.02.27.16:26:29 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2025.02.27.16:26:29 Progress: Parameterizing module sdram
Info (12250): 2025.02.27.16:26:29 Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Info (12250): 2025.02.27.16:26:29 Progress: Parameterizing module sys_clk_timer
Info (12250): 2025.02.27.16:26:29 Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Info (12250): 2025.02.27.16:26:30 Progress: Parameterizing module sysid
Info (12250): 2025.02.27.16:26:30 Progress: Building connections
Info (12250): 2025.02.27.16:26:30 Progress: Parameterizing connections
Info (12250): 2025.02.27.16:26:30 Progress: Validating
Info (12250): 2025.02.27.16:26:32 Progress: Done reading input file
Info (12250): Cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Cpu.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Cpu.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): Cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2 "cpu"
Info (12250): Jtag_uart: Starting RTL generation for module 'cpu_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0002_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'cpu_jtag_uart'
Info (12250): Jtag_uart: "cpu" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Sdram: Starting RTL generation for module 'cpu_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0003_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0003_sdram_gen//cpu_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'cpu_sdram'
Info (12250): Sdram: "cpu" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sys_clk_timer: Starting RTL generation for module 'cpu_sys_clk_timer'
Info (12250): Sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_sys_clk_timer --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0004_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0004_sys_clk_timer_gen//cpu_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sys_clk_timer: Done RTL generation for module 'cpu_sys_clk_timer'
Info (12250): Sys_clk_timer: "cpu" instantiated altera_avalon_timer "sys_clk_timer"
Info (12250): Sysid: "cpu" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'cpu_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_cpu_cpu --dir=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/theod/AppData/Local/Temp/alt0146_2242473165129126909.dir/0008_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2025.02.27 16:27:22 (*) Starting Nios II generation
Info (12250): Cpu: # 2025.02.27 16:27:22 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2025.02.27 16:27:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2025.02.27 16:27:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.02.27 16:27:24 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.02.27 16:27:24 (*)   Plaintext license not found.
Info (12250): Cpu: # 2025.02.27 16:27:24 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2025.02.27 16:27:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2025.02.27 16:27:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.02.27 16:27:26 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.02.27 16:27:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2025.02.27 16:27:26 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2025.02.27 16:27:26 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2025.02.27 16:27:26 (*)     Testbench
Info (12250): Cpu: # 2025.02.27 16:27:26 (*)     Instruction decoding
Info (12250): Cpu: # 2025.02.27 16:27:26 (*)       Instruction fields
Info (12250): Cpu: # 2025.02.27 16:27:26 (*)       Instruction decodes
Info (12250): Cpu: # 2025.02.27 16:27:27 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2025.02.27 16:27:27 (*)       Instruction controls
Info (12250): Cpu: # 2025.02.27 16:27:27 (*)     Pipeline frontend
Info (12250): Cpu: # 2025.02.27 16:27:27 (*)     Pipeline backend
Info (12250): Cpu: # 2025.02.27 16:27:30 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2025.02.27 16:27:31 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2025.02.27 16:27:32 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'cpu_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info (12250): Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): Cpu: Done "cpu" with 35 modules, 61 files
Info (12249): Finished elaborating Platform Designer system entity "cpu.qsys"
Error (10170): Verilog HDL syntax error at cpu_inst.v(1) near text: "(";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/qsys_system/cpu/cpu_inst.v Line: 1
Error (10839): Verilog HDL error at cpu_inst.v(1): declaring global objects is a SystemVerilog feature File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/qsys_system/cpu/cpu_inst.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file qsys_system/cpu/cpu_inst.v
Info (12021): Found 1 design units, including 1 entities, in source file qsys_system/cpu/synthesis/cpu.v
    Info (12023): Found entity 1: cpu File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/qsys_system/cpu/synthesis/cpu.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v
    Info (12023): Found entity 1: cpu File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu.v
    Info (12023): Found entity 1: cpu_cpu File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu.v
    Info (12023): Found entity 1: cpu_cpu_cpu_ic_data_module File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: cpu_cpu_cpu_ic_tag_module File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: cpu_cpu_cpu_bht_module File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: cpu_cpu_cpu_register_bank_a_module File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: cpu_cpu_cpu_register_bank_b_module File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: cpu_cpu_cpu_dc_tag_module File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: cpu_cpu_cpu_dc_data_module File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: cpu_cpu_cpu_dc_victim_module File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: cpu_cpu_cpu_nios2_oci_debug File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: cpu_cpu_cpu_nios2_oci_break File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: cpu_cpu_cpu_nios2_oci_xbrk File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: cpu_cpu_cpu_nios2_oci_dbrk File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: cpu_cpu_cpu_nios2_oci_itrace File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: cpu_cpu_cpu_nios2_oci_td_mode File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: cpu_cpu_cpu_nios2_oci_dtrace File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: cpu_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: cpu_cpu_cpu_nios2_oci_fifo File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: cpu_cpu_cpu_nios2_oci_pib File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: cpu_cpu_cpu_nios2_oci_im File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: cpu_cpu_cpu_nios2_performance_monitors File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: cpu_cpu_cpu_nios2_avalon_reg File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: cpu_cpu_cpu_ociram_sp_ram_module File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: cpu_cpu_cpu_nios2_ocimem File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: cpu_cpu_cpu_nios2_oci File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: cpu_cpu_cpu File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: cpu_cpu_cpu_debug_slave_sysclk File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: cpu_cpu_cpu_debug_slave_tck File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: cpu_cpu_cpu_debug_slave_wrapper File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: cpu_cpu_cpu_test_bench File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv
    Info (12023): Found entity 1: cpu_irq_mapper File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart.v
    Info (12023): Found entity 1: cpu_jtag_uart_sim_scfifo_w File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 21
    Info (12023): Found entity 2: cpu_jtag_uart_scfifo_w File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 78
    Info (12023): Found entity 3: cpu_jtag_uart_sim_scfifo_r File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 164
    Info (12023): Found entity 4: cpu_jtag_uart_scfifo_r File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 243
    Info (12023): Found entity 5: cpu_jtag_uart File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_004 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_demux File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_demux_001 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_mux File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_mux_002 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_default_decode File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_001_default_decode File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_001 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_002_default_decode File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_002 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_004_default_decode File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_004 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_006_default_decode File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_006 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_demux File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_demux_002 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_mux File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_mux_001 File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_sdram.v
    Info (12023): Found entity 1: cpu_sdram_input_efifo_module File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v Line: 21
    Info (12023): Found entity 2: cpu_sdram File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sys_clk_timer.v
    Info (12023): Found entity 1: cpu_sys_clk_timer File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sys_clk_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sysid.v
    Info (12023): Found entity 1: cpu_sysid File: C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sysid.v Line: 34
Info (144001): Generated suppressed messages file C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/hello_world.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4716 megabytes
    Error: Processing ended: Thu Feb 27 16:27:45 2025
    Error: Elapsed time: 00:01:46
    Error: Total CPU time (on all processors): 00:02:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/InformationProcessingLabs/lab4/lab4_task1/jtag-uart-test/hello_world.map.smsg.


