#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 21 01:43:03 2024
# Process ID: 40000
# Current directory: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl
# Log file: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl}
# set project_name "RFSoC_Main"
# set project_dir "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu28dr-ffvg1517-2-e
# add_files -fileset constrs_1 -norecurse C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc
# set boardpath {C:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu111:part0:1.4 [current_project]
# set_property  ip_repo_paths { C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output  C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TimeController_output  C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTLx8_out_output  C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTL_out_output  C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/EdgeCounter_output } [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TimeController_output'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTLx8_out_output'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTL_out_output'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/EdgeCounter_output'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
# create_bd_design "RFSoC_Main_blk"
Wrote  : <C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
# current_bd_design "RFSoC_Main_blk"
# set parentObj [get_bd_cells /]
# set parentObj [get_bd_cells ""]
# set parentType [get_property TYPE $parentObj]
# current_bd_instance $parentObj
# set RF3_CLKO_A_C_N_228 [ create_bd_port -dir I -type clk -freq_hz 2000000000 RF3_CLKO_A_C_N_228 ]
# set RF3_CLKO_A_C_N_229 [ create_bd_port -dir I -type clk -freq_hz 2000000000 RF3_CLKO_A_C_N_229 ]
# set RF3_CLKO_A_C_P_228 [ create_bd_port -dir I -type clk -freq_hz 2000000000 RF3_CLKO_A_C_P_228 ]
# set RF3_CLKO_A_C_P_229 [ create_bd_port -dir I -type clk -freq_hz 2000000000 RF3_CLKO_A_C_P_229 ]
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.562 ; gain = 526.785
# set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
# set_property -dict [ list    CONFIG.CLKIN1_JITTER_PS {80.0}    CONFIG.CLKOUT1_DRIVES {Buffer}    CONFIG.CLKOUT1_JITTER {92.027}    CONFIG.CLKOUT1_PHASE_ERROR {96.948}    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {500}    CONFIG.CLKOUT2_DRIVES {Buffer}    CONFIG.CLKOUT3_DRIVES {Buffer}    CONFIG.CLKOUT4_DRIVES {Buffer}    CONFIG.CLKOUT5_DRIVES {Buffer}    CONFIG.CLKOUT6_DRIVES {Buffer}    CONFIG.CLKOUT7_DRIVES {Buffer}    CONFIG.MMCM_BANDWIDTH {OPTIMIZED}    CONFIG.MMCM_CLKFBOUT_MULT_F {8}    CONFIG.MMCM_CLKIN1_PERIOD {8.000}    CONFIG.MMCM_CLKOUT0_DIVIDE_F {2}    CONFIG.MMCM_COMPENSATION {AUTO}    CONFIG.PLL_CLKIN_PERIOD {8.000}    CONFIG.PRIMITIVE {PLL}    CONFIG.PRIM_IN_FREQ {124.998749}    CONFIG.RESET_PORT {resetn}    CONFIG.RESET_TYPE {ACTIVE_LOW}  ] $clk_wiz_0
# set FMCP_HSPC_LA00_CC_N [ create_bd_port -dir O FMCP_HSPC_LA00_CC_N ]
# set FMCP_HSPC_LA00_CC_P [ create_bd_port -dir O FMCP_HSPC_LA00_CC_P ]
# set FMCP_HSPC_LA01_CC_N [ create_bd_port -dir O FMCP_HSPC_LA01_CC_N ]
# set FMCP_HSPC_LA01_CC_P [ create_bd_port -dir O FMCP_HSPC_LA01_CC_P ]
# set FMCP_HSPC_LA02_N [ create_bd_port -dir O FMCP_HSPC_LA02_N ]
# set FMCP_HSPC_LA02_P [ create_bd_port -dir O FMCP_HSPC_LA02_P ]
# set FMCP_HSPC_LA03_N [ create_bd_port -dir O FMCP_HSPC_LA03_N ]
# set FMCP_HSPC_LA03_P [ create_bd_port -dir O FMCP_HSPC_LA03_P ]
# set FMCP_HSPC_LA04_N [ create_bd_port -dir O FMCP_HSPC_LA04_N ]
# set FMCP_HSPC_LA04_P [ create_bd_port -dir O FMCP_HSPC_LA04_P ]
# set FMCP_HSPC_LA05_N [ create_bd_port -dir O FMCP_HSPC_LA05_N ]
# set FMCP_HSPC_LA05_P [ create_bd_port -dir O FMCP_HSPC_LA05_P ]
# set FMCP_HSPC_LA06_N [ create_bd_port -dir O FMCP_HSPC_LA06_N ]
# set FMCP_HSPC_LA06_P [ create_bd_port -dir O FMCP_HSPC_LA06_P ]
# set FMCP_HSPC_LA07_N [ create_bd_port -dir O FMCP_HSPC_LA07_N ]
# set FMCP_HSPC_LA07_P [ create_bd_port -dir O FMCP_HSPC_LA07_P ]
# set FMCP_HSPC_LA08_N [ create_bd_port -dir O FMCP_HSPC_LA08_N ]
# set FMCP_HSPC_LA08_P [ create_bd_port -dir O FMCP_HSPC_LA08_P ]
# set FMCP_HSPC_LA09_N [ create_bd_port -dir O FMCP_HSPC_LA09_N ]
# set FMCP_HSPC_LA09_P [ create_bd_port -dir O FMCP_HSPC_LA09_P ]
# set FMCP_HSPC_LA10_N [ create_bd_port -dir O FMCP_HSPC_LA10_N ]
# set FMCP_HSPC_LA10_P [ create_bd_port -dir O FMCP_HSPC_LA10_P ]
# set FMCP_HSPC_LA11_N [ create_bd_port -dir O FMCP_HSPC_LA11_N ]
# set FMCP_HSPC_LA11_P [ create_bd_port -dir O FMCP_HSPC_LA11_P ]
# set FMCP_HSPC_LA12_N [ create_bd_port -dir O FMCP_HSPC_LA12_N ]
# set FMCP_HSPC_LA12_P [ create_bd_port -dir O FMCP_HSPC_LA12_P ]
# set FMCP_HSPC_LA13_N [ create_bd_port -dir O FMCP_HSPC_LA13_N ]
# set FMCP_HSPC_LA13_P [ create_bd_port -dir O FMCP_HSPC_LA13_P ]
# set FMCP_HSPC_LA14_N [ create_bd_port -dir O FMCP_HSPC_LA14_N ]
# set FMCP_HSPC_LA14_P [ create_bd_port -dir O FMCP_HSPC_LA14_P ]
# set FMCP_HSPC_LA15_N [ create_bd_port -dir O FMCP_HSPC_LA15_N ]
# set FMCP_HSPC_LA15_P [ create_bd_port -dir O FMCP_HSPC_LA15_P ]
# set FMCP_HSPC_LA16_N [ create_bd_port -dir O FMCP_HSPC_LA16_N ]
# set FMCP_HSPC_LA16_P [ create_bd_port -dir O FMCP_HSPC_LA16_P ]
# set FMCP_HSPC_LA17_CC_N [ create_bd_port -dir O FMCP_HSPC_LA17_CC_N ]
# set FMCP_HSPC_LA17_CC_P [ create_bd_port -dir O FMCP_HSPC_LA17_CC_P ]
# set FMCP_HSPC_LA18_CC_N [ create_bd_port -dir O FMCP_HSPC_LA18_CC_N ]
# set FMCP_HSPC_LA18_CC_P [ create_bd_port -dir O FMCP_HSPC_LA18_CC_P ]
# set FMCP_HSPC_LA19_N [ create_bd_port -dir O FMCP_HSPC_LA19_N ]
# set FMCP_HSPC_LA19_P [ create_bd_port -dir O FMCP_HSPC_LA19_P ]
# set FMCP_HSPC_LA20_N [ create_bd_port -dir O FMCP_HSPC_LA20_N ]
# set FMCP_HSPC_LA20_P [ create_bd_port -dir O FMCP_HSPC_LA20_P ]
# set FMCP_HSPC_LA21_N [ create_bd_port -dir O FMCP_HSPC_LA21_N ]
# set FMCP_HSPC_LA21_P [ create_bd_port -dir O FMCP_HSPC_LA21_P ]
# set FMCP_HSPC_LA22_N [ create_bd_port -dir O FMCP_HSPC_LA22_N ]
# set FMCP_HSPC_LA22_P [ create_bd_port -dir O FMCP_HSPC_LA22_P ]
# set FMCP_HSPC_LA23_N [ create_bd_port -dir O FMCP_HSPC_LA23_N ]
# set FMCP_HSPC_LA23_P [ create_bd_port -dir O FMCP_HSPC_LA23_P ]
# set FMCP_HSPC_LA24_N [ create_bd_port -dir O FMCP_HSPC_LA24_N ]
# set FMCP_HSPC_LA24_P [ create_bd_port -dir O FMCP_HSPC_LA24_P ]
# set FMCP_HSPC_LA25_N [ create_bd_port -dir O FMCP_HSPC_LA25_N ]
# set FMCP_HSPC_LA25_P [ create_bd_port -dir O FMCP_HSPC_LA25_P ]
# set FMCP_HSPC_LA26_N [ create_bd_port -dir O FMCP_HSPC_LA26_N ]
# set FMCP_HSPC_LA26_P [ create_bd_port -dir O FMCP_HSPC_LA26_P ]
# set FMCP_HSPC_LA27_N [ create_bd_port -dir O FMCP_HSPC_LA27_N ]
# set FMCP_HSPC_LA27_P [ create_bd_port -dir O FMCP_HSPC_LA27_P ]
# set FMCP_HSPC_LA28_N [ create_bd_port -dir O FMCP_HSPC_LA28_N ]
# set FMCP_HSPC_LA28_P [ create_bd_port -dir O FMCP_HSPC_LA28_P ]
# set FMCP_HSPC_LA29_N [ create_bd_port -dir O FMCP_HSPC_LA29_N ]
# set FMCP_HSPC_LA29_P [ create_bd_port -dir O FMCP_HSPC_LA29_P ]
# set FMCP_HSPC_LA30_N [ create_bd_port -dir O FMCP_HSPC_LA30_N ]
# set FMCP_HSPC_LA30_P [ create_bd_port -dir O FMCP_HSPC_LA30_P ]
# set FMCP_HSPC_LA31_N [ create_bd_port -dir O FMCP_HSPC_LA31_N ]
# set FMCP_HSPC_LA31_P [ create_bd_port -dir O FMCP_HSPC_LA31_P ]
# set FMCP_HSPC_LA32_N [ create_bd_port -dir O FMCP_HSPC_LA32_N ]
# set FMCP_HSPC_LA32_P [ create_bd_port -dir O FMCP_HSPC_LA32_P ]
# set TTLx8_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTLx8_out TTLx8_out_0 ]
# set_property -dict [list CONFIG.THRESHOLD {248} CONFIG.DEPTH {256} CONFIG.DATA_LEN {64} CONFIG.ADDR_LEN {8} ] [get_bd_cells TTLx8_out_0]
# connect_bd_net -net TTLx8_out_0_output_pulse_0_p [get_bd_ports FMCP_HSPC_LA00_CC_P] [get_bd_pins TTLx8_out_0/output_pulse_0_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_0_n [get_bd_ports FMCP_HSPC_LA00_CC_N] [get_bd_pins TTLx8_out_0/output_pulse_0_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_1_p [get_bd_ports FMCP_HSPC_LA01_CC_P] [get_bd_pins TTLx8_out_0/output_pulse_1_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_1_n [get_bd_ports FMCP_HSPC_LA01_CC_N] [get_bd_pins TTLx8_out_0/output_pulse_1_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_2_p [get_bd_ports FMCP_HSPC_LA02_P] [get_bd_pins TTLx8_out_0/output_pulse_2_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_2_n [get_bd_ports FMCP_HSPC_LA02_N] [get_bd_pins TTLx8_out_0/output_pulse_2_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_3_p [get_bd_ports FMCP_HSPC_LA03_P] [get_bd_pins TTLx8_out_0/output_pulse_3_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_3_n [get_bd_ports FMCP_HSPC_LA03_N] [get_bd_pins TTLx8_out_0/output_pulse_3_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_4_p [get_bd_ports FMCP_HSPC_LA04_P] [get_bd_pins TTLx8_out_0/output_pulse_4_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_4_n [get_bd_ports FMCP_HSPC_LA04_N] [get_bd_pins TTLx8_out_0/output_pulse_4_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_5_p [get_bd_ports FMCP_HSPC_LA05_P] [get_bd_pins TTLx8_out_0/output_pulse_5_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_5_n [get_bd_ports FMCP_HSPC_LA05_N] [get_bd_pins TTLx8_out_0/output_pulse_5_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_6_p [get_bd_ports FMCP_HSPC_LA06_P] [get_bd_pins TTLx8_out_0/output_pulse_6_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_6_n [get_bd_ports FMCP_HSPC_LA06_N] [get_bd_pins TTLx8_out_0/output_pulse_6_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_7_p [get_bd_ports FMCP_HSPC_LA07_P] [get_bd_pins TTLx8_out_0/output_pulse_7_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_7_n [get_bd_ports FMCP_HSPC_LA07_N] [get_bd_pins TTLx8_out_0/output_pulse_7_n]
# set TTLx8_out_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTLx8_out TTLx8_out_1 ]
# set_property -dict [list CONFIG.THRESHOLD {248} CONFIG.DEPTH {256} CONFIG.DATA_LEN {64} CONFIG.ADDR_LEN {8} ] [get_bd_cells TTLx8_out_1]
# connect_bd_net -net TTLx8_out_1_output_pulse_0_p [get_bd_ports FMCP_HSPC_LA08_P] [get_bd_pins TTLx8_out_1/output_pulse_0_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_0_n [get_bd_ports FMCP_HSPC_LA08_N] [get_bd_pins TTLx8_out_1/output_pulse_0_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_1_p [get_bd_ports FMCP_HSPC_LA09_P] [get_bd_pins TTLx8_out_1/output_pulse_1_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_1_n [get_bd_ports FMCP_HSPC_LA09_N] [get_bd_pins TTLx8_out_1/output_pulse_1_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_2_p [get_bd_ports FMCP_HSPC_LA10_P] [get_bd_pins TTLx8_out_1/output_pulse_2_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_2_n [get_bd_ports FMCP_HSPC_LA10_N] [get_bd_pins TTLx8_out_1/output_pulse_2_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_3_p [get_bd_ports FMCP_HSPC_LA11_P] [get_bd_pins TTLx8_out_1/output_pulse_3_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_3_n [get_bd_ports FMCP_HSPC_LA11_N] [get_bd_pins TTLx8_out_1/output_pulse_3_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_4_p [get_bd_ports FMCP_HSPC_LA12_P] [get_bd_pins TTLx8_out_1/output_pulse_4_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_4_n [get_bd_ports FMCP_HSPC_LA12_N] [get_bd_pins TTLx8_out_1/output_pulse_4_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_5_p [get_bd_ports FMCP_HSPC_LA13_P] [get_bd_pins TTLx8_out_1/output_pulse_5_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_5_n [get_bd_ports FMCP_HSPC_LA13_N] [get_bd_pins TTLx8_out_1/output_pulse_5_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_6_p [get_bd_ports FMCP_HSPC_LA14_P] [get_bd_pins TTLx8_out_1/output_pulse_6_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_6_n [get_bd_ports FMCP_HSPC_LA14_N] [get_bd_pins TTLx8_out_1/output_pulse_6_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_7_p [get_bd_ports FMCP_HSPC_LA15_P] [get_bd_pins TTLx8_out_1/output_pulse_7_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_7_n [get_bd_ports FMCP_HSPC_LA15_N] [get_bd_pins TTLx8_out_1/output_pulse_7_n]
# set TTLx8_out_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTLx8_out TTLx8_out_2 ]
# set_property -dict [list CONFIG.THRESHOLD {248} CONFIG.DEPTH {256} CONFIG.DATA_LEN {64} CONFIG.ADDR_LEN {8} ] [get_bd_cells TTLx8_out_2]
# connect_bd_net -net TTLx8_out_2_output_pulse_0_p [get_bd_ports FMCP_HSPC_LA16_P] [get_bd_pins TTLx8_out_2/output_pulse_0_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_0_n [get_bd_ports FMCP_HSPC_LA16_N] [get_bd_pins TTLx8_out_2/output_pulse_0_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_1_p [get_bd_ports FMCP_HSPC_LA17_CC_P] [get_bd_pins TTLx8_out_2/output_pulse_1_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_1_n [get_bd_ports FMCP_HSPC_LA17_CC_N] [get_bd_pins TTLx8_out_2/output_pulse_1_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_2_p [get_bd_ports FMCP_HSPC_LA18_CC_P] [get_bd_pins TTLx8_out_2/output_pulse_2_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_2_n [get_bd_ports FMCP_HSPC_LA18_CC_N] [get_bd_pins TTLx8_out_2/output_pulse_2_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_3_p [get_bd_ports FMCP_HSPC_LA19_P] [get_bd_pins TTLx8_out_2/output_pulse_3_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_3_n [get_bd_ports FMCP_HSPC_LA19_N] [get_bd_pins TTLx8_out_2/output_pulse_3_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_4_p [get_bd_ports FMCP_HSPC_LA20_P] [get_bd_pins TTLx8_out_2/output_pulse_4_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_4_n [get_bd_ports FMCP_HSPC_LA20_N] [get_bd_pins TTLx8_out_2/output_pulse_4_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_5_p [get_bd_ports FMCP_HSPC_LA21_P] [get_bd_pins TTLx8_out_2/output_pulse_5_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_5_n [get_bd_ports FMCP_HSPC_LA21_N] [get_bd_pins TTLx8_out_2/output_pulse_5_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_6_p [get_bd_ports FMCP_HSPC_LA22_P] [get_bd_pins TTLx8_out_2/output_pulse_6_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_6_n [get_bd_ports FMCP_HSPC_LA22_N] [get_bd_pins TTLx8_out_2/output_pulse_6_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_7_p [get_bd_ports FMCP_HSPC_LA23_P] [get_bd_pins TTLx8_out_2/output_pulse_7_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_7_n [get_bd_ports FMCP_HSPC_LA23_N] [get_bd_pins TTLx8_out_2/output_pulse_7_n]
# set TTLx8_out_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTLx8_out TTLx8_out_3 ]
# set_property -dict [list CONFIG.THRESHOLD {248} CONFIG.DEPTH {256} CONFIG.DATA_LEN {64} CONFIG.ADDR_LEN {8} ] [get_bd_cells TTLx8_out_3]
# connect_bd_net -net TTLx8_out_3_output_pulse_0_p [get_bd_ports FMCP_HSPC_LA24_P] [get_bd_pins TTLx8_out_3/output_pulse_0_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_0_n [get_bd_ports FMCP_HSPC_LA24_N] [get_bd_pins TTLx8_out_3/output_pulse_0_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_1_p [get_bd_ports FMCP_HSPC_LA25_P] [get_bd_pins TTLx8_out_3/output_pulse_1_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_1_n [get_bd_ports FMCP_HSPC_LA25_N] [get_bd_pins TTLx8_out_3/output_pulse_1_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_2_p [get_bd_ports FMCP_HSPC_LA26_P] [get_bd_pins TTLx8_out_3/output_pulse_2_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_2_n [get_bd_ports FMCP_HSPC_LA26_N] [get_bd_pins TTLx8_out_3/output_pulse_2_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_3_p [get_bd_ports FMCP_HSPC_LA27_P] [get_bd_pins TTLx8_out_3/output_pulse_3_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_3_n [get_bd_ports FMCP_HSPC_LA27_N] [get_bd_pins TTLx8_out_3/output_pulse_3_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_4_p [get_bd_ports FMCP_HSPC_LA28_P] [get_bd_pins TTLx8_out_3/output_pulse_4_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_4_n [get_bd_ports FMCP_HSPC_LA28_N] [get_bd_pins TTLx8_out_3/output_pulse_4_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_5_p [get_bd_ports FMCP_HSPC_LA29_P] [get_bd_pins TTLx8_out_3/output_pulse_5_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_5_n [get_bd_ports FMCP_HSPC_LA29_N] [get_bd_pins TTLx8_out_3/output_pulse_5_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_6_p [get_bd_ports FMCP_HSPC_LA30_P] [get_bd_pins TTLx8_out_3/output_pulse_6_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_6_n [get_bd_ports FMCP_HSPC_LA30_N] [get_bd_pins TTLx8_out_3/output_pulse_6_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_7_p [get_bd_ports FMCP_HSPC_LA31_P] [get_bd_pins TTLx8_out_3/output_pulse_7_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_7_n [get_bd_ports FMCP_HSPC_LA31_N] [get_bd_pins TTLx8_out_3/output_pulse_7_n]
# set TTLx8_out_4 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTLx8_out TTLx8_out_4 ]
# set_property -dict [list CONFIG.THRESHOLD {248} CONFIG.DEPTH {256} CONFIG.DATA_LEN {64} CONFIG.ADDR_LEN {8} ] [get_bd_cells TTLx8_out_4]
# connect_bd_net -net TTLx8_out_4_output_pulse_0_p [get_bd_ports FMCP_HSPC_LA32_P] [get_bd_pins TTLx8_out_4/output_pulse_0_p]
# connect_bd_net -net TTLx8_out_4_output_pulse_0_n [get_bd_ports FMCP_HSPC_LA32_N] [get_bd_pins TTLx8_out_4/output_pulse_0_n]
# set DACIO_00 [ create_bd_port -dir O DACIO_00 ]
# set DACIO_01 [ create_bd_port -dir O DACIO_01 ]
# set DACIO_02 [ create_bd_port -dir O DACIO_02 ]
# set DACIO_03 [ create_bd_port -dir O DACIO_03 ]
# set DACIO_04 [ create_bd_port -dir O DACIO_04 ]
# set DACIO_05 [ create_bd_port -dir O DACIO_05 ]
# set DACIO_06 [ create_bd_port -dir O DACIO_06 ]
# set DACIO_07 [ create_bd_port -dir O DACIO_07 ]
# set DACIO_08 [ create_bd_port -dir O DACIO_08 ]
# set DACIO_09 [ create_bd_port -dir O DACIO_09 ]
# set DACIO_10 [ create_bd_port -dir O DACIO_10 ]
# set DACIO_11 [ create_bd_port -dir O DACIO_11 ]
# set DACIO_12 [ create_bd_port -dir O DACIO_12 ]
# set DACIO_13 [ create_bd_port -dir O DACIO_13 ]
# set DACIO_14 [ create_bd_port -dir O DACIO_14 ]
# set DACIO_15 [ create_bd_port -dir O DACIO_15 ]
# set DACIO_16 [ create_bd_port -dir O DACIO_16 ]
# set DACIO_17 [ create_bd_port -dir O DACIO_17 ]
# set DACIO_18 [ create_bd_port -dir O DACIO_18 ]
# set DACIO_19 [ create_bd_port -dir O DACIO_19 ]
# set ADCIO_00 [ create_bd_port -dir O ADCIO_00 ]
# set ADCIO_01 [ create_bd_port -dir O ADCIO_01 ]
# set ADCIO_02 [ create_bd_port -dir O ADCIO_02 ]
# set ADCIO_03 [ create_bd_port -dir O ADCIO_03 ]
# set ADCIO_04 [ create_bd_port -dir O ADCIO_04 ]
# set ADCIO_05 [ create_bd_port -dir O ADCIO_05 ]
# set ADCIO_06 [ create_bd_port -dir O ADCIO_06 ]
# set ADCIO_07 [ create_bd_port -dir O ADCIO_07 ]
# set ADCIO_08 [ create_bd_port -dir O ADCIO_08 ]
# set ADCIO_09 [ create_bd_port -dir O ADCIO_09 ]
# set ADCIO_10 [ create_bd_port -dir O ADCIO_10 ]
# set ADCIO_11 [ create_bd_port -dir O ADCIO_11 ]
# set ADCIO_12 [ create_bd_port -dir O ADCIO_12 ]
# set ADCIO_13 [ create_bd_port -dir O ADCIO_13 ]
# set ADCIO_14 [ create_bd_port -dir O ADCIO_14 ]
# set ADCIO_15 [ create_bd_port -dir O ADCIO_15 ]
# set ADCIO_16 [ create_bd_port -dir O ADCIO_16 ]
# set ADCIO_17 [ create_bd_port -dir O ADCIO_17 ]
# set ADCIO_18 [ create_bd_port -dir O ADCIO_18 ]
# set ADCIO_19 [ create_bd_port -dir O ADCIO_19 ]
# set TTL_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTL_out TTL_out_0 ]
# set_property -dict [list CONFIG.THRESHOLD {248} CONFIG.DEPTH {256} CONFIG.ADDR_LEN {8} CONFIG.DATA_LEN {8} ] [get_bd_cells TTL_out_0]
# connect_bd_net -net TTL_out_0_output_pulse_0 [get_bd_ports DACIO_00] [get_bd_pins TTL_out_0/output_pulse_0]
# connect_bd_net -net TTL_out_0_output_pulse_1 [get_bd_ports DACIO_01] [get_bd_pins TTL_out_0/output_pulse_1]
# connect_bd_net -net TTL_out_0_output_pulse_2 [get_bd_ports DACIO_02] [get_bd_pins TTL_out_0/output_pulse_2]
# connect_bd_net -net TTL_out_0_output_pulse_3 [get_bd_ports DACIO_03] [get_bd_pins TTL_out_0/output_pulse_3]
# connect_bd_net -net TTL_out_0_output_pulse_4 [get_bd_ports DACIO_04] [get_bd_pins TTL_out_0/output_pulse_4]
# connect_bd_net -net TTL_out_0_output_pulse_5 [get_bd_ports DACIO_05] [get_bd_pins TTL_out_0/output_pulse_5]
# connect_bd_net -net TTL_out_0_output_pulse_6 [get_bd_ports DACIO_06] [get_bd_pins TTL_out_0/output_pulse_6]
# connect_bd_net -net TTL_out_0_output_pulse_7 [get_bd_ports DACIO_07] [get_bd_pins TTL_out_0/output_pulse_7]
# set TTL_out_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTL_out TTL_out_1 ]
# set_property -dict [list CONFIG.THRESHOLD {248} CONFIG.DEPTH {256} CONFIG.ADDR_LEN {8} CONFIG.DATA_LEN {8} ] [get_bd_cells TTL_out_1]
# connect_bd_net -net TTL_out_1_output_pulse_0 [get_bd_ports DACIO_08] [get_bd_pins TTL_out_1/output_pulse_0]
# connect_bd_net -net TTL_out_1_output_pulse_1 [get_bd_ports DACIO_09] [get_bd_pins TTL_out_1/output_pulse_1]
# connect_bd_net -net TTL_out_1_output_pulse_2 [get_bd_ports DACIO_10] [get_bd_pins TTL_out_1/output_pulse_2]
# connect_bd_net -net TTL_out_1_output_pulse_3 [get_bd_ports DACIO_11] [get_bd_pins TTL_out_1/output_pulse_3]
# connect_bd_net -net TTL_out_1_output_pulse_4 [get_bd_ports DACIO_12] [get_bd_pins TTL_out_1/output_pulse_4]
# connect_bd_net -net TTL_out_1_output_pulse_5 [get_bd_ports DACIO_13] [get_bd_pins TTL_out_1/output_pulse_5]
# connect_bd_net -net TTL_out_1_output_pulse_6 [get_bd_ports DACIO_14] [get_bd_pins TTL_out_1/output_pulse_6]
# connect_bd_net -net TTL_out_1_output_pulse_7 [get_bd_ports DACIO_15] [get_bd_pins TTL_out_1/output_pulse_7]
# set TTL_out_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTL_out TTL_out_2 ]
# set_property -dict [list CONFIG.THRESHOLD {248} CONFIG.DEPTH {256} CONFIG.ADDR_LEN {8} CONFIG.DATA_LEN {8} ] [get_bd_cells TTL_out_2]
# connect_bd_net -net TTL_out_2_output_pulse_0 [get_bd_ports DACIO_16] [get_bd_pins TTL_out_2/output_pulse_0]
# connect_bd_net -net TTL_out_2_output_pulse_1 [get_bd_ports DACIO_17] [get_bd_pins TTL_out_2/output_pulse_1]
# connect_bd_net -net TTL_out_2_output_pulse_2 [get_bd_ports DACIO_18] [get_bd_pins TTL_out_2/output_pulse_2]
# connect_bd_net -net TTL_out_2_output_pulse_3 [get_bd_ports DACIO_19] [get_bd_pins TTL_out_2/output_pulse_3]
# connect_bd_net -net TTL_out_2_output_pulse_4 [get_bd_ports ADCIO_00] [get_bd_pins TTL_out_2/output_pulse_4]
# connect_bd_net -net TTL_out_2_output_pulse_5 [get_bd_ports ADCIO_01] [get_bd_pins TTL_out_2/output_pulse_5]
# connect_bd_net -net TTL_out_2_output_pulse_6 [get_bd_ports ADCIO_02] [get_bd_pins TTL_out_2/output_pulse_6]
# connect_bd_net -net TTL_out_2_output_pulse_7 [get_bd_ports ADCIO_03] [get_bd_pins TTL_out_2/output_pulse_7]
# set TTL_out_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTL_out TTL_out_3 ]
# set_property -dict [list CONFIG.THRESHOLD {248} CONFIG.DEPTH {256} CONFIG.ADDR_LEN {8} CONFIG.DATA_LEN {8} ] [get_bd_cells TTL_out_3]
# connect_bd_net -net TTL_out_3_output_pulse_0 [get_bd_ports ADCIO_04] [get_bd_pins TTL_out_3/output_pulse_0]
# connect_bd_net -net TTL_out_3_output_pulse_1 [get_bd_ports ADCIO_05] [get_bd_pins TTL_out_3/output_pulse_1]
# connect_bd_net -net TTL_out_3_output_pulse_2 [get_bd_ports ADCIO_06] [get_bd_pins TTL_out_3/output_pulse_2]
# connect_bd_net -net TTL_out_3_output_pulse_3 [get_bd_ports ADCIO_07] [get_bd_pins TTL_out_3/output_pulse_3]
# connect_bd_net -net TTL_out_3_output_pulse_4 [get_bd_ports ADCIO_08] [get_bd_pins TTL_out_3/output_pulse_4]
# connect_bd_net -net TTL_out_3_output_pulse_5 [get_bd_ports ADCIO_09] [get_bd_pins TTL_out_3/output_pulse_5]
# connect_bd_net -net TTL_out_3_output_pulse_6 [get_bd_ports ADCIO_10] [get_bd_pins TTL_out_3/output_pulse_6]
# connect_bd_net -net TTL_out_3_output_pulse_7 [get_bd_ports ADCIO_11] [get_bd_pins TTL_out_3/output_pulse_7]
# set TTL_out_4 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTL_out TTL_out_4 ]
# set_property -dict [list CONFIG.THRESHOLD {248} CONFIG.DEPTH {256} CONFIG.ADDR_LEN {8} CONFIG.DATA_LEN {8} ] [get_bd_cells TTL_out_4]
# connect_bd_net -net TTL_out_4_output_pulse_0 [get_bd_ports ADCIO_12] [get_bd_pins TTL_out_4/output_pulse_0]
# connect_bd_net -net TTL_out_4_output_pulse_1 [get_bd_ports ADCIO_13] [get_bd_pins TTL_out_4/output_pulse_1]
# connect_bd_net -net TTL_out_4_output_pulse_2 [get_bd_ports ADCIO_14] [get_bd_pins TTL_out_4/output_pulse_2]
# connect_bd_net -net TTL_out_4_output_pulse_3 [get_bd_ports ADCIO_15] [get_bd_pins TTL_out_4/output_pulse_3]
# connect_bd_net -net TTL_out_4_output_pulse_4 [get_bd_ports ADCIO_16] [get_bd_pins TTL_out_4/output_pulse_4]
# connect_bd_net -net TTL_out_4_output_pulse_5 [get_bd_ports ADCIO_17] [get_bd_pins TTL_out_4/output_pulse_5]
# connect_bd_net -net TTL_out_4_output_pulse_6 [get_bd_ports ADCIO_18] [get_bd_pins TTL_out_4/output_pulse_6]
# connect_bd_net -net TTL_out_4_output_pulse_7 [get_bd_ports ADCIO_19] [get_bd_pins TTL_out_4/output_pulse_7]
# set RFMC_DAC_00_N [ create_bd_port -dir O RFMC_DAC_00_N ]
# set RFMC_DAC_00_P [ create_bd_port -dir O RFMC_DAC_00_P ]
# set RFMC_DAC_01_N [ create_bd_port -dir O RFMC_DAC_01_N ]
# set RFMC_DAC_01_P [ create_bd_port -dir O RFMC_DAC_01_P ]
# set RFMC_DAC_02_N [ create_bd_port -dir O RFMC_DAC_02_N ]
# set RFMC_DAC_02_P [ create_bd_port -dir O RFMC_DAC_02_P ]
# set RFMC_DAC_03_N [ create_bd_port -dir O RFMC_DAC_03_N ]
# set RFMC_DAC_03_P [ create_bd_port -dir O RFMC_DAC_03_P ]
# set RFMC_DAC_10_N [ create_bd_port -dir O RFMC_DAC_04_N ]
# set RFMC_DAC_10_P [ create_bd_port -dir O RFMC_DAC_04_P ]
# set RFMC_DAC_11_N [ create_bd_port -dir O RFMC_DAC_05_N ]
# set RFMC_DAC_11_P [ create_bd_port -dir O RFMC_DAC_05_P ]
# set RFMC_DAC_12_N [ create_bd_port -dir O RFMC_DAC_06_N ]
# set RFMC_DAC_12_P [ create_bd_port -dir O RFMC_DAC_06_P ]
# set RFMC_DAC_13_N [ create_bd_port -dir O RFMC_DAC_07_N ]
# set RFMC_DAC_13_P [ create_bd_port -dir O RFMC_DAC_07_P ]
# set DAC_Controller_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_0 ]
# set DAC_Controller_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_1 ]
# set DAC_Controller_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_2 ]
# set DAC_Controller_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_3 ]
# set DAC_Controller_4 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_4 ]
# set DAC_Controller_5 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_5 ]
# set DAC_Controller_6 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_6 ]
# set DAC_Controller_7 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_7 ]
# set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset proc_sys_reset_0 ]
# set TimeController_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:TimeController TimeController_0 ]
# set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect axi_interconnect_0 ]
# set_property -dict [ list    CONFIG.NUM_MI {20}  ] $axi_interconnect_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 15625000
# set usp_rf_data_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter usp_rf_data_converter_0 ]
# set_property -dict [ list    CONFIG.ADC0_Enable {0}    CONFIG.ADC0_Fabric_Freq {0.0}    CONFIG.ADC_Decimation_Mode00 {0}    CONFIG.ADC_Decimation_Mode01 {0}    CONFIG.ADC_Mixer_Type00 {3}    CONFIG.ADC_Mixer_Type01 {3}    CONFIG.ADC_OBS02 {false}    CONFIG.ADC_RESERVED_1_00 {false}    CONFIG.ADC_RESERVED_1_02 {false}    CONFIG.ADC_Slice00_Enable {false}    CONFIG.ADC_Slice01_Enable {false}    CONFIG.Analog_Detection {0}    CONFIG.DAC0_Fabric_Freq {125.000}    CONFIG.DAC0_Outclk_Freq {125.000}    CONFIG.DAC0_PLL_Enable {false}    CONFIG.DAC0_Refclk_Div {2}    CONFIG.DAC0_Refclk_Freq {2000.000}    CONFIG.DAC0_Sampling_Rate {2}    CONFIG.DAC1_Fabric_Freq {125.000}    CONFIG.DAC1_Outclk_Freq {125.000}    CONFIG.DAC1_PLL_Enable {false}    CONFIG.DAC1_Refclk_Div {2}    CONFIG.DAC1_Refclk_Freq {2000.000}    CONFIG.DAC1_Sampling_Rate {2}  CONFIG.DAC_Interpolation_Mode00 {1}  CONFIG.DAC_Interpolation_Mode01 {1}  CONFIG.DAC_Interpolation_Mode02 {1}  CONFIG.DAC_Interpolation_Mode03 {1}  CONFIG.DAC_Interpolation_Mode10 {1}  CONFIG.DAC_Interpolation_Mode11 {1}  CONFIG.DAC_Interpolation_Mode12 {1}  CONFIG.DAC_Interpolation_Mode13 {1}  CONFIG.DAC_Mixer_Type00 {0}  CONFIG.DAC_Mixer_Type01 {0}  CONFIG.DAC_Mixer_Type02 {0}  CONFIG.DAC_Mixer_Type03 {0}  CONFIG.DAC_Mixer_Type10 {0}  CONFIG.DAC_Mixer_Type11 {0}  CONFIG.DAC_Mixer_Type12 {0}  CONFIG.DAC_Mixer_Type13 {0}  CONFIG.DAC_Mixer_Type00 {0}  CONFIG.DAC_Mixer_Type01 {0}  CONFIG.DAC_Mixer_Type02 {0}  CONFIG.DAC_Mixer_Type03 {0}  CONFIG.DAC_Mixer_Type10 {0}  CONFIG.DAC_Mixer_Type11 {0}  CONFIG.DAC_Mixer_Type12 {0}  CONFIG.DAC_Mixer_Type13 {0}    CONFIG.DAC_Output_Current {0}  CONFIG.DAC_RESERVED_1_00 {false}  CONFIG.DAC_RESERVED_1_01 {false}  CONFIG.DAC_RESERVED_1_02 {false}  CONFIG.DAC_RESERVED_1_03 {false}  CONFIG.DAC_RESERVED_1_10 {false}  CONFIG.DAC_RESERVED_1_11 {false}  CONFIG.DAC_RESERVED_1_12 {false}  CONFIG.DAC_RESERVED_1_13 {false}  CONFIG.DAC_Slice00_Enable {true}  CONFIG.DAC_Slice01_Enable {true}  CONFIG.DAC_Slice02_Enable {true}  CONFIG.DAC_Slice03_Enable {true}  CONFIG.DAC_Slice10_Enable {true}  CONFIG.DAC_Slice11_Enable {true}  CONFIG.DAC_Slice12_Enable {true}  CONFIG.DAC_Slice13_Enable {true}  CONFIG.Axiclk_Freq {125} 
# ] $usp_rf_data_converter_0
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'DAC1_Refclk_Div' from '1' to '2' has been ignored for IP 'usp_rf_data_converter_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'DAC0_Refclk_Div' from '1' to '2' has been ignored for IP 'usp_rf_data_converter_0'
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 125000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 125000000
# set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e zynq_ultra_ps_e_0 ]
# set_property -dict [ list    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18}    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18}    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18}    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF}    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000}    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000}    CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {1}    CONFIG.PSU_MIO_0_DIRECTION {out}    CONFIG.PSU_MIO_0_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_0_POLARITY {Default}    CONFIG.PSU_MIO_10_DIRECTION {inout}    CONFIG.PSU_MIO_10_POLARITY {Default}    CONFIG.PSU_MIO_11_DIRECTION {inout}    CONFIG.PSU_MIO_11_POLARITY {Default}    CONFIG.PSU_MIO_12_DIRECTION {out}    CONFIG.PSU_MIO_12_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_12_POLARITY {Default}    CONFIG.PSU_MIO_13_DIRECTION {inout}    CONFIG.PSU_MIO_13_POLARITY {Default}    CONFIG.PSU_MIO_14_DIRECTION {inout}    CONFIG.PSU_MIO_14_POLARITY {Default}    CONFIG.PSU_MIO_15_DIRECTION {inout}    CONFIG.PSU_MIO_15_POLARITY {Default}    CONFIG.PSU_MIO_16_DIRECTION {inout}    CONFIG.PSU_MIO_16_POLARITY {Default}    CONFIG.PSU_MIO_17_DIRECTION {inout}    CONFIG.PSU_MIO_17_POLARITY {Default}    CONFIG.PSU_MIO_18_DIRECTION {in}    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_18_POLARITY {Default}    CONFIG.PSU_MIO_18_SLEW {fast}    CONFIG.PSU_MIO_19_DIRECTION {out}    CONFIG.PSU_MIO_19_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_19_POLARITY {Default}    CONFIG.PSU_MIO_1_DIRECTION {inout}    CONFIG.PSU_MIO_1_POLARITY {Default}    CONFIG.PSU_MIO_20_DIRECTION {inout}    CONFIG.PSU_MIO_20_POLARITY {Default}    CONFIG.PSU_MIO_21_DIRECTION {inout}    CONFIG.PSU_MIO_21_POLARITY {Default}    CONFIG.PSU_MIO_22_DIRECTION {inout}    CONFIG.PSU_MIO_22_POLARITY {Default}    CONFIG.PSU_MIO_23_DIRECTION {inout}    CONFIG.PSU_MIO_23_POLARITY {Default}    CONFIG.PSU_MIO_24_DIRECTION {inout}    CONFIG.PSU_MIO_24_POLARITY {Default}    CONFIG.PSU_MIO_25_DIRECTION {inout}    CONFIG.PSU_MIO_25_POLARITY {Default}    CONFIG.PSU_MIO_26_DIRECTION {inout}    CONFIG.PSU_MIO_26_POLARITY {Default}    CONFIG.PSU_MIO_27_DIRECTION {out}    CONFIG.PSU_MIO_27_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_27_POLARITY {Default}    CONFIG.PSU_MIO_28_DIRECTION {in}    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_28_POLARITY {Default}    CONFIG.PSU_MIO_28_SLEW {fast}    CONFIG.PSU_MIO_29_DIRECTION {out}    CONFIG.PSU_MIO_29_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_29_POLARITY {Default}    CONFIG.PSU_MIO_2_DIRECTION {inout}    CONFIG.PSU_MIO_2_POLARITY {Default}    CONFIG.PSU_MIO_30_DIRECTION {in}    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_30_POLARITY {Default}    CONFIG.PSU_MIO_30_SLEW {fast}    CONFIG.PSU_MIO_31_DIRECTION {inout}    CONFIG.PSU_MIO_31_POLARITY {Default}    CONFIG.PSU_MIO_32_DIRECTION {inout}    CONFIG.PSU_MIO_32_POLARITY {Default}    CONFIG.PSU_MIO_33_DIRECTION {inout}    CONFIG.PSU_MIO_33_POLARITY {Default}    CONFIG.PSU_MIO_34_DIRECTION {inout}    CONFIG.PSU_MIO_34_POLARITY {Default}    CONFIG.PSU_MIO_35_DIRECTION {inout}    CONFIG.PSU_MIO_35_POLARITY {Default}    CONFIG.PSU_MIO_36_DIRECTION {inout}    CONFIG.PSU_MIO_36_POLARITY {Default}    CONFIG.PSU_MIO_37_DIRECTION {inout}    CONFIG.PSU_MIO_37_POLARITY {Default}    CONFIG.PSU_MIO_38_DIRECTION {inout}    CONFIG.PSU_MIO_38_POLARITY {Default}    CONFIG.PSU_MIO_39_DIRECTION {inout}    CONFIG.PSU_MIO_39_POLARITY {Default}    CONFIG.PSU_MIO_3_DIRECTION {inout}    CONFIG.PSU_MIO_3_POLARITY {Default}    CONFIG.PSU_MIO_40_DIRECTION {inout}    CONFIG.PSU_MIO_40_POLARITY {Default}    CONFIG.PSU_MIO_41_DIRECTION {inout}    CONFIG.PSU_MIO_41_POLARITY {Default}    CONFIG.PSU_MIO_42_DIRECTION {inout}    CONFIG.PSU_MIO_42_POLARITY {Default}    CONFIG.PSU_MIO_43_DIRECTION {inout}    CONFIG.PSU_MIO_43_POLARITY {Default}    CONFIG.PSU_MIO_44_DIRECTION {inout}    CONFIG.PSU_MIO_44_POLARITY {Default}    CONFIG.PSU_MIO_45_DIRECTION {in}    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_45_POLARITY {Default}    CONFIG.PSU_MIO_45_SLEW {fast}    CONFIG.PSU_MIO_46_DIRECTION {inout}    CONFIG.PSU_MIO_46_POLARITY {Default}    CONFIG.PSU_MIO_47_DIRECTION {inout}    CONFIG.PSU_MIO_47_POLARITY {Default}    CONFIG.PSU_MIO_48_DIRECTION {inout}    CONFIG.PSU_MIO_48_POLARITY {Default}    CONFIG.PSU_MIO_49_DIRECTION {inout}    CONFIG.PSU_MIO_49_POLARITY {Default}    CONFIG.PSU_MIO_4_DIRECTION {inout}    CONFIG.PSU_MIO_4_POLARITY {Default}    CONFIG.PSU_MIO_50_DIRECTION {inout}    CONFIG.PSU_MIO_50_POLARITY {Default}    CONFIG.PSU_MIO_51_DIRECTION {out}    CONFIG.PSU_MIO_51_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_51_POLARITY {Default}    CONFIG.PSU_MIO_52_DIRECTION {in}    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_52_POLARITY {Default}    CONFIG.PSU_MIO_52_SLEW {fast}    CONFIG.PSU_MIO_53_DIRECTION {in}    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_53_POLARITY {Default}    CONFIG.PSU_MIO_53_SLEW {fast}    CONFIG.PSU_MIO_54_DIRECTION {inout}    CONFIG.PSU_MIO_54_POLARITY {Default}    CONFIG.PSU_MIO_55_DIRECTION {in}    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_55_POLARITY {Default}    CONFIG.PSU_MIO_55_SLEW {fast}    CONFIG.PSU_MIO_56_DIRECTION {inout}    CONFIG.PSU_MIO_56_POLARITY {Default}    CONFIG.PSU_MIO_57_DIRECTION {inout}    CONFIG.PSU_MIO_57_POLARITY {Default}    CONFIG.PSU_MIO_58_DIRECTION {out}    CONFIG.PSU_MIO_58_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_58_POLARITY {Default}    CONFIG.PSU_MIO_59_DIRECTION {inout}    CONFIG.PSU_MIO_59_POLARITY {Default}    CONFIG.PSU_MIO_5_DIRECTION {out}    CONFIG.PSU_MIO_5_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_5_POLARITY {Default}    CONFIG.PSU_MIO_60_DIRECTION {inout}    CONFIG.PSU_MIO_60_POLARITY {Default}    CONFIG.PSU_MIO_61_DIRECTION {inout}    CONFIG.PSU_MIO_61_POLARITY {Default}    CONFIG.PSU_MIO_62_DIRECTION {inout}    CONFIG.PSU_MIO_62_POLARITY {Default}    CONFIG.PSU_MIO_63_DIRECTION {inout}    CONFIG.PSU_MIO_63_POLARITY {Default}    CONFIG.PSU_MIO_64_DIRECTION {out}    CONFIG.PSU_MIO_64_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_64_POLARITY {Default}    CONFIG.PSU_MIO_65_DIRECTION {out}    CONFIG.PSU_MIO_65_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_65_POLARITY {Default}    CONFIG.PSU_MIO_66_DIRECTION {out}    CONFIG.PSU_MIO_66_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_66_POLARITY {Default}    CONFIG.PSU_MIO_67_DIRECTION {out}    CONFIG.PSU_MIO_67_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_67_POLARITY {Default}    CONFIG.PSU_MIO_68_DIRECTION {out}    CONFIG.PSU_MIO_68_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_68_POLARITY {Default}    CONFIG.PSU_MIO_69_DIRECTION {out}    CONFIG.PSU_MIO_69_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_69_POLARITY {Default}    CONFIG.PSU_MIO_6_DIRECTION {out}    CONFIG.PSU_MIO_6_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_6_POLARITY {Default}    CONFIG.PSU_MIO_70_DIRECTION {in}    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_70_POLARITY {Default}    CONFIG.PSU_MIO_70_SLEW {fast}    CONFIG.PSU_MIO_71_DIRECTION {in}    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_71_POLARITY {Default}    CONFIG.PSU_MIO_71_SLEW {fast}    CONFIG.PSU_MIO_72_DIRECTION {in}    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_72_POLARITY {Default}    CONFIG.PSU_MIO_72_SLEW {fast}    CONFIG.PSU_MIO_73_DIRECTION {in}    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_73_POLARITY {Default}    CONFIG.PSU_MIO_73_SLEW {fast}    CONFIG.PSU_MIO_74_DIRECTION {in}    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_74_POLARITY {Default}    CONFIG.PSU_MIO_74_SLEW {fast}    CONFIG.PSU_MIO_75_DIRECTION {in}    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_75_POLARITY {Default}    CONFIG.PSU_MIO_75_SLEW {fast}    CONFIG.PSU_MIO_76_DIRECTION {out}    CONFIG.PSU_MIO_76_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_76_POLARITY {Default}    CONFIG.PSU_MIO_77_DIRECTION {inout}    CONFIG.PSU_MIO_77_POLARITY {Default}    CONFIG.PSU_MIO_7_DIRECTION {out}    CONFIG.PSU_MIO_7_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_7_POLARITY {Default}    CONFIG.PSU_MIO_8_DIRECTION {inout}    CONFIG.PSU_MIO_8_POLARITY {Default}    CONFIG.PSU_MIO_9_DIRECTION {inout}    CONFIG.PSU_MIO_9_POLARITY {Default}    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3}    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpio1[32]#gpio1[33]#gpio1[34]#gpio1[35]#gpio1[36]#gpio1[37]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out}    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8}    CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1}    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006}    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0}    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0}    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037}    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1}    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200}    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL}    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1}    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72}    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5}    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003}    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067}    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL}    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64}    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL}    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL}    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL}    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500}    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL}    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90}    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500}    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30}    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985}    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123}    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8}    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200}    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {124.998749}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {125}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4}    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4}    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4}    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45}    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7}    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7}    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7}    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__USB3__ENABLE {1}    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1}    CONFIG.PSU__DDRC__ADDR_MIRROR {0}    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2}    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1}    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL}    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit}    CONFIG.PSU__DDRC__CL {15}    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0}    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10}    CONFIG.PSU__DDRC__COMPONENTS {UDIMM}    CONFIG.PSU__DDRC__CWL {14}    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0}    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0}    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0}    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0}    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)}    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0}    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits}    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0}    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI}    CONFIG.PSU__DDRC__DQMAP_0_3 {0}    CONFIG.PSU__DDRC__DQMAP_12_15 {0}    CONFIG.PSU__DDRC__DQMAP_16_19 {0}    CONFIG.PSU__DDRC__DQMAP_20_23 {0}    CONFIG.PSU__DDRC__DQMAP_24_27 {0}    CONFIG.PSU__DDRC__DQMAP_28_31 {0}    CONFIG.PSU__DDRC__DQMAP_32_35 {0}    CONFIG.PSU__DDRC__DQMAP_36_39 {0}    CONFIG.PSU__DDRC__DQMAP_40_43 {0}    CONFIG.PSU__DDRC__DQMAP_44_47 {0}    CONFIG.PSU__DDRC__DQMAP_48_51 {0}    CONFIG.PSU__DDRC__DQMAP_4_7 {0}    CONFIG.PSU__DDRC__DQMAP_52_55 {0}    CONFIG.PSU__DDRC__DQMAP_56_59 {0}    CONFIG.PSU__DDRC__DQMAP_60_63 {0}    CONFIG.PSU__DDRC__DQMAP_64_67 {0}    CONFIG.PSU__DDRC__DQMAP_68_71 {0}    CONFIG.PSU__DDRC__DQMAP_8_11 {0}    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits}    CONFIG.PSU__DDRC__ECC {Disabled}    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0}    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0}    CONFIG.PSU__DDRC__FGRM {1X}    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__LP_ASR {manual normal}    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4}    CONFIG.PSU__DDRC__PARITY_ENABLE {0}    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0}    CONFIG.PSU__DDRC__PHY_DBI_MODE {0}    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0}    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16}    CONFIG.PSU__DDRC__SB_TARGET {15-15-15}    CONFIG.PSU__DDRC__SELF_REF_ABORT {0}    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P}    CONFIG.PSU__DDRC__STATIC_RD_MODE {0}    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1}    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1}    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1}    CONFIG.PSU__DDRC__T_FAW {30.0}    CONFIG.PSU__DDRC__T_RAS_MIN {33}    CONFIG.PSU__DDRC__T_RC {47.06}    CONFIG.PSU__DDRC__T_RCD {15}    CONFIG.PSU__DDRC__T_RP {15}    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS}    CONFIG.PSU__DDRC__VREF {1}    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1}    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500}    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1}    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1}    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1}    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0}    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1}    CONFIG.PSU__DLL__ISUSED {1}    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1}    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30}    CONFIG.PSU__DP__LANE_SEL {Dual Lower}    CONFIG.PSU__DP__REF_CLK_FREQ {27}    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1}    CONFIG.PSU__ENET3__FIFO__ENABLE {0}    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1}    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77}    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1}    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75}    CONFIG.PSU__ENET3__PTP__ENABLE {0}    CONFIG.PSU__ENET3__TSU__ENABLE {0}    CONFIG.PSU__FPDMASTERS_COHERENCY {0}    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001}    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001}    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB}    CONFIG.PSU__FPGA_PL0_ENABLE {1}    CONFIG.PSU__GEM3_COHERENCY {0}    CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0}    CONFIG.PSU__GEM__TSU__ENABLE {0}    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25}    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1}    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51}    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1}    CONFIG.PSU__GT__LINK_SPEED {HBR}    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0}    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0}    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1}    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15}    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB}    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001}    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001}    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB}    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000}    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000}    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128}    CONFIG.PSU__MAXIGP1__DATA_WIDTH {128}    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32}    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0}    CONFIG.PSU__PL_CLK0_BUF {TRUE}    CONFIG.PSU__PMU_COHERENCY {0}    CONFIG.PSU__PMU__AIBACK__ENABLE {0}    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0}    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0}    CONFIG.PSU__PMU__GPI0__ENABLE {0}    CONFIG.PSU__PMU__GPI1__ENABLE {0}    CONFIG.PSU__PMU__GPI2__ENABLE {0}    CONFIG.PSU__PMU__GPI3__ENABLE {0}    CONFIG.PSU__PMU__GPI4__ENABLE {0}    CONFIG.PSU__PMU__GPI5__ENABLE {0}    CONFIG.PSU__PMU__GPO0__ENABLE {0}    CONFIG.PSU__PMU__GPO1__ENABLE {0}    CONFIG.PSU__PMU__GPO2__ENABLE {0}    CONFIG.PSU__PMU__GPO3__ENABLE {0}    CONFIG.PSU__PMU__GPO4__ENABLE {0}    CONFIG.PSU__PMU__GPO5__ENABLE {0}    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1}    CONFIG.PSU__PMU__PLERROR__ENABLE {0}    CONFIG.PSU__PRESET_APPLIED {1}    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1}    CONFIG.PSU__PROTECTION__SLAVES {      LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1    }    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333}    CONFIG.PSU__QSPI_COHERENCY {0}    CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0}    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1}    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6}    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4}    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1}    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12}    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel}    CONFIG.PSU__SATA__LANE0__ENABLE {0}    CONFIG.PSU__SATA__LANE1__ENABLE {1}    CONFIG.PSU__SATA__LANE1__IO {GT Lane3}    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SATA__REF_CLK_FREQ {125}    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3}    CONFIG.PSU__SD1_COHERENCY {0}    CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0}    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit}    CONFIG.PSU__SD1__GRP_CD__ENABLE {1}    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45}    CONFIG.PSU__SD1__GRP_POW__ENABLE {0}    CONFIG.PSU__SD1__GRP_WP__ENABLE {0}    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51}    CONFIG.PSU__SD1__RESET__ENABLE {0}    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0}    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0}    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SWDT0__RESET__ENABLE {0}    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0}    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SWDT1__RESET__ENABLE {0}    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0}    CONFIG.PSU__TTC0__CLOCK__ENABLE {0}    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0}    CONFIG.PSU__TTC1__CLOCK__ENABLE {0}    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0}    CONFIG.PSU__TTC2__CLOCK__ENABLE {0}    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0}    CONFIG.PSU__TTC3__CLOCK__ENABLE {0}    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0}    CONFIG.PSU__UART0__BAUD_RATE {115200}    CONFIG.PSU__UART0__MODEM__ENABLE {0}    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19}    CONFIG.PSU__UART1__BAUD_RATE {<Select>}    CONFIG.PSU__UART1__MODEM__ENABLE {0}    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0}    CONFIG.PSU__UART1__PERIPHERAL__IO {<Select>}    CONFIG.PSU__USB0_COHERENCY {0}    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63}    CONFIG.PSU__USB0__REF_CLK_FREQ {26}    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2}    CONFIG.PSU__USB0__RESET__ENABLE {0}    CONFIG.PSU__USB1__RESET__ENABLE {0}    CONFIG.PSU__USB2_0__EMIO__ENABLE {0}    CONFIG.PSU__USB3_0__EMIO__ENABLE {0}    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2}    CONFIG.PSU__USB__RESET__MODE {Boot Pin}    CONFIG.PSU__USB__RESET__POLARITY {Active Low}    CONFIG.PSU__USE__IRQ0 {0}    CONFIG.PSU__USE__M_AXI_GP0 {1}    CONFIG.PSU__USE__M_AXI_GP1 {0}    CONFIG.PSU__USE__M_AXI_GP2 {0}    CONFIG.SUBPRESET1 {Custom}  ] $zynq_ultra_ps_e_0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
# connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins usp_rf_data_converter_0/s_axi]
# connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins TimeController_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
# connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
# connect_bd_intf_net -intf_net DAC_Controller_0_m00_axis [get_bd_intf_pins DAC_Controller_0/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s00_axis]
# connect_bd_intf_net -intf_net DAC_Controller_1_m00_axis [get_bd_intf_pins DAC_Controller_1/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s01_axis]
# connect_bd_intf_net -intf_net DAC_Controller_2_m00_axis [get_bd_intf_pins DAC_Controller_2/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s02_axis]
# connect_bd_intf_net -intf_net DAC_Controller_3_m00_axis [get_bd_intf_pins DAC_Controller_3/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s03_axis]
# connect_bd_intf_net -intf_net DAC_Controller_4_m00_axis [get_bd_intf_pins DAC_Controller_4/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s10_axis]
# connect_bd_intf_net -intf_net DAC_Controller_5_m00_axis [get_bd_intf_pins DAC_Controller_5/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s11_axis]
# connect_bd_intf_net -intf_net DAC_Controller_6_m00_axis [get_bd_intf_pins DAC_Controller_6/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s12_axis]
# connect_bd_intf_net -intf_net DAC_Controller_7_m00_axis [get_bd_intf_pins DAC_Controller_7/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s13_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins DAC_Controller_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M02_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins DAC_Controller_1/s_axi] [get_bd_intf_pins axi_interconnect_0/M03_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M04_AXI [get_bd_intf_pins DAC_Controller_2/s_axi] [get_bd_intf_pins axi_interconnect_0/M04_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M05_AXI [get_bd_intf_pins DAC_Controller_3/s_axi] [get_bd_intf_pins axi_interconnect_0/M05_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M06_AXI [get_bd_intf_pins DAC_Controller_4/s_axi] [get_bd_intf_pins axi_interconnect_0/M06_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M07_AXI [get_bd_intf_pins DAC_Controller_5/s_axi] [get_bd_intf_pins axi_interconnect_0/M07_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M08_AXI [get_bd_intf_pins DAC_Controller_6/s_axi] [get_bd_intf_pins axi_interconnect_0/M08_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M09_AXI [get_bd_intf_pins DAC_Controller_7/s_axi] [get_bd_intf_pins axi_interconnect_0/M09_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M10_AXI [get_bd_intf_pins TTLx8_out_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M10_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M11_AXI [get_bd_intf_pins TTLx8_out_1/s_axi] [get_bd_intf_pins axi_interconnect_0/M11_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M12_AXI [get_bd_intf_pins TTLx8_out_2/s_axi] [get_bd_intf_pins axi_interconnect_0/M12_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M13_AXI [get_bd_intf_pins TTLx8_out_3/s_axi] [get_bd_intf_pins axi_interconnect_0/M13_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M14_AXI [get_bd_intf_pins TTLx8_out_4/s_axi] [get_bd_intf_pins axi_interconnect_0/M14_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M15_AXI [get_bd_intf_pins TTL_out_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M15_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M16_AXI [get_bd_intf_pins TTL_out_1/s_axi] [get_bd_intf_pins axi_interconnect_0/M16_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M17_AXI [get_bd_intf_pins TTL_out_2/s_axi] [get_bd_intf_pins axi_interconnect_0/M17_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M18_AXI [get_bd_intf_pins TTL_out_3/s_axi] [get_bd_intf_pins axi_interconnect_0/M18_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M19_AXI [get_bd_intf_pins TTL_out_4/s_axi] [get_bd_intf_pins axi_interconnect_0/M19_AXI]
# connect_bd_net -net RF3_CLKO_A_C_N_1 [get_bd_ports RF3_CLKO_A_C_N_228] [get_bd_pins usp_rf_data_converter_0/dac0_clk_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac0_clk_n> is being overridden by the user with net <RF3_CLKO_A_C_N_1>. This pin will not be connected as a part of interface connection <dac0_clk>.
# connect_bd_net -net RF3_CLKO_A_C_N_2 [get_bd_ports RF3_CLKO_A_C_N_229] [get_bd_pins usp_rf_data_converter_0/dac1_clk_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac1_clk_n> is being overridden by the user with net <RF3_CLKO_A_C_N_2>. This pin will not be connected as a part of interface connection <dac1_clk>.
# connect_bd_net -net RF3_CLKO_A_C_P_1 [get_bd_ports RF3_CLKO_A_C_P_228] [get_bd_pins usp_rf_data_converter_0/dac0_clk_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac0_clk_p> is being overridden by the user with net <RF3_CLKO_A_C_P_1>. This pin will not be connected as a part of interface connection <dac0_clk>.
# connect_bd_net -net RF3_CLKO_A_C_P_2 [get_bd_ports RF3_CLKO_A_C_P_229] [get_bd_pins usp_rf_data_converter_0/dac1_clk_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac1_clk_p> is being overridden by the user with net <RF3_CLKO_A_C_P_2>. This pin will not be connected as a part of interface connection <dac1_clk>.
# connect_bd_net -net TimeController_0_auto_start [get_bd_pins DAC_Controller_0/auto_start] [get_bd_pins DAC_Controller_1/auto_start] [get_bd_pins DAC_Controller_2/auto_start] [get_bd_pins DAC_Controller_3/auto_start] [get_bd_pins DAC_Controller_4/auto_start] [get_bd_pins DAC_Controller_5/auto_start] [get_bd_pins DAC_Controller_6/auto_start] [get_bd_pins DAC_Controller_7/auto_start] [get_bd_pins TTLx8_out_0/auto_start] [get_bd_pins TTLx8_out_1/auto_start] [get_bd_pins TTLx8_out_2/auto_start] [get_bd_pins TTLx8_out_3/auto_start] [get_bd_pins TTLx8_out_4/auto_start] [get_bd_pins TTL_out_0/auto_start] [get_bd_pins TTL_out_1/auto_start] [get_bd_pins TTL_out_2/auto_start] [get_bd_pins TTL_out_3/auto_start] [get_bd_pins TTL_out_4/auto_start] [get_bd_pins TimeController_0/auto_start]
# connect_bd_net -net TimeController_0_counter [get_bd_pins DAC_Controller_0/counter] [get_bd_pins DAC_Controller_1/counter] [get_bd_pins DAC_Controller_2/counter] [get_bd_pins DAC_Controller_3/counter] [get_bd_pins DAC_Controller_4/counter] [get_bd_pins DAC_Controller_5/counter] [get_bd_pins DAC_Controller_6/counter] [get_bd_pins DAC_Controller_7/counter] [get_bd_pins TTLx8_out_0/counter] [get_bd_pins TTLx8_out_1/counter] [get_bd_pins TTLx8_out_2/counter] [get_bd_pins TTLx8_out_3/counter] [get_bd_pins TTLx8_out_4/counter] [get_bd_pins TTL_out_0/counter] [get_bd_pins TTL_out_1/counter] [get_bd_pins TTL_out_2/counter] [get_bd_pins TTL_out_3/counter] [get_bd_pins TTL_out_4/counter] [get_bd_pins TimeController_0/counter]
# connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins DAC_Controller_0/s_axi_aresetn] [get_bd_pins DAC_Controller_1/s_axi_aresetn] [get_bd_pins DAC_Controller_2/s_axi_aresetn] [get_bd_pins DAC_Controller_3/s_axi_aresetn] [get_bd_pins DAC_Controller_4/s_axi_aresetn] [get_bd_pins DAC_Controller_5/s_axi_aresetn] [get_bd_pins DAC_Controller_6/s_axi_aresetn] [get_bd_pins DAC_Controller_7/s_axi_aresetn] [get_bd_pins TTLx8_out_0/s_axi_aresetn] [get_bd_pins TTLx8_out_1/s_axi_aresetn] [get_bd_pins TTLx8_out_2/s_axi_aresetn] [get_bd_pins TTLx8_out_3/s_axi_aresetn] [get_bd_pins TTLx8_out_4/s_axi_aresetn] [get_bd_pins TTL_out_0/s_axi_aresetn] [get_bd_pins TTL_out_1/s_axi_aresetn] [get_bd_pins TTL_out_2/s_axi_aresetn] [get_bd_pins TTL_out_3/s_axi_aresetn] [get_bd_pins TTL_out_4/s_axi_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins axi_interconnect_0/M04_ARESETN] [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins axi_interconnect_0/M06_ARESETN] [get_bd_pins axi_interconnect_0/M07_ARESETN] [get_bd_pins axi_interconnect_0/M08_ARESETN] [get_bd_pins axi_interconnect_0/M09_ARESETN] [get_bd_pins axi_interconnect_0/M10_ARESETN] [get_bd_pins axi_interconnect_0/M11_ARESETN] [get_bd_pins axi_interconnect_0/M12_ARESETN] [get_bd_pins axi_interconnect_0/M13_ARESETN] [get_bd_pins axi_interconnect_0/M14_ARESETN] [get_bd_pins axi_interconnect_0/M15_ARESETN] [get_bd_pins axi_interconnect_0/M16_ARESETN] [get_bd_pins axi_interconnect_0/M17_ARESETN] [get_bd_pins axi_interconnect_0/M18_ARESETN] [get_bd_pins axi_interconnect_0/M19_ARESETN] [get_bd_pins TimeController_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn] [get_bd_pins usp_rf_data_converter_0/s1_axis_aresetn] [get_bd_pins usp_rf_data_converter_0/s_axi_aresetn] [get_bd_pins clk_wiz_0/resetn]
# connect_bd_net -net usp_rf_data_converter_0_vout00_n [get_bd_ports RFMC_DAC_00_N] [get_bd_pins usp_rf_data_converter_0/vout00_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout00_n> is being overridden by the user with net <usp_rf_data_converter_0_vout00_n>. This pin will not be connected as a part of interface connection <vout00>.
# connect_bd_net -net usp_rf_data_converter_0_vout00_p [get_bd_ports RFMC_DAC_00_P] [get_bd_pins usp_rf_data_converter_0/vout00_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout00_p> is being overridden by the user with net <usp_rf_data_converter_0_vout00_p>. This pin will not be connected as a part of interface connection <vout00>.
# connect_bd_net -net usp_rf_data_converter_0_vout01_n [get_bd_ports RFMC_DAC_01_N] [get_bd_pins usp_rf_data_converter_0/vout01_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout01_n> is being overridden by the user with net <usp_rf_data_converter_0_vout01_n>. This pin will not be connected as a part of interface connection <vout01>.
# connect_bd_net -net usp_rf_data_converter_0_vout01_p [get_bd_ports RFMC_DAC_01_P] [get_bd_pins usp_rf_data_converter_0/vout01_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout01_p> is being overridden by the user with net <usp_rf_data_converter_0_vout01_p>. This pin will not be connected as a part of interface connection <vout01>.
# connect_bd_net -net usp_rf_data_converter_0_vout02_n [get_bd_ports RFMC_DAC_02_N] [get_bd_pins usp_rf_data_converter_0/vout02_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout02_n> is being overridden by the user with net <usp_rf_data_converter_0_vout02_n>. This pin will not be connected as a part of interface connection <vout02>.
# connect_bd_net -net usp_rf_data_converter_0_vout02_p [get_bd_ports RFMC_DAC_02_P] [get_bd_pins usp_rf_data_converter_0/vout02_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout02_p> is being overridden by the user with net <usp_rf_data_converter_0_vout02_p>. This pin will not be connected as a part of interface connection <vout02>.
# connect_bd_net -net usp_rf_data_converter_0_vout03_n [get_bd_ports RFMC_DAC_03_N] [get_bd_pins usp_rf_data_converter_0/vout03_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout03_n> is being overridden by the user with net <usp_rf_data_converter_0_vout03_n>. This pin will not be connected as a part of interface connection <vout03>.
# connect_bd_net -net usp_rf_data_converter_0_vout03_p [get_bd_ports RFMC_DAC_03_P] [get_bd_pins usp_rf_data_converter_0/vout03_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout03_p> is being overridden by the user with net <usp_rf_data_converter_0_vout03_p>. This pin will not be connected as a part of interface connection <vout03>.
# connect_bd_net -net usp_rf_data_converter_0_vout10_n [get_bd_ports RFMC_DAC_04_N] [get_bd_pins usp_rf_data_converter_0/vout10_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout10_n> is being overridden by the user with net <usp_rf_data_converter_0_vout10_n>. This pin will not be connected as a part of interface connection <vout10>.
# connect_bd_net -net usp_rf_data_converter_0_vout10_p [get_bd_ports RFMC_DAC_04_P] [get_bd_pins usp_rf_data_converter_0/vout10_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout10_p> is being overridden by the user with net <usp_rf_data_converter_0_vout10_p>. This pin will not be connected as a part of interface connection <vout10>.
# connect_bd_net -net usp_rf_data_converter_0_vout11_n [get_bd_ports RFMC_DAC_05_N] [get_bd_pins usp_rf_data_converter_0/vout11_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout11_n> is being overridden by the user with net <usp_rf_data_converter_0_vout11_n>. This pin will not be connected as a part of interface connection <vout11>.
# connect_bd_net -net usp_rf_data_converter_0_vout11_p [get_bd_ports RFMC_DAC_05_P] [get_bd_pins usp_rf_data_converter_0/vout11_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout11_p> is being overridden by the user with net <usp_rf_data_converter_0_vout11_p>. This pin will not be connected as a part of interface connection <vout11>.
# connect_bd_net -net usp_rf_data_converter_0_vout12_n [get_bd_ports RFMC_DAC_06_N] [get_bd_pins usp_rf_data_converter_0/vout12_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout12_n> is being overridden by the user with net <usp_rf_data_converter_0_vout12_n>. This pin will not be connected as a part of interface connection <vout12>.
# connect_bd_net -net usp_rf_data_converter_0_vout12_p [get_bd_ports RFMC_DAC_06_P] [get_bd_pins usp_rf_data_converter_0/vout12_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout12_p> is being overridden by the user with net <usp_rf_data_converter_0_vout12_p>. This pin will not be connected as a part of interface connection <vout12>.
# connect_bd_net -net usp_rf_data_converter_0_vout13_n [get_bd_ports RFMC_DAC_07_N] [get_bd_pins usp_rf_data_converter_0/vout13_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout13_n> is being overridden by the user with net <usp_rf_data_converter_0_vout13_n>. This pin will not be connected as a part of interface connection <vout13>.
# connect_bd_net -net usp_rf_data_converter_0_vout13_p [get_bd_ports RFMC_DAC_07_P] [get_bd_pins usp_rf_data_converter_0/vout13_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout13_p> is being overridden by the user with net <usp_rf_data_converter_0_vout13_p>. This pin will not be connected as a part of interface connection <vout13>.
# connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0  [get_bd_pins DAC_Controller_0/m00_axis_aclk] [get_bd_pins DAC_Controller_0/s_axi_aclk] [get_bd_pins DAC_Controller_1/m00_axis_aclk] [get_bd_pins DAC_Controller_1/s_axi_aclk] [get_bd_pins DAC_Controller_2/m00_axis_aclk] [get_bd_pins DAC_Controller_2/s_axi_aclk] [get_bd_pins DAC_Controller_3/m00_axis_aclk] [get_bd_pins DAC_Controller_3/s_axi_aclk] [get_bd_pins DAC_Controller_4/m00_axis_aclk] [get_bd_pins DAC_Controller_4/s_axi_aclk] [get_bd_pins DAC_Controller_5/m00_axis_aclk] [get_bd_pins DAC_Controller_5/s_axi_aclk] [get_bd_pins DAC_Controller_6/m00_axis_aclk] [get_bd_pins DAC_Controller_6/s_axi_aclk] [get_bd_pins DAC_Controller_7/m00_axis_aclk] [get_bd_pins DAC_Controller_7/s_axi_aclk] [get_bd_pins TTLx8_out_0/s_axi_aclk] [get_bd_pins TTLx8_out_1/s_axi_aclk] [get_bd_pins TTLx8_out_2/s_axi_aclk] [get_bd_pins TTLx8_out_3/s_axi_aclk] [get_bd_pins TTLx8_out_4/s_axi_aclk] [get_bd_pins TTL_out_0/s_axi_aclk] [get_bd_pins TTL_out_1/s_axi_aclk] [get_bd_pins TTL_out_2/s_axi_aclk] [get_bd_pins TTL_out_3/s_axi_aclk] [get_bd_pins TTL_out_4/s_axi_aclk] [get_bd_pins axi_interconnect_0/M00_ACLK]  [get_bd_pins axi_interconnect_0/M01_ACLK]  [get_bd_pins axi_interconnect_0/M02_ACLK]  [get_bd_pins axi_interconnect_0/M03_ACLK]  [get_bd_pins axi_interconnect_0/M04_ACLK]  [get_bd_pins axi_interconnect_0/M05_ACLK]  [get_bd_pins axi_interconnect_0/M06_ACLK]  [get_bd_pins axi_interconnect_0/M07_ACLK]  [get_bd_pins axi_interconnect_0/M08_ACLK]  [get_bd_pins axi_interconnect_0/M09_ACLK]  [get_bd_pins axi_interconnect_0/M10_ACLK]  [get_bd_pins axi_interconnect_0/M11_ACLK]  [get_bd_pins axi_interconnect_0/M12_ACLK]  [get_bd_pins axi_interconnect_0/M13_ACLK]  [get_bd_pins axi_interconnect_0/M14_ACLK]  [get_bd_pins axi_interconnect_0/M15_ACLK]  [get_bd_pins axi_interconnect_0/M16_ACLK]  [get_bd_pins axi_interconnect_0/M17_ACLK]  [get_bd_pins axi_interconnect_0/M18_ACLK]  [get_bd_pins axi_interconnect_0/M19_ACLK]  [get_bd_pins TimeController_0/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk] [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk] [get_bd_pins usp_rf_data_converter_0/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
# connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
# connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins TTLx8_out_0/clk_x4]  [get_bd_pins TTLx8_out_1/clk_x4]  [get_bd_pins TTLx8_out_2/clk_x4]  [get_bd_pins TTLx8_out_3/clk_x4]  [get_bd_pins TTLx8_out_4/clk_x4] 
# assign_bd_address -offset 0xA0000000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_0/s_axi/reg0] -force
Slave segment '/DAC_Controller_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 4K ]>.
# assign_bd_address -offset 0xA0001000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
Slave segment '/DAC_Controller_1/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_1000 [ 4K ]>.
# assign_bd_address -offset 0xA0002000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_2/s_axi/reg0] -force
Slave segment '/DAC_Controller_2/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_2000 [ 4K ]>.
# assign_bd_address -offset 0xA0003000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_3/s_axi/reg0] -force
Slave segment '/DAC_Controller_3/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_3000 [ 4K ]>.
# assign_bd_address -offset 0xA0004000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_4/s_axi/reg0] -force
Slave segment '/DAC_Controller_4/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_4000 [ 4K ]>.
# assign_bd_address -offset 0xA0005000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_5/s_axi/reg0] -force
Slave segment '/DAC_Controller_5/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_5000 [ 4K ]>.
# assign_bd_address -offset 0xA0006000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_6/s_axi/reg0] -force
Slave segment '/DAC_Controller_6/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_6000 [ 4K ]>.
# assign_bd_address -offset 0xA0007000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_7/s_axi/reg0] -force
Slave segment '/DAC_Controller_7/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_7000 [ 4K ]>.
# assign_bd_address -offset 0XA0010000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTLx8_out_0/s_axi/reg0] -force
Slave segment '/TTLx8_out_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_0000 [ 4K ]>.
# assign_bd_address -offset 0XA0011000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTLx8_out_1/s_axi/reg0] -force
Slave segment '/TTLx8_out_1/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_1000 [ 4K ]>.
# assign_bd_address -offset 0XA0012000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTLx8_out_2/s_axi/reg0] -force
Slave segment '/TTLx8_out_2/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_2000 [ 4K ]>.
# assign_bd_address -offset 0XA0013000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTLx8_out_3/s_axi/reg0] -force
Slave segment '/TTLx8_out_3/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_3000 [ 4K ]>.
# assign_bd_address -offset 0XA0014000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTLx8_out_4/s_axi/reg0] -force
Slave segment '/TTLx8_out_4/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_4000 [ 4K ]>.
# assign_bd_address -offset 0XA0015000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTL_out_0/s_axi/reg0] -force
Slave segment '/TTL_out_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_5000 [ 4K ]>.
# assign_bd_address -offset 0XA0016000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTL_out_1/s_axi/reg0] -force
Slave segment '/TTL_out_1/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_6000 [ 4K ]>.
# assign_bd_address -offset 0XA0017000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTL_out_2/s_axi/reg0] -force
Slave segment '/TTL_out_2/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_7000 [ 4K ]>.
# assign_bd_address -offset 0XA0018000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTL_out_3/s_axi/reg0] -force
Slave segment '/TTL_out_3/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_8000 [ 4K ]>.
# assign_bd_address -offset 0XA0019000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTL_out_4/s_axi/reg0] -force
Slave segment '/TTL_out_4/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_9000 [ 4K ]>.
# assign_bd_address -offset 0xA0008000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TimeController_0/s_axi/reg0] -force
Slave segment '/TimeController_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_8000 [ 4K ]>.
# assign_bd_address -offset 0xA00C0000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs usp_rf_data_converter_0/s_axi/Reg] -force
Slave segment '/usp_rf_data_converter_0/s_axi/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA00C_0000 [ 256K ]>.
# set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
# start_gui
update_compile_order -fileset sources_1
open_bd_design {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
delete_bd_objs [get_bd_nets RF3_CLKO_A_C_N_2] [get_bd_nets usp_rf_data_converter_0_vout00_p] [get_bd_nets usp_rf_data_converter_0_vout00_n] [get_bd_nets usp_rf_data_converter_0_vout03_n] [get_bd_nets usp_rf_data_converter_0_vout10_n] [get_bd_nets usp_rf_data_converter_0_vout13_n] [get_bd_intf_nets DAC_Controller_0_m00_axis] [get_bd_intf_nets DAC_Controller_3_m00_axis] [get_bd_intf_nets DAC_Controller_4_m00_axis] [get_bd_intf_nets DAC_Controller_5_m00_axis] [get_bd_intf_nets DAC_Controller_7_m00_axis] [get_bd_nets usp_rf_data_converter_0_vout01_p] [get_bd_nets usp_rf_data_converter_0_vout02_p] [get_bd_nets usp_rf_data_converter_0_vout12_p] [get_bd_nets usp_rf_data_converter_0_vout13_p] [get_bd_nets RF3_CLKO_A_C_N_1] [get_bd_nets usp_rf_data_converter_0_vout01_n] [get_bd_nets usp_rf_data_converter_0_vout02_n] [get_bd_nets usp_rf_data_converter_0_vout10_p] [get_bd_nets usp_rf_data_converter_0_vout11_p] [get_bd_nets usp_rf_data_converter_0_vout11_n] [get_bd_nets usp_rf_data_converter_0_vout12_n] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets DAC_Controller_1_m00_axis] [get_bd_intf_nets DAC_Controller_2_m00_axis] [get_bd_intf_nets DAC_Controller_6_m00_axis] [get_bd_nets RF3_CLKO_A_C_P_1] [get_bd_nets RF3_CLKO_A_C_P_2] [get_bd_nets usp_rf_data_converter_0_vout03_p] [get_bd_cells usp_rf_data_converter_0]
delete_bd_objs [get_bd_nets TTLx8_out_4_output_pulse_0_p] [get_bd_nets TTLx8_out_4_output_pulse_0_n] [get_bd_intf_nets axi_interconnect_0_M14_AXI] [get_bd_cells TTLx8_out_4]
delete_bd_objs [get_bd_nets TTLx8_out_3_output_pulse_5_p] [get_bd_nets TTLx8_out_3_output_pulse_7_n] [get_bd_nets TTLx8_out_3_output_pulse_2_n] [get_bd_nets TTLx8_out_3_output_pulse_4_n] [get_bd_nets TTLx8_out_3_output_pulse_0_p] [get_bd_nets TTLx8_out_3_output_pulse_0_n] [get_bd_nets TTLx8_out_3_output_pulse_2_p] [get_bd_nets TTLx8_out_3_output_pulse_3_p] [get_bd_nets TTLx8_out_3_output_pulse_4_p] [get_bd_nets TTLx8_out_3_output_pulse_5_n] [get_bd_nets TTLx8_out_3_output_pulse_6_p] [get_bd_nets TTLx8_out_3_output_pulse_7_p] [get_bd_intf_nets axi_interconnect_0_M13_AXI] [get_bd_nets TTLx8_out_3_output_pulse_1_p] [get_bd_nets TTLx8_out_3_output_pulse_1_n] [get_bd_nets TTLx8_out_3_output_pulse_3_n] [get_bd_nets TTLx8_out_3_output_pulse_6_n] [get_bd_cells TTLx8_out_3]
delete_bd_objs [get_bd_nets TTLx8_out_2_output_pulse_1_n] [get_bd_nets TTLx8_out_2_output_pulse_3_n] [get_bd_nets TTLx8_out_2_output_pulse_4_n] [get_bd_nets TTLx8_out_2_output_pulse_6_n] [get_bd_nets TTLx8_out_2_output_pulse_6_p] [get_bd_nets TTLx8_out_2_output_pulse_7_p] [get_bd_nets TTLx8_out_2_output_pulse_2_p] [get_bd_nets TTLx8_out_2_output_pulse_2_n] [get_bd_nets TTLx8_out_2_output_pulse_3_p] [get_bd_nets TTLx8_out_2_output_pulse_4_p] [get_bd_nets TTLx8_out_2_output_pulse_5_p] [get_bd_nets TTLx8_out_2_output_pulse_5_n] [get_bd_nets TTLx8_out_2_output_pulse_0_p] [get_bd_nets TTLx8_out_2_output_pulse_0_n] [get_bd_nets TTLx8_out_2_output_pulse_1_p] [get_bd_nets TTLx8_out_2_output_pulse_7_n] [get_bd_intf_nets axi_interconnect_0_M12_AXI] [get_bd_cells TTLx8_out_2]
delete_bd_objs [get_bd_nets TTLx8_out_1_output_pulse_1_p] [get_bd_nets TTLx8_out_1_output_pulse_2_n] [get_bd_nets TTLx8_out_1_output_pulse_3_p] [get_bd_nets TTLx8_out_1_output_pulse_3_n] [get_bd_nets TTLx8_out_1_output_pulse_5_n] [get_bd_nets TTLx8_out_1_output_pulse_6_p] [get_bd_nets TTLx8_out_1_output_pulse_7_p] [get_bd_nets TTLx8_out_1_output_pulse_7_n] [get_bd_nets TTLx8_out_1_output_pulse_0_p] [get_bd_nets TTLx8_out_1_output_pulse_0_n] [get_bd_intf_nets axi_interconnect_0_M11_AXI] [get_bd_nets TTLx8_out_1_output_pulse_1_n] [get_bd_nets TTLx8_out_1_output_pulse_2_p] [get_bd_nets TTLx8_out_1_output_pulse_4_p] [get_bd_nets TTLx8_out_1_output_pulse_4_n] [get_bd_nets TTLx8_out_1_output_pulse_5_p] [get_bd_nets TTLx8_out_1_output_pulse_6_n] [get_bd_cells TTLx8_out_1]
delete_bd_objs [get_bd_nets TTL_out_2_output_pulse_7] [get_bd_nets TTL_out_2_output_pulse_6] [get_bd_nets TTL_out_2_output_pulse_5] [get_bd_nets TTL_out_2_output_pulse_4] [get_bd_nets TTL_out_2_output_pulse_3] [get_bd_nets TTL_out_2_output_pulse_2] [get_bd_nets TTL_out_2_output_pulse_1] [get_bd_nets TTL_out_2_output_pulse_0] [get_bd_intf_nets axi_interconnect_0_M17_AXI] [get_bd_cells TTL_out_2]
delete_bd_objs [get_bd_nets TTL_out_1_output_pulse_7] [get_bd_nets TTL_out_1_output_pulse_3] [get_bd_nets TTL_out_1_output_pulse_1] [get_bd_nets TTL_out_1_output_pulse_0] [get_bd_nets TTL_out_1_output_pulse_6] [get_bd_nets TTL_out_1_output_pulse_5] [get_bd_nets TTL_out_1_output_pulse_4] [get_bd_nets TTL_out_1_output_pulse_2] [get_bd_intf_nets axi_interconnect_0_M16_AXI] [get_bd_cells TTL_out_1]
delete_bd_objs [get_bd_nets TTL_out_4_output_pulse_5] [get_bd_nets TTL_out_4_output_pulse_4] [get_bd_nets TTL_out_4_output_pulse_3] [get_bd_nets TTL_out_4_output_pulse_2] [get_bd_nets TTL_out_4_output_pulse_7] [get_bd_nets TTL_out_4_output_pulse_1] [get_bd_nets TTL_out_4_output_pulse_6] [get_bd_nets TTL_out_4_output_pulse_0] [get_bd_intf_nets axi_interconnect_0_M19_AXI] [get_bd_cells TTL_out_4]
delete_bd_objs [get_bd_nets TTL_out_3_output_pulse_6] [get_bd_nets TTL_out_3_output_pulse_5] [get_bd_nets TTL_out_3_output_pulse_2] [get_bd_nets TTL_out_3_output_pulse_7] [get_bd_nets TTL_out_3_output_pulse_4] [get_bd_nets TTL_out_3_output_pulse_3] [get_bd_nets TTL_out_3_output_pulse_1] [get_bd_nets TTL_out_3_output_pulse_0] [get_bd_intf_nets axi_interconnect_0_M18_AXI] [get_bd_cells TTL_out_3]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M05_AXI] [get_bd_cells DAC_Controller_3]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M07_AXI] [get_bd_cells DAC_Controller_5]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M03_AXI] [get_bd_cells DAC_Controller_1]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M04_AXI] [get_bd_cells DAC_Controller_2]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M09_AXI] [get_bd_cells DAC_Controller_7]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M08_AXI] [get_bd_cells DAC_Controller_6]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M06_AXI] [get_bd_cells DAC_Controller_4]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_cells DAC_Controller_0]
create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter:1.0 EdgeCounter_0
set_property location {3 1240 2510} [get_bd_cells EdgeCounter_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M19_AXI] [get_bd_intf_pins EdgeCounter_0/s_axi]
connect_bd_net [get_bd_pins EdgeCounter_0/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins EdgeCounter_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins EdgeCounter_0/auto_start] [get_bd_pins TimeController_0/auto_start]
connect_bd_net [get_bd_pins EdgeCounter_0/counter] [get_bd_pins TimeController_0/counter]
startgroup
make_bd_pins_external  [get_bd_pins EdgeCounter_0/input_sig]
endgroup
save_bd_design
Wrote  : <C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
Wrote  : <C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/ui/bd_1203c447.ui> 
make_wrapper -files [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
CRITICAL WARNING: [BD 41-1356] Slave segment </EdgeCounter_0/s_axi/reg0> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1356] Slave segment </EdgeCounter_0/s_axi/reg0> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_0/s_axi_aclk have been updated from connected ip, but BD cell '/TTLx8_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTL_out_0/s_axi_aclk have been updated from connected ip, but BD cell '/TTL_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTL_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TimeController_0/s_axi_aclk have been updated from connected ip, but BD cell '/TimeController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TimeController_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_0/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_0> to completely resolve these warnings.
Wrote  : <C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
VHDL Output written to : C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.v
VHDL Output written to : C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v
VHDL Output written to : C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
make_wrapper: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3251.652 ; gain = 161.660
add_files -norecurse c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 {C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB02.sv C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB01.sv C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB00.sv C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB03.sv C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv}
update_compile_order -fileset sim_1
set_property top RFSoC_Main_TB00 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
generate_target Simulation [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd]
INFO: [BD 41-1662] The design 'RFSoC_Main_blk.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Slave segment </EdgeCounter_0/s_axi/reg0> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
Wrote  : <C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
Wrote  : <C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/ui/bd_1203c447.ui> 
VHDL Output written to : C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.v
VHDL Output written to : C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v
VHDL Output written to : C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTLx8_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TimeController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_mmu .
Exporting to file C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hw_handoff/RFSoC_Main_blk.hwh
Generated Block Design Tcl file C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hw_handoff/RFSoC_Main_blk_bd.tcl
Generated Hardware Definition File C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3327.910 ; gain = 15.066
export_ip_user_files -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -directory C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/sim_scripts -ip_user_files_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files -ipstatic_source_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/modelsim} {questa=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/questa} {riviera=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/riviera} {activehdl=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_clk_wiz_0_0/RFSoC_Main_blk_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_clk_wiz_0_0/RFSoC_Main_blk_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_TTLx8_out_0_0/rtob_fifo_generator_0/sim/rtob_fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtob_fifo_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/AXI2FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/GPO_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/RTOB_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTOB_Core
WARNING: [VRFC 10-3380] identifier 'last_input_timestamp' is used before its declaration [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/RTOB_Core.sv:91]
WARNING: [VRFC 10-3380] identifier 'input_top' is used before its declaration [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/RTOB_Core.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TTLx8_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TTLx8_out
WARNING: [VRFC 10-3248] data object 'counter_matched' is already declared [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:270]
WARNING: [VRFC 10-3703] second declaration of 'counter_matched' ignored [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:270]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/adj_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adj_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_TTLx8_out_0_0/sim/RFSoC_Main_blk_TTLx8_out_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_TTLx8_out_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_TTL_out_0_0/rtob_fifo_generator_1/sim/rtob_fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtob_fifo_generator_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTOB_Core
WARNING: [VRFC 10-3380] identifier 'last_input_timestamp' is used before its declaration [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:91]
WARNING: [VRFC 10-3380] identifier 'input_top' is used before its declaration [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:92]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RTOB_Core' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TTL_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TTL_out
WARNING: [VRFC 10-3248] data object 'counter_matched' is already declared [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:259]
WARNING: [VRFC 10-3703] second declaration of 'counter_matched' ignored [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:259]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_TTL_out_0_0/sim/RFSoC_Main_blk_TTL_out_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_TTL_out_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/AXI2COM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2COM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/Timestamp_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timestamp_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_TimeController_0_0/sim/RFSoC_Main_blk_TimeController_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_TimeController_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_xbar_0/sim/RFSoC_Main_blk_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:166]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:168]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:170]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_EdgeCounter_0_0/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/AXI2FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO
WARNING: [VRFC 10-3248] data object 'axi_arid' is already declared [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/AXI2FIFO.sv:375]
WARNING: [VRFC 10-3703] second declaration of 'axi_arid' ignored [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/AXI2FIFO.sv:375]
WARNING: [VRFC 10-3248] data object 'axi_aruser' is already declared [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/AXI2FIFO.sv:376]
WARNING: [VRFC 10-3703] second declaration of 'axi_aruser' ignored [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/AXI2FIFO.sv:376]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'AXI2FIFO' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/AXI2FIFO.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/EdgeCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EdgeCounter
WARNING: [VRFC 10-3248] data object 'data_num' is already declared [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/EdgeCounter.sv:238]
WARNING: [VRFC 10-3703] second declaration of 'data_num' ignored [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/EdgeCounter.sv:238]
INFO: [VRFC 10-2458] undeclared symbol write, assumed default net type wire [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/EdgeCounter.sv:248]
WARNING: [VRFC 10-2938] 'write' is already implicitly declared on line 248 [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/EdgeCounter.sv:286]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/RTI_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTI_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/RTO_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/counter_v1_00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EdgeCounter_Controller
WARNING: [VRFC 10-3380] identifier 'measured_count' is used before its declaration [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/EdgeCounter/counter_v1_00.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_EdgeCounter_0_0/sim/RFSoC_Main_blk_EdgeCounter_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_EdgeCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_0_0/sim/RFSoC_Main_blk_tier2_xbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_1_0/sim/RFSoC_Main_blk_tier2_xbar_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_2_0/sim/RFSoC_Main_blk_tier2_xbar_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_s00_mmu_0/sim/RFSoC_Main_blk_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module i00_couplers_imp_U9AFS9
INFO: [VRFC 10-311] analyzing module i01_couplers_imp_1TIWLE6
INFO: [VRFC 10-311] analyzing module i02_couplers_imp_1E03HIE
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_JV7A2F
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1J54PSG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_180JIRC
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_8QXNRZ
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_CXP23S
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1CRAEHB
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1WPMUAV
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_WVQLKW
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_15I4NBD
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_5QP7HQ
INFO: [VRFC 10-311] analyzing module m10_couplers_imp_1QQ5XA1
INFO: [VRFC 10-311] analyzing module m11_couplers_imp_RJ1AXQ
INFO: [VRFC 10-311] analyzing module m12_couplers_imp_GEYD9Y
INFO: [VRFC 10-311] analyzing module m13_couplers_imp_1FMEKCX
INFO: [VRFC 10-311] analyzing module m14_couplers_imp_12L8U7A
INFO: [VRFC 10-311] analyzing module m15_couplers_imp_2TTQYP
INFO: [VRFC 10-311] analyzing module m16_couplers_imp_MSWVL5
INFO: [VRFC 10-311] analyzing module m17_couplers_imp_1MK12HA
INFO: [VRFC 10-311] analyzing module m18_couplers_imp_DCOP3B
INFO: [VRFC 10-311] analyzing module m19_couplers_imp_1D69OV4
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11IU3EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_TB00
INFO: [VRFC 10-2458] undeclared symbol input_sig, assumed default net type wire [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:123]
WARNING: [VRFC 10-2938] 'input_sig' is already implicitly declared on line 123 [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:196]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_proc_sys_reset_0_0/sim/RFSoC_Main_blk_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RFSoC_Main_blk_proc_sys_reset_0_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3327.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L axi_mmu_v2_1_20 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L axi_mmu_v2_1_20 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_in' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:126]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_out' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_arid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6969]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_aruser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6977]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6990]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7051]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7054]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7055]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7056]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7058]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7064]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7067]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7068]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7069]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7071]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7134]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7137]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7138]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7139]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7141]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7147]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7150]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7151]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7152]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7154]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:94]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1015]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:139]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:150]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v:1155]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI2FIFO(AXI_STROBE_WIDTH=16)
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.RTO_Core
Compiling module xil_defaultlib.RTI_Core
Compiling module xil_defaultlib.GPO_Core
Compiling module xil_defaultlib.EdgeCounter_Controller
Compiling module xil_defaultlib.EdgeCounter(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.RFSoC_Main_blk_EdgeCounter_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.rtob_fifo_generator_1
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module xil_defaultlib.TTL_Controller
Compiling module xil_defaultlib.TTL_out(AXI_STROBE_WIDTH=16,THRE...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTL_out_0_0
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module unisims_ver.OSERDESE3(SIM_DEVICE="ULTRASCALE...
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS")
Compiling module xil_defaultlib.TTLx8_Controller
Compiling module xil_defaultlib.TTLx8_out(AXI_STROBE_WIDTH=16,TH...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTLx8_out_0_0
Compiling module xil_defaultlib.AXI2COM(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.Timestamp_Counter
Compiling module xil_defaultlib.TimeController(AXI_STROBE_WIDTH=...
Compiling module xil_defaultlib.RFSoC_Main_blk_TimeController_0_...
Compiling module xil_defaultlib.i00_couplers_imp_U9AFS9
Compiling module xil_defaultlib.i01_couplers_imp_1TIWLE6
Compiling module xil_defaultlib.i02_couplers_imp_1E03HIE
Compiling module xil_defaultlib.m00_couplers_imp_JV7A2F
Compiling module xil_defaultlib.m01_couplers_imp_1J54PSG
Compiling module xil_defaultlib.m02_couplers_imp_180JIRC
Compiling module xil_defaultlib.m03_couplers_imp_8QXNRZ
Compiling module xil_defaultlib.m04_couplers_imp_CXP23S
Compiling module xil_defaultlib.m05_couplers_imp_1CRAEHB
Compiling module xil_defaultlib.m06_couplers_imp_1WPMUAV
Compiling module xil_defaultlib.m07_couplers_imp_WVQLKW
Compiling module xil_defaultlib.m08_couplers_imp_15I4NBD
Compiling module xil_defaultlib.m09_couplers_imp_5QP7HQ
Compiling module xil_defaultlib.m10_couplers_imp_1QQ5XA1
Compiling module xil_defaultlib.m11_couplers_imp_RJ1AXQ
Compiling module xil_defaultlib.m12_couplers_imp_GEYD9Y
Compiling module xil_defaultlib.m13_couplers_imp_1FMEKCX
Compiling module xil_defaultlib.m14_couplers_imp_12L8U7A
Compiling module xil_defaultlib.m15_couplers_imp_2TTQYP
Compiling module xil_defaultlib.m16_couplers_imp_MSWVL5
Compiling module xil_defaultlib.m17_couplers_imp_1MK12HA
Compiling module xil_defaultlib.m18_couplers_imp_DCOP3B
Compiling module xil_defaultlib.m19_couplers_imp_1D69OV4
Compiling module xil_defaultlib.s00_couplers_imp_11IU3EQ
Compiling module axi_mmu_v2_1_20.axi_mmu_v2_1_20_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_20.axi_mmu_v2_1_20_decerr_slave(C_A...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_mmu_v2_1_20.axi_mmu_v2_1_20_top(C_FAMILY="zy...
Compiling module xil_defaultlib.RFSoC_Main_blk_s00_mmu_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_1_0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_xbar_0
Compiling module xil_defaultlib.RFSoC_Main_blk_axi_interconnect_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_main_blk_proc_sys_reset_0_0_arch of entity xil_defaultlib.RFSoC_Main_blk_proc_sys_reset_0_0 [rfsoc_main_blk_proc_sys_reset_0_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Main_blk_zynq_ultra_ps_e_0...
Compiling module xil_defaultlib.RFSoC_Main_blk
Compiling module xil_defaultlib.RFSoC_Main_blk_wrapper
Compiling module xil_defaultlib.RFSoC_Main_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFSoC_Main_TB00_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim/xsim.dir/RFSoC_Main_TB00_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 21 01:48:30 2024...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:37 . Memory (MB): peak = 3327.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '97' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RFSoC_Main_TB00_behav -key {Behavioral:sim_1:Functional:RFSoC_Main_TB00} -tclbatch {RFSoC_Main_TB00.tcl} -protoinst "protoinst_files/RFSoC_Main_blk.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//EdgeCounter_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTL_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTLx8_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M10_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M15_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M19_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//zynq_ultra_ps_e_0/M_AXI_HPM0_FPD
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
source RFSoC_Main_TB00.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 4 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[4372] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[5372] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[5460] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[6460] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[6540] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[7540] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[7676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[8676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[8820] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[9820] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[9948] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[10948] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[11020] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[12020] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[12132] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[13132] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010010) -> AXI Write -> 16 bytes
  BURST addr a0010010 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000ab new_strb x 
[13332] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010010) with Response 'OKAY'
[14332] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[14476] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[15476] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[15556] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[16556] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[16660] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[17660] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[17732] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[18732] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[18932] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[19932] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[20100] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[21100] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[21172] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[22172] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[22372] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[23372] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000100000000000000001 new_strb x 
[23436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'DECERR'
[24436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000001000000000000000002 new_strb x 
[24556] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'DECERR'
[25556] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000002000000000000000004 new_strb x 
[25620] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'DECERR'
[26620] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000002 new_strb x 
[26820] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[27820] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000009 new_strb x 
[27892] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[37892] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Read -> 16 bytes
[37932] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Read for Starting Address(0xa0020000) with Response 'DECERR'
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3422.246 ; gain = 0.000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3422.246 ; gain = 91.840
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RFSoC_Main_TB00_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:02:06 . Memory (MB): peak = 3422.246 ; gain = 94.336
update_compile_order -fileset sim_1
open_bd_design {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs EdgeCounter_0/s_axi/reg0] -force
Slave segment '/EdgeCounter_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA002_0000 [ 64K ]>.
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
generate_target Simulation [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_0/s_axi_aclk have been updated from connected ip, but BD cell '/TTLx8_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTL_out_0/s_axi_aclk have been updated from connected ip, but BD cell '/TTL_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTL_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TimeController_0/s_axi_aclk have been updated from connected ip, but BD cell '/TimeController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TimeController_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_0/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_0> to completely resolve these warnings.
Wrote  : <C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
VHDL Output written to : C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.v
VHDL Output written to : C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v
VHDL Output written to : C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
Exporting to file C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hw_handoff/RFSoC_Main_blk.hwh
Generated Block Design Tcl file C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hw_handoff/RFSoC_Main_blk_bd.tcl
Generated Hardware Definition File C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3607.035 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -directory C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/sim_scripts -ip_user_files_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files -ipstatic_source_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/modelsim} {questa=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/questa} {riviera=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/riviera} {activehdl=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_xbar_0/sim/RFSoC_Main_blk_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:166]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:168]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:170]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_EdgeCounter_0_0/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module i00_couplers_imp_U9AFS9
INFO: [VRFC 10-311] analyzing module i01_couplers_imp_1TIWLE6
INFO: [VRFC 10-311] analyzing module i02_couplers_imp_1E03HIE
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_JV7A2F
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1J54PSG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_180JIRC
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_8QXNRZ
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_CXP23S
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1CRAEHB
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1WPMUAV
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_WVQLKW
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_15I4NBD
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_5QP7HQ
INFO: [VRFC 10-311] analyzing module m10_couplers_imp_1QQ5XA1
INFO: [VRFC 10-311] analyzing module m11_couplers_imp_RJ1AXQ
INFO: [VRFC 10-311] analyzing module m12_couplers_imp_GEYD9Y
INFO: [VRFC 10-311] analyzing module m13_couplers_imp_1FMEKCX
INFO: [VRFC 10-311] analyzing module m14_couplers_imp_12L8U7A
INFO: [VRFC 10-311] analyzing module m15_couplers_imp_2TTQYP
INFO: [VRFC 10-311] analyzing module m16_couplers_imp_MSWVL5
INFO: [VRFC 10-311] analyzing module m17_couplers_imp_1MK12HA
INFO: [VRFC 10-311] analyzing module m18_couplers_imp_DCOP3B
INFO: [VRFC 10-311] analyzing module m19_couplers_imp_1D69OV4
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11IU3EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_0_0/sim/RFSoC_Main_blk_tier2_xbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_1_0/sim/RFSoC_Main_blk_tier2_xbar_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_2_0/sim/RFSoC_Main_blk_tier2_xbar_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_wrapper
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_in' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:126]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_out' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_arid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6849]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_aruser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6857]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6862]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6870]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6931]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6934]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6935]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6936]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6938]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6944]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6947]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6948]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6949]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6951]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7014]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7017]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7018]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7019]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7021]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7027]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7030]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7031]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7032]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7034]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:94]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1015]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:139]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:150]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI2FIFO(AXI_STROBE_WIDTH=16)
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.RTO_Core
Compiling module xil_defaultlib.RTI_Core
Compiling module xil_defaultlib.GPO_Core
Compiling module xil_defaultlib.EdgeCounter_Controller
Compiling module xil_defaultlib.EdgeCounter(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.RFSoC_Main_blk_EdgeCounter_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.rtob_fifo_generator_1
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module xil_defaultlib.TTL_Controller
Compiling module xil_defaultlib.TTL_out(AXI_STROBE_WIDTH=16,THRE...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTL_out_0_0
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module unisims_ver.OSERDESE3(SIM_DEVICE="ULTRASCALE...
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS")
Compiling module xil_defaultlib.TTLx8_Controller
Compiling module xil_defaultlib.TTLx8_out(AXI_STROBE_WIDTH=16,TH...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTLx8_out_0_0
Compiling module xil_defaultlib.AXI2COM(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.Timestamp_Counter
Compiling module xil_defaultlib.TimeController(AXI_STROBE_WIDTH=...
Compiling module xil_defaultlib.RFSoC_Main_blk_TimeController_0_...
Compiling module xil_defaultlib.i00_couplers_imp_U9AFS9
Compiling module xil_defaultlib.i01_couplers_imp_1TIWLE6
Compiling module xil_defaultlib.i02_couplers_imp_1E03HIE
Compiling module xil_defaultlib.m00_couplers_imp_JV7A2F
Compiling module xil_defaultlib.m01_couplers_imp_1J54PSG
Compiling module xil_defaultlib.m02_couplers_imp_180JIRC
Compiling module xil_defaultlib.m03_couplers_imp_8QXNRZ
Compiling module xil_defaultlib.m04_couplers_imp_CXP23S
Compiling module xil_defaultlib.m05_couplers_imp_1CRAEHB
Compiling module xil_defaultlib.m06_couplers_imp_1WPMUAV
Compiling module xil_defaultlib.m07_couplers_imp_WVQLKW
Compiling module xil_defaultlib.m08_couplers_imp_15I4NBD
Compiling module xil_defaultlib.m09_couplers_imp_5QP7HQ
Compiling module xil_defaultlib.m10_couplers_imp_1QQ5XA1
Compiling module xil_defaultlib.m11_couplers_imp_RJ1AXQ
Compiling module xil_defaultlib.m12_couplers_imp_GEYD9Y
Compiling module xil_defaultlib.m13_couplers_imp_1FMEKCX
Compiling module xil_defaultlib.m14_couplers_imp_12L8U7A
Compiling module xil_defaultlib.m15_couplers_imp_2TTQYP
Compiling module xil_defaultlib.m16_couplers_imp_MSWVL5
Compiling module xil_defaultlib.m17_couplers_imp_1MK12HA
Compiling module xil_defaultlib.m18_couplers_imp_DCOP3B
Compiling module xil_defaultlib.m19_couplers_imp_1D69OV4
Compiling module xil_defaultlib.s00_couplers_imp_11IU3EQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_xbar_0
Compiling module xil_defaultlib.RFSoC_Main_blk_axi_interconnect_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_main_blk_proc_sys_reset_0_0_arch of entity xil_defaultlib.RFSoC_Main_blk_proc_sys_reset_0_0 [rfsoc_main_blk_proc_sys_reset_0_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Main_blk_zynq_ultra_ps_e_0...
Compiling module xil_defaultlib.RFSoC_Main_blk
Compiling module xil_defaultlib.RFSoC_Main_blk_wrapper
Compiling module xil_defaultlib.RFSoC_Main_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFSoC_Main_TB00_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:33 . Memory (MB): peak = 3607.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '93' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RFSoC_Main_TB00_behav -key {Behavioral:sim_1:Functional:RFSoC_Main_TB00} -tclbatch {RFSoC_Main_TB00.tcl} -protoinst "protoinst_files/RFSoC_Main_blk.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//EdgeCounter_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTL_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTLx8_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M10_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M15_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M19_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//zynq_ultra_ps_e_0/M_AXI_HPM0_FPD
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
source RFSoC_Main_TB00.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 4 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[4340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[5340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[5484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[6484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[6604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[7604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[7668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[8668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[8844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[9844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[9964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[10964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[11164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[12164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[12260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[13260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010010) -> AXI Write -> 16 bytes
  BURST addr a0010010 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000ab new_strb x 
[13436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010010) with Response 'OKAY'
[14436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[14516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[15516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[15676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[16676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[16876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[17876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[17988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[18988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[19148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[20148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[20212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[21212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[21284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[22284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[22348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[23348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000100000000000000001 new_strb x 
[23524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[24524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000001000000000000000002 new_strb x 
[24692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[25692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000002000000000000000004 new_strb x 
[25756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[26756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000002 new_strb x 
[26876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[27876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000009 new_strb x 
[27972] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[37972] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Read -> 16 bytes
[38044] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Read for Starting Address(0xa0020000) with Response 'OKAY'
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3607.035 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3607.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RFSoC_Main_TB00_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:55 . Memory (MB): peak = 3607.035 ; gain = 0.000
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module i00_couplers_imp_U9AFS9
INFO: [VRFC 10-311] analyzing module i01_couplers_imp_1TIWLE6
INFO: [VRFC 10-311] analyzing module i02_couplers_imp_1E03HIE
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_JV7A2F
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1J54PSG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_180JIRC
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_8QXNRZ
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_CXP23S
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1CRAEHB
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1WPMUAV
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_WVQLKW
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_15I4NBD
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_5QP7HQ
INFO: [VRFC 10-311] analyzing module m10_couplers_imp_1QQ5XA1
INFO: [VRFC 10-311] analyzing module m11_couplers_imp_RJ1AXQ
INFO: [VRFC 10-311] analyzing module m12_couplers_imp_GEYD9Y
INFO: [VRFC 10-311] analyzing module m13_couplers_imp_1FMEKCX
INFO: [VRFC 10-311] analyzing module m14_couplers_imp_12L8U7A
INFO: [VRFC 10-311] analyzing module m15_couplers_imp_2TTQYP
INFO: [VRFC 10-311] analyzing module m16_couplers_imp_MSWVL5
INFO: [VRFC 10-311] analyzing module m17_couplers_imp_1MK12HA
INFO: [VRFC 10-311] analyzing module m18_couplers_imp_DCOP3B
INFO: [VRFC 10-311] analyzing module m19_couplers_imp_1D69OV4
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11IU3EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_0_0/sim/RFSoC_Main_blk_tier2_xbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_1_0/sim/RFSoC_Main_blk_tier2_xbar_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_2_0/sim/RFSoC_Main_blk_tier2_xbar_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_TB00
INFO: [VRFC 10-2458] undeclared symbol input_sig, assumed default net type wire [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:123]
WARNING: [VRFC 10-2938] 'input_sig' is already implicitly declared on line 123 [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:196]
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_in' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:126]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_out' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_arid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6849]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_aruser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6857]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6862]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6870]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6931]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6934]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6935]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6936]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6938]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6944]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6947]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6948]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6949]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6951]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7014]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7017]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7018]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7019]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7021]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7027]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7030]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7031]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7032]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7034]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:94]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1015]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:139]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:150]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI2FIFO(AXI_STROBE_WIDTH=16)
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.RTO_Core
Compiling module xil_defaultlib.RTI_Core
Compiling module xil_defaultlib.GPO_Core
Compiling module xil_defaultlib.EdgeCounter_Controller
Compiling module xil_defaultlib.EdgeCounter(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.RFSoC_Main_blk_EdgeCounter_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.rtob_fifo_generator_1
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module xil_defaultlib.TTL_Controller
Compiling module xil_defaultlib.TTL_out(AXI_STROBE_WIDTH=16,THRE...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTL_out_0_0
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module unisims_ver.OSERDESE3(SIM_DEVICE="ULTRASCALE...
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS")
Compiling module xil_defaultlib.TTLx8_Controller
Compiling module xil_defaultlib.TTLx8_out(AXI_STROBE_WIDTH=16,TH...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTLx8_out_0_0
Compiling module xil_defaultlib.AXI2COM(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.Timestamp_Counter
Compiling module xil_defaultlib.TimeController(AXI_STROBE_WIDTH=...
Compiling module xil_defaultlib.RFSoC_Main_blk_TimeController_0_...
Compiling module xil_defaultlib.i00_couplers_imp_U9AFS9
Compiling module xil_defaultlib.i01_couplers_imp_1TIWLE6
Compiling module xil_defaultlib.i02_couplers_imp_1E03HIE
Compiling module xil_defaultlib.m00_couplers_imp_JV7A2F
Compiling module xil_defaultlib.m01_couplers_imp_1J54PSG
Compiling module xil_defaultlib.m02_couplers_imp_180JIRC
Compiling module xil_defaultlib.m03_couplers_imp_8QXNRZ
Compiling module xil_defaultlib.m04_couplers_imp_CXP23S
Compiling module xil_defaultlib.m05_couplers_imp_1CRAEHB
Compiling module xil_defaultlib.m06_couplers_imp_1WPMUAV
Compiling module xil_defaultlib.m07_couplers_imp_WVQLKW
Compiling module xil_defaultlib.m08_couplers_imp_15I4NBD
Compiling module xil_defaultlib.m09_couplers_imp_5QP7HQ
Compiling module xil_defaultlib.m10_couplers_imp_1QQ5XA1
Compiling module xil_defaultlib.m11_couplers_imp_RJ1AXQ
Compiling module xil_defaultlib.m12_couplers_imp_GEYD9Y
Compiling module xil_defaultlib.m13_couplers_imp_1FMEKCX
Compiling module xil_defaultlib.m14_couplers_imp_12L8U7A
Compiling module xil_defaultlib.m15_couplers_imp_2TTQYP
Compiling module xil_defaultlib.m16_couplers_imp_MSWVL5
Compiling module xil_defaultlib.m17_couplers_imp_1MK12HA
Compiling module xil_defaultlib.m18_couplers_imp_DCOP3B
Compiling module xil_defaultlib.m19_couplers_imp_1D69OV4
Compiling module xil_defaultlib.s00_couplers_imp_11IU3EQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_xbar_0
Compiling module xil_defaultlib.RFSoC_Main_blk_axi_interconnect_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_main_blk_proc_sys_reset_0_0_arch of entity xil_defaultlib.RFSoC_Main_blk_proc_sys_reset_0_0 [rfsoc_main_blk_proc_sys_reset_0_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Main_blk_zynq_ultra_ps_e_0...
Compiling module xil_defaultlib.RFSoC_Main_blk
Compiling module xil_defaultlib.RFSoC_Main_blk_wrapper
Compiling module xil_defaultlib.RFSoC_Main_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFSoC_Main_TB00_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 3682.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '93' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 3682.531 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//EdgeCounter_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTL_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTLx8_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M10_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M15_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M19_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//zynq_ultra_ps_e_0/M_AXI_HPM0_FPD
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 4 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[4340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[5340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[5484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[6484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[6604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[7604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[7668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[8668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[8844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[9844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[9964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[10964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[11164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[12164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[12260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[13260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010010) -> AXI Write -> 16 bytes
  BURST addr a0010010 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000ab new_strb x 
[13436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010010) with Response 'OKAY'
[14436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[14516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[15516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[15676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[16676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[16876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[17876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[17988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[18988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[19148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[20148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[20212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[21212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[21284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[22284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[22348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[23348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000100000000000000001 new_strb x 
[23524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[24524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004000000000000000002 new_strb x 
[24692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[25692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004100000000000000004 new_strb x 
[25756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[26756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000002 new_strb x 
[26876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[27876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000009 new_strb x 
[27972] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[37972] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Read -> 16 bytes
[38052] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Read for Starting Address(0xa0020000) with Response 'OKAY'
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3738.434 ; gain = 55.902
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3738.434 ; gain = 55.902
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:01:54 . Memory (MB): peak = 3738.434 ; gain = 55.902
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module i00_couplers_imp_U9AFS9
INFO: [VRFC 10-311] analyzing module i01_couplers_imp_1TIWLE6
INFO: [VRFC 10-311] analyzing module i02_couplers_imp_1E03HIE
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_JV7A2F
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1J54PSG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_180JIRC
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_8QXNRZ
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_CXP23S
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1CRAEHB
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1WPMUAV
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_WVQLKW
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_15I4NBD
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_5QP7HQ
INFO: [VRFC 10-311] analyzing module m10_couplers_imp_1QQ5XA1
INFO: [VRFC 10-311] analyzing module m11_couplers_imp_RJ1AXQ
INFO: [VRFC 10-311] analyzing module m12_couplers_imp_GEYD9Y
INFO: [VRFC 10-311] analyzing module m13_couplers_imp_1FMEKCX
INFO: [VRFC 10-311] analyzing module m14_couplers_imp_12L8U7A
INFO: [VRFC 10-311] analyzing module m15_couplers_imp_2TTQYP
INFO: [VRFC 10-311] analyzing module m16_couplers_imp_MSWVL5
INFO: [VRFC 10-311] analyzing module m17_couplers_imp_1MK12HA
INFO: [VRFC 10-311] analyzing module m18_couplers_imp_DCOP3B
INFO: [VRFC 10-311] analyzing module m19_couplers_imp_1D69OV4
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11IU3EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_0_0/sim/RFSoC_Main_blk_tier2_xbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_1_0/sim/RFSoC_Main_blk_tier2_xbar_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_2_0/sim/RFSoC_Main_blk_tier2_xbar_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_TB00
INFO: [VRFC 10-2458] undeclared symbol input_sig, assumed default net type wire [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:123]
WARNING: [VRFC 10-2938] 'input_sig' is already implicitly declared on line 123 [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:196]
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_in' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:126]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_out' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_arid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6849]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_aruser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6857]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6862]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6870]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6931]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6934]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6935]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6936]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6938]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6944]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6947]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6948]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6949]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6951]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7014]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7017]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7018]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7019]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7021]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7027]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7030]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7031]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7032]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7034]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:94]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1015]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:139]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:150]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI2FIFO(AXI_STROBE_WIDTH=16)
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.RTO_Core
Compiling module xil_defaultlib.RTI_Core
Compiling module xil_defaultlib.GPO_Core
Compiling module xil_defaultlib.EdgeCounter_Controller
Compiling module xil_defaultlib.EdgeCounter(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.RFSoC_Main_blk_EdgeCounter_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.rtob_fifo_generator_1
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module xil_defaultlib.TTL_Controller
Compiling module xil_defaultlib.TTL_out(AXI_STROBE_WIDTH=16,THRE...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTL_out_0_0
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module unisims_ver.OSERDESE3(SIM_DEVICE="ULTRASCALE...
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS")
Compiling module xil_defaultlib.TTLx8_Controller
Compiling module xil_defaultlib.TTLx8_out(AXI_STROBE_WIDTH=16,TH...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTLx8_out_0_0
Compiling module xil_defaultlib.AXI2COM(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.Timestamp_Counter
Compiling module xil_defaultlib.TimeController(AXI_STROBE_WIDTH=...
Compiling module xil_defaultlib.RFSoC_Main_blk_TimeController_0_...
Compiling module xil_defaultlib.i00_couplers_imp_U9AFS9
Compiling module xil_defaultlib.i01_couplers_imp_1TIWLE6
Compiling module xil_defaultlib.i02_couplers_imp_1E03HIE
Compiling module xil_defaultlib.m00_couplers_imp_JV7A2F
Compiling module xil_defaultlib.m01_couplers_imp_1J54PSG
Compiling module xil_defaultlib.m02_couplers_imp_180JIRC
Compiling module xil_defaultlib.m03_couplers_imp_8QXNRZ
Compiling module xil_defaultlib.m04_couplers_imp_CXP23S
Compiling module xil_defaultlib.m05_couplers_imp_1CRAEHB
Compiling module xil_defaultlib.m06_couplers_imp_1WPMUAV
Compiling module xil_defaultlib.m07_couplers_imp_WVQLKW
Compiling module xil_defaultlib.m08_couplers_imp_15I4NBD
Compiling module xil_defaultlib.m09_couplers_imp_5QP7HQ
Compiling module xil_defaultlib.m10_couplers_imp_1QQ5XA1
Compiling module xil_defaultlib.m11_couplers_imp_RJ1AXQ
Compiling module xil_defaultlib.m12_couplers_imp_GEYD9Y
Compiling module xil_defaultlib.m13_couplers_imp_1FMEKCX
Compiling module xil_defaultlib.m14_couplers_imp_12L8U7A
Compiling module xil_defaultlib.m15_couplers_imp_2TTQYP
Compiling module xil_defaultlib.m16_couplers_imp_MSWVL5
Compiling module xil_defaultlib.m17_couplers_imp_1MK12HA
Compiling module xil_defaultlib.m18_couplers_imp_DCOP3B
Compiling module xil_defaultlib.m19_couplers_imp_1D69OV4
Compiling module xil_defaultlib.s00_couplers_imp_11IU3EQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_xbar_0
Compiling module xil_defaultlib.RFSoC_Main_blk_axi_interconnect_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_main_blk_proc_sys_reset_0_0_arch of entity xil_defaultlib.RFSoC_Main_blk_proc_sys_reset_0_0 [rfsoc_main_blk_proc_sys_reset_0_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Main_blk_zynq_ultra_ps_e_0...
Compiling module xil_defaultlib.RFSoC_Main_blk
Compiling module xil_defaultlib.RFSoC_Main_blk_wrapper
Compiling module xil_defaultlib.RFSoC_Main_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFSoC_Main_TB00_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 3762.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '93' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 3762.746 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//EdgeCounter_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTL_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTLx8_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M10_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M15_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M19_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//zynq_ultra_ps_e_0/M_AXI_HPM0_FPD
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 4 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[4340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[5340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[5484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[6484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[6604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[7604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[7668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[8668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[8844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[9844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[9964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[10964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[11164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[12164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[12260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[13260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010010) -> AXI Write -> 16 bytes
  BURST addr a0010010 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000ab new_strb x 
[13436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010010) with Response 'OKAY'
[14436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[14516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[15516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[15676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[16676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[16876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[17876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[17988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[18988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[19148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[20148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[20212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[21212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[21284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[22284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[22348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[23348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000100000000000000001 new_strb x 
[23524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[24524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004000000000000000002 new_strb x 
[24692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[25692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004100000000000000004 new_strb x 
[25756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[26756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000002 new_strb x 
[26876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[27876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000009 new_strb x 
[27972] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[37972] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Read -> 16 bytes
[38052] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Read for Starting Address(0xa0020000) with Response 'OKAY'
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3830.559 ; gain = 67.812
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3830.559 ; gain = 67.812
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:01:54 . Memory (MB): peak = 3830.559 ; gain = 67.812
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module i00_couplers_imp_U9AFS9
INFO: [VRFC 10-311] analyzing module i01_couplers_imp_1TIWLE6
INFO: [VRFC 10-311] analyzing module i02_couplers_imp_1E03HIE
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_JV7A2F
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1J54PSG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_180JIRC
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_8QXNRZ
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_CXP23S
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1CRAEHB
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1WPMUAV
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_WVQLKW
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_15I4NBD
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_5QP7HQ
INFO: [VRFC 10-311] analyzing module m10_couplers_imp_1QQ5XA1
INFO: [VRFC 10-311] analyzing module m11_couplers_imp_RJ1AXQ
INFO: [VRFC 10-311] analyzing module m12_couplers_imp_GEYD9Y
INFO: [VRFC 10-311] analyzing module m13_couplers_imp_1FMEKCX
INFO: [VRFC 10-311] analyzing module m14_couplers_imp_12L8U7A
INFO: [VRFC 10-311] analyzing module m15_couplers_imp_2TTQYP
INFO: [VRFC 10-311] analyzing module m16_couplers_imp_MSWVL5
INFO: [VRFC 10-311] analyzing module m17_couplers_imp_1MK12HA
INFO: [VRFC 10-311] analyzing module m18_couplers_imp_DCOP3B
INFO: [VRFC 10-311] analyzing module m19_couplers_imp_1D69OV4
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11IU3EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_0_0/sim/RFSoC_Main_blk_tier2_xbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_1_0/sim/RFSoC_Main_blk_tier2_xbar_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_2_0/sim/RFSoC_Main_blk_tier2_xbar_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_TB00
INFO: [VRFC 10-2458] undeclared symbol input_sig, assumed default net type wire [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:123]
WARNING: [VRFC 10-2938] 'input_sig' is already implicitly declared on line 123 [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:196]
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_in' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:126]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_out' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_arid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6849]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_aruser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6857]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6862]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6870]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6931]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6934]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6935]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6936]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6938]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6944]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6947]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6948]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6949]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6951]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7014]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7017]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7018]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7019]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7021]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7027]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7030]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7031]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7032]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7034]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:94]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1015]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:139]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:150]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI2FIFO(AXI_STROBE_WIDTH=16)
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.RTO_Core
Compiling module xil_defaultlib.RTI_Core
Compiling module xil_defaultlib.GPO_Core
Compiling module xil_defaultlib.EdgeCounter_Controller
Compiling module xil_defaultlib.EdgeCounter(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.RFSoC_Main_blk_EdgeCounter_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.rtob_fifo_generator_1
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module xil_defaultlib.TTL_Controller
Compiling module xil_defaultlib.TTL_out(AXI_STROBE_WIDTH=16,THRE...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTL_out_0_0
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module unisims_ver.OSERDESE3(SIM_DEVICE="ULTRASCALE...
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS")
Compiling module xil_defaultlib.TTLx8_Controller
Compiling module xil_defaultlib.TTLx8_out(AXI_STROBE_WIDTH=16,TH...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTLx8_out_0_0
Compiling module xil_defaultlib.AXI2COM(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.Timestamp_Counter
Compiling module xil_defaultlib.TimeController(AXI_STROBE_WIDTH=...
Compiling module xil_defaultlib.RFSoC_Main_blk_TimeController_0_...
Compiling module xil_defaultlib.i00_couplers_imp_U9AFS9
Compiling module xil_defaultlib.i01_couplers_imp_1TIWLE6
Compiling module xil_defaultlib.i02_couplers_imp_1E03HIE
Compiling module xil_defaultlib.m00_couplers_imp_JV7A2F
Compiling module xil_defaultlib.m01_couplers_imp_1J54PSG
Compiling module xil_defaultlib.m02_couplers_imp_180JIRC
Compiling module xil_defaultlib.m03_couplers_imp_8QXNRZ
Compiling module xil_defaultlib.m04_couplers_imp_CXP23S
Compiling module xil_defaultlib.m05_couplers_imp_1CRAEHB
Compiling module xil_defaultlib.m06_couplers_imp_1WPMUAV
Compiling module xil_defaultlib.m07_couplers_imp_WVQLKW
Compiling module xil_defaultlib.m08_couplers_imp_15I4NBD
Compiling module xil_defaultlib.m09_couplers_imp_5QP7HQ
Compiling module xil_defaultlib.m10_couplers_imp_1QQ5XA1
Compiling module xil_defaultlib.m11_couplers_imp_RJ1AXQ
Compiling module xil_defaultlib.m12_couplers_imp_GEYD9Y
Compiling module xil_defaultlib.m13_couplers_imp_1FMEKCX
Compiling module xil_defaultlib.m14_couplers_imp_12L8U7A
Compiling module xil_defaultlib.m15_couplers_imp_2TTQYP
Compiling module xil_defaultlib.m16_couplers_imp_MSWVL5
Compiling module xil_defaultlib.m17_couplers_imp_1MK12HA
Compiling module xil_defaultlib.m18_couplers_imp_DCOP3B
Compiling module xil_defaultlib.m19_couplers_imp_1D69OV4
Compiling module xil_defaultlib.s00_couplers_imp_11IU3EQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_xbar_0
Compiling module xil_defaultlib.RFSoC_Main_blk_axi_interconnect_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_main_blk_proc_sys_reset_0_0_arch of entity xil_defaultlib.RFSoC_Main_blk_proc_sys_reset_0_0 [rfsoc_main_blk_proc_sys_reset_0_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Main_blk_zynq_ultra_ps_e_0...
Compiling module xil_defaultlib.RFSoC_Main_blk
Compiling module xil_defaultlib.RFSoC_Main_blk_wrapper
Compiling module xil_defaultlib.RFSoC_Main_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFSoC_Main_TB00_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:01:36 . Memory (MB): peak = 3847.426 ; gain = 10.969
INFO: [USF-XSim-69] 'elaborate' step finished in '96' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:36 . Memory (MB): peak = 3847.426 ; gain = 10.969
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//EdgeCounter_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTL_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTLx8_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M10_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M15_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M19_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//zynq_ultra_ps_e_0/M_AXI_HPM0_FPD
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 4 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[4340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[5340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[5484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[6484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[6604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[7604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[7668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[8668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[8844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[9844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[9964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[10964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[11164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[12164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[12260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[13260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010010) -> AXI Write -> 16 bytes
  BURST addr a0010010 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000ab new_strb x 
[13436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010010) with Response 'OKAY'
[14436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[14516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[15516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[15676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[16676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[16876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[17876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[17988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[18988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[19148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[20148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[20212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[21212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[21284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[22284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[22348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[23348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000100000000000000001 new_strb x 
[23524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[24524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004000000000000000002 new_strb x 
[24692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[25692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004100000000000000004 new_strb x 
[25756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[26756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000002 new_strb x 
[26876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[27876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000009 new_strb x 
[27972] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[37972] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Read -> 16 bytes
[38052] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Read for Starting Address(0xa0020000) with Response 'OKAY'
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3917.992 ; gain = 70.566
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3917.992 ; gain = 70.566
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:01:57 . Memory (MB): peak = 3917.992 ; gain = 81.535
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module i00_couplers_imp_U9AFS9
INFO: [VRFC 10-311] analyzing module i01_couplers_imp_1TIWLE6
INFO: [VRFC 10-311] analyzing module i02_couplers_imp_1E03HIE
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_JV7A2F
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1J54PSG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_180JIRC
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_8QXNRZ
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_CXP23S
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1CRAEHB
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1WPMUAV
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_WVQLKW
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_15I4NBD
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_5QP7HQ
INFO: [VRFC 10-311] analyzing module m10_couplers_imp_1QQ5XA1
INFO: [VRFC 10-311] analyzing module m11_couplers_imp_RJ1AXQ
INFO: [VRFC 10-311] analyzing module m12_couplers_imp_GEYD9Y
INFO: [VRFC 10-311] analyzing module m13_couplers_imp_1FMEKCX
INFO: [VRFC 10-311] analyzing module m14_couplers_imp_12L8U7A
INFO: [VRFC 10-311] analyzing module m15_couplers_imp_2TTQYP
INFO: [VRFC 10-311] analyzing module m16_couplers_imp_MSWVL5
INFO: [VRFC 10-311] analyzing module m17_couplers_imp_1MK12HA
INFO: [VRFC 10-311] analyzing module m18_couplers_imp_DCOP3B
INFO: [VRFC 10-311] analyzing module m19_couplers_imp_1D69OV4
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11IU3EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_0_0/sim/RFSoC_Main_blk_tier2_xbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_1_0/sim/RFSoC_Main_blk_tier2_xbar_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_tier2_xbar_2_0/sim/RFSoC_Main_blk_tier2_xbar_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_tier2_xbar_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_blk_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_TB00
INFO: [VRFC 10-2458] undeclared symbol input_sig, assumed default net type wire [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:123]
WARNING: [VRFC 10-2938] 'input_sig' is already implicitly declared on line 123 [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:196]
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3941.887 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_in' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:126]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_out' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_arid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6849]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_aruser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6857]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6862]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6870]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6931]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6934]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6935]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6936]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6938]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6944]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6947]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6948]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6949]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6951]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7014]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7017]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7018]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7019]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7021]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7027]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7030]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7031]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7032]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7034]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:94]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1015]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:139]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:150]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI2FIFO(AXI_STROBE_WIDTH=16)
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.RTO_Core
Compiling module xil_defaultlib.RTI_Core
Compiling module xil_defaultlib.GPO_Core
Compiling module xil_defaultlib.EdgeCounter_Controller
Compiling module xil_defaultlib.EdgeCounter(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.RFSoC_Main_blk_EdgeCounter_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.rtob_fifo_generator_1
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module xil_defaultlib.TTL_Controller
Compiling module xil_defaultlib.TTL_out(AXI_STROBE_WIDTH=16,THRE...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTL_out_0_0
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module unisims_ver.OSERDESE3(SIM_DEVICE="ULTRASCALE...
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS")
Compiling module xil_defaultlib.TTLx8_Controller
Compiling module xil_defaultlib.TTLx8_out(AXI_STROBE_WIDTH=16,TH...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTLx8_out_0_0
Compiling module xil_defaultlib.AXI2COM(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.Timestamp_Counter
Compiling module xil_defaultlib.TimeController(AXI_STROBE_WIDTH=...
Compiling module xil_defaultlib.RFSoC_Main_blk_TimeController_0_...
Compiling module xil_defaultlib.i00_couplers_imp_U9AFS9
Compiling module xil_defaultlib.i01_couplers_imp_1TIWLE6
Compiling module xil_defaultlib.i02_couplers_imp_1E03HIE
Compiling module xil_defaultlib.m00_couplers_imp_JV7A2F
Compiling module xil_defaultlib.m01_couplers_imp_1J54PSG
Compiling module xil_defaultlib.m02_couplers_imp_180JIRC
Compiling module xil_defaultlib.m03_couplers_imp_8QXNRZ
Compiling module xil_defaultlib.m04_couplers_imp_CXP23S
Compiling module xil_defaultlib.m05_couplers_imp_1CRAEHB
Compiling module xil_defaultlib.m06_couplers_imp_1WPMUAV
Compiling module xil_defaultlib.m07_couplers_imp_WVQLKW
Compiling module xil_defaultlib.m08_couplers_imp_15I4NBD
Compiling module xil_defaultlib.m09_couplers_imp_5QP7HQ
Compiling module xil_defaultlib.m10_couplers_imp_1QQ5XA1
Compiling module xil_defaultlib.m11_couplers_imp_RJ1AXQ
Compiling module xil_defaultlib.m12_couplers_imp_GEYD9Y
Compiling module xil_defaultlib.m13_couplers_imp_1FMEKCX
Compiling module xil_defaultlib.m14_couplers_imp_12L8U7A
Compiling module xil_defaultlib.m15_couplers_imp_2TTQYP
Compiling module xil_defaultlib.m16_couplers_imp_MSWVL5
Compiling module xil_defaultlib.m17_couplers_imp_1MK12HA
Compiling module xil_defaultlib.m18_couplers_imp_DCOP3B
Compiling module xil_defaultlib.m19_couplers_imp_1D69OV4
Compiling module xil_defaultlib.s00_couplers_imp_11IU3EQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_xbar_0
Compiling module xil_defaultlib.RFSoC_Main_blk_axi_interconnect_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_main_blk_proc_sys_reset_0_0_arch of entity xil_defaultlib.RFSoC_Main_blk_proc_sys_reset_0_0 [rfsoc_main_blk_proc_sys_reset_0_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Main_blk_zynq_ultra_ps_e_0...
Compiling module xil_defaultlib.RFSoC_Main_blk
Compiling module xil_defaultlib.RFSoC_Main_blk_wrapper
Compiling module xil_defaultlib.RFSoC_Main_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFSoC_Main_TB00_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 3941.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 3941.887 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//EdgeCounter_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTL_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTLx8_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M10_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M15_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M19_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//zynq_ultra_ps_e_0/M_AXI_HPM0_FPD
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 4 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[4340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[5340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[5484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[6484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[6604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[7604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[7668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[8668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[8844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[9844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[9964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[10964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[11164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[12164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[12260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[13260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010010) -> AXI Write -> 16 bytes
  BURST addr a0010010 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000ab new_strb x 
[13436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010010) with Response 'OKAY'
[14436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[14516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[15516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[15676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[16676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[16876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[17876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[17988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[18988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[19148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[20148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[20212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[21212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[21284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[22284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[22348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[23348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000100000000000000001 new_strb x 
[23524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[24524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004000000000000000002 new_strb x 
[24692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[25692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004100000000000000004 new_strb x 
[25756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[26756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000002 new_strb x 
[26876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[27876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000009 new_strb x 
[27972] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[38014] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Read -> 16 bytes
[38092] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Read for Starting Address(0xa0020000) with Response 'OKAY'
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3995.148 ; gain = 53.262
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3995.148 ; gain = 53.262
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:01:56 . Memory (MB): peak = 3995.148 ; gain = 62.555
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_TB00
INFO: [VRFC 10-2458] undeclared symbol input_sig, assumed default net type wire [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:123]
WARNING: [VRFC 10-2938] 'input_sig' is already implicitly declared on line 123 [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:196]
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4016.270 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_in' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:126]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_out' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_arid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6849]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_aruser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6857]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6862]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6870]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6931]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6934]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6935]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6936]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6938]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6944]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6947]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6948]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6949]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6951]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7014]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7017]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7018]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7019]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7021]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7027]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7030]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7031]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7032]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7034]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:94]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1015]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:139]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:150]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI2FIFO(AXI_STROBE_WIDTH=16)
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.RTO_Core
Compiling module xil_defaultlib.RTI_Core
Compiling module xil_defaultlib.GPO_Core
Compiling module xil_defaultlib.EdgeCounter_Controller
Compiling module xil_defaultlib.EdgeCounter(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.RFSoC_Main_blk_EdgeCounter_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.rtob_fifo_generator_1
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module xil_defaultlib.TTL_Controller
Compiling module xil_defaultlib.TTL_out(AXI_STROBE_WIDTH=16,THRE...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTL_out_0_0
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module unisims_ver.OSERDESE3(SIM_DEVICE="ULTRASCALE...
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS")
Compiling module xil_defaultlib.TTLx8_Controller
Compiling module xil_defaultlib.TTLx8_out(AXI_STROBE_WIDTH=16,TH...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTLx8_out_0_0
Compiling module xil_defaultlib.AXI2COM(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.Timestamp_Counter
Compiling module xil_defaultlib.TimeController(AXI_STROBE_WIDTH=...
Compiling module xil_defaultlib.RFSoC_Main_blk_TimeController_0_...
Compiling module xil_defaultlib.i00_couplers_imp_U9AFS9
Compiling module xil_defaultlib.i01_couplers_imp_1TIWLE6
Compiling module xil_defaultlib.i02_couplers_imp_1E03HIE
Compiling module xil_defaultlib.m00_couplers_imp_JV7A2F
Compiling module xil_defaultlib.m01_couplers_imp_1J54PSG
Compiling module xil_defaultlib.m02_couplers_imp_180JIRC
Compiling module xil_defaultlib.m03_couplers_imp_8QXNRZ
Compiling module xil_defaultlib.m04_couplers_imp_CXP23S
Compiling module xil_defaultlib.m05_couplers_imp_1CRAEHB
Compiling module xil_defaultlib.m06_couplers_imp_1WPMUAV
Compiling module xil_defaultlib.m07_couplers_imp_WVQLKW
Compiling module xil_defaultlib.m08_couplers_imp_15I4NBD
Compiling module xil_defaultlib.m09_couplers_imp_5QP7HQ
Compiling module xil_defaultlib.m10_couplers_imp_1QQ5XA1
Compiling module xil_defaultlib.m11_couplers_imp_RJ1AXQ
Compiling module xil_defaultlib.m12_couplers_imp_GEYD9Y
Compiling module xil_defaultlib.m13_couplers_imp_1FMEKCX
Compiling module xil_defaultlib.m14_couplers_imp_12L8U7A
Compiling module xil_defaultlib.m15_couplers_imp_2TTQYP
Compiling module xil_defaultlib.m16_couplers_imp_MSWVL5
Compiling module xil_defaultlib.m17_couplers_imp_1MK12HA
Compiling module xil_defaultlib.m18_couplers_imp_DCOP3B
Compiling module xil_defaultlib.m19_couplers_imp_1D69OV4
Compiling module xil_defaultlib.s00_couplers_imp_11IU3EQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_xbar_0
Compiling module xil_defaultlib.RFSoC_Main_blk_axi_interconnect_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_main_blk_proc_sys_reset_0_0_arch of entity xil_defaultlib.RFSoC_Main_blk_proc_sys_reset_0_0 [rfsoc_main_blk_proc_sys_reset_0_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Main_blk_zynq_ultra_ps_e_0...
Compiling module xil_defaultlib.RFSoC_Main_blk
Compiling module xil_defaultlib.RFSoC_Main_blk_wrapper
Compiling module xil_defaultlib.RFSoC_Main_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFSoC_Main_TB00_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 4016.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '93' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 4016.270 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//EdgeCounter_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTL_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTLx8_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M10_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M15_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M19_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//zynq_ultra_ps_e_0/M_AXI_HPM0_FPD
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 4 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[4340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[5340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[5484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[6484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[6604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[7604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[7668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[8668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[8844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[9844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[9964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[10964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[11164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[12164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[12260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[13260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010010) -> AXI Write -> 16 bytes
  BURST addr a0010010 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000ab new_strb x 
[13436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010010) with Response 'OKAY'
[14436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[14516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[15516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[15676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[16676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[16876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[17876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[17988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[18988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[19148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[20148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[20212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[21212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[21284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[22284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[22348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[23348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000100000000000000001 new_strb x 
[23524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[24524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004000000000000000002 new_strb x 
[24692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[25692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004100000000000000004 new_strb x 
[25756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[26756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000002 new_strb x 
[26876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[27876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000009 new_strb x 
[27972] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[38402] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Read -> 16 bytes
[38476] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Read for Starting Address(0xa0020000) with Response 'OKAY'
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4065.773 ; gain = 49.504
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 4065.773 ; gain = 49.504
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:01:56 . Memory (MB): peak = 4065.773 ; gain = 49.504
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_TB00
INFO: [VRFC 10-2458] undeclared symbol input_sig, assumed default net type wire [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:123]
WARNING: [VRFC 10-2938] 'input_sig' is already implicitly declared on line 123 [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:196]
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_in' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:126]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_out' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_arid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6849]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_aruser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6857]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6862]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6870]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6931]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6934]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6935]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6936]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6938]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6944]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6947]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6948]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6949]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6951]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7014]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7017]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7018]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7019]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7021]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7027]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7030]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7031]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7032]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7034]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:94]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1015]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:139]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:150]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI2FIFO(AXI_STROBE_WIDTH=16)
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.RTO_Core
Compiling module xil_defaultlib.RTI_Core
Compiling module xil_defaultlib.GPO_Core
Compiling module xil_defaultlib.EdgeCounter_Controller
Compiling module xil_defaultlib.EdgeCounter(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.RFSoC_Main_blk_EdgeCounter_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.rtob_fifo_generator_1
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module xil_defaultlib.TTL_Controller
Compiling module xil_defaultlib.TTL_out(AXI_STROBE_WIDTH=16,THRE...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTL_out_0_0
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module unisims_ver.OSERDESE3(SIM_DEVICE="ULTRASCALE...
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS")
Compiling module xil_defaultlib.TTLx8_Controller
Compiling module xil_defaultlib.TTLx8_out(AXI_STROBE_WIDTH=16,TH...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTLx8_out_0_0
Compiling module xil_defaultlib.AXI2COM(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.Timestamp_Counter
Compiling module xil_defaultlib.TimeController(AXI_STROBE_WIDTH=...
Compiling module xil_defaultlib.RFSoC_Main_blk_TimeController_0_...
Compiling module xil_defaultlib.i00_couplers_imp_U9AFS9
Compiling module xil_defaultlib.i01_couplers_imp_1TIWLE6
Compiling module xil_defaultlib.i02_couplers_imp_1E03HIE
Compiling module xil_defaultlib.m00_couplers_imp_JV7A2F
Compiling module xil_defaultlib.m01_couplers_imp_1J54PSG
Compiling module xil_defaultlib.m02_couplers_imp_180JIRC
Compiling module xil_defaultlib.m03_couplers_imp_8QXNRZ
Compiling module xil_defaultlib.m04_couplers_imp_CXP23S
Compiling module xil_defaultlib.m05_couplers_imp_1CRAEHB
Compiling module xil_defaultlib.m06_couplers_imp_1WPMUAV
Compiling module xil_defaultlib.m07_couplers_imp_WVQLKW
Compiling module xil_defaultlib.m08_couplers_imp_15I4NBD
Compiling module xil_defaultlib.m09_couplers_imp_5QP7HQ
Compiling module xil_defaultlib.m10_couplers_imp_1QQ5XA1
Compiling module xil_defaultlib.m11_couplers_imp_RJ1AXQ
Compiling module xil_defaultlib.m12_couplers_imp_GEYD9Y
Compiling module xil_defaultlib.m13_couplers_imp_1FMEKCX
Compiling module xil_defaultlib.m14_couplers_imp_12L8U7A
Compiling module xil_defaultlib.m15_couplers_imp_2TTQYP
Compiling module xil_defaultlib.m16_couplers_imp_MSWVL5
Compiling module xil_defaultlib.m17_couplers_imp_1MK12HA
Compiling module xil_defaultlib.m18_couplers_imp_DCOP3B
Compiling module xil_defaultlib.m19_couplers_imp_1D69OV4
Compiling module xil_defaultlib.s00_couplers_imp_11IU3EQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_xbar_0
Compiling module xil_defaultlib.RFSoC_Main_blk_axi_interconnect_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_main_blk_proc_sys_reset_0_0_arch of entity xil_defaultlib.RFSoC_Main_blk_proc_sys_reset_0_0 [rfsoc_main_blk_proc_sys_reset_0_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Main_blk_zynq_ultra_ps_e_0...
Compiling module xil_defaultlib.RFSoC_Main_blk
Compiling module xil_defaultlib.RFSoC_Main_blk_wrapper
Compiling module xil_defaultlib.RFSoC_Main_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFSoC_Main_TB00_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:34 . Memory (MB): peak = 4094.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:35 . Memory (MB): peak = 4094.074 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//EdgeCounter_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTL_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTLx8_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M10_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M15_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M19_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//zynq_ultra_ps_e_0/M_AXI_HPM0_FPD
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 4 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[4340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[5340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[5484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[6484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[6604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[7604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[7668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[8668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[8844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[9844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[9964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[10964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[11164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[12164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[12260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[13260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010010) -> AXI Write -> 16 bytes
  BURST addr a0010010 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000ab new_strb x 
[13436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010010) with Response 'OKAY'
[14436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[14516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[15516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[15676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[16676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[16876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[17876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[17988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[18988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[19148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[20148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[20212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[21212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[21284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[22284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[22348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[23348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000100000000000000001 new_strb x 
[23524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[24524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004000000000000000002 new_strb x 
[24692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[25692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004100000000000000004 new_strb x 
[25756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[26756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004100000000000000008 new_strb x 
[26876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[27876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000002 new_strb x 
[27996] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[28996] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000009 new_strb x 
[29116] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[39546] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Read -> 16 bytes
[39620] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Read for Starting Address(0xa0020000) with Response 'OKAY'
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4144.328 ; gain = 50.254
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 4144.328 ; gain = 50.254
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:01:55 . Memory (MB): peak = 4144.328 ; gain = 50.254
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RFSoC_Main_TB00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj RFSoC_Main_TB00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Main_TB00
INFO: [VRFC 10-2458] undeclared symbol input_sig, assumed default net type wire [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:123]
WARNING: [VRFC 10-2938] 'input_sig' is already implicitly declared on line 123 [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:196]
"xvhdl --incr --relax -prj RFSoC_Main_TB00_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.sim/sim_1/behav/xsim'
"xelab -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c05589dc263b4a0bacc8881c537585ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFSoC_Main_TB00_behav xil_defaultlib.RFSoC_Main_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_in' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:126]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 8 for port 'addr_out' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/RTOB_Core.sv:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 's_axi_awlen' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TimeController/TimeController.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_arid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6849]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_aruser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6857]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6862]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_awuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6870]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6931]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6934]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6935]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6936]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6938]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6944]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6947]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6948]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6949]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:6951]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7014]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_arlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7017]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_arprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7018]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7019]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_arregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7021]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awcache' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7027]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'm_axi_awlock' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7030]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_awprot' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7031]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awqos' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7032]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_awregion' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:7034]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:286]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:290]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:327]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:358]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:455]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'RF3_CLKO_A_C_N_228' is not connected on this instance [C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv:94]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v:1015]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTL_out/TTL_out.sv:139]
WARNING: [VRFC 10-5021] port 'rti_core_full' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ipshared/TTLx8_out/TTLx8_out.sv:150]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/sim/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_vip_wrapper.v:183]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI2FIFO(AXI_STROBE_WIDTH=16)
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.RTO_Core
Compiling module xil_defaultlib.RTI_Core
Compiling module xil_defaultlib.GPO_Core
Compiling module xil_defaultlib.EdgeCounter_Controller
Compiling module xil_defaultlib.EdgeCounter(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.RFSoC_Main_blk_EdgeCounter_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.rtob_fifo_generator_1
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module xil_defaultlib.TTL_Controller
Compiling module xil_defaultlib.TTL_out(AXI_STROBE_WIDTH=16,THRE...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTL_out_0_0
Compiling module xil_defaultlib.adj_fifo(DEPTH=256,THRESHOLD=248...
Compiling module xil_defaultlib.RTOB_Core(THRESHOLD=248,DEPTH=25...
Compiling module unisims_ver.OSERDESE3(SIM_DEVICE="ULTRASCALE...
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS")
Compiling module xil_defaultlib.TTLx8_Controller
Compiling module xil_defaultlib.TTLx8_out(AXI_STROBE_WIDTH=16,TH...
Compiling module xil_defaultlib.RFSoC_Main_blk_TTLx8_out_0_0
Compiling module xil_defaultlib.AXI2COM(AXI_STROBE_WIDTH=16)
Compiling module xil_defaultlib.Timestamp_Counter
Compiling module xil_defaultlib.TimeController(AXI_STROBE_WIDTH=...
Compiling module xil_defaultlib.RFSoC_Main_blk_TimeController_0_...
Compiling module xil_defaultlib.i00_couplers_imp_U9AFS9
Compiling module xil_defaultlib.i01_couplers_imp_1TIWLE6
Compiling module xil_defaultlib.i02_couplers_imp_1E03HIE
Compiling module xil_defaultlib.m00_couplers_imp_JV7A2F
Compiling module xil_defaultlib.m01_couplers_imp_1J54PSG
Compiling module xil_defaultlib.m02_couplers_imp_180JIRC
Compiling module xil_defaultlib.m03_couplers_imp_8QXNRZ
Compiling module xil_defaultlib.m04_couplers_imp_CXP23S
Compiling module xil_defaultlib.m05_couplers_imp_1CRAEHB
Compiling module xil_defaultlib.m06_couplers_imp_1WPMUAV
Compiling module xil_defaultlib.m07_couplers_imp_WVQLKW
Compiling module xil_defaultlib.m08_couplers_imp_15I4NBD
Compiling module xil_defaultlib.m09_couplers_imp_5QP7HQ
Compiling module xil_defaultlib.m10_couplers_imp_1QQ5XA1
Compiling module xil_defaultlib.m11_couplers_imp_RJ1AXQ
Compiling module xil_defaultlib.m12_couplers_imp_GEYD9Y
Compiling module xil_defaultlib.m13_couplers_imp_1FMEKCX
Compiling module xil_defaultlib.m14_couplers_imp_12L8U7A
Compiling module xil_defaultlib.m15_couplers_imp_2TTQYP
Compiling module xil_defaultlib.m16_couplers_imp_MSWVL5
Compiling module xil_defaultlib.m17_couplers_imp_1MK12HA
Compiling module xil_defaultlib.m18_couplers_imp_DCOP3B
Compiling module xil_defaultlib.m19_couplers_imp_1D69OV4
Compiling module xil_defaultlib.s00_couplers_imp_11IU3EQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.RFSoC_Main_blk_xbar_0
Compiling module xil_defaultlib.RFSoC_Main_blk_axi_interconnect_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.RFSoC_Main_blk_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_main_blk_proc_sys_reset_0_0_arch of entity xil_defaultlib.RFSoC_Main_blk_proc_sys_reset_0_0 [rfsoc_main_blk_proc_sys_reset_0_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Main_blk_zynq_ultra_ps_e_0...
Compiling module xil_defaultlib.RFSoC_Main_blk
Compiling module xil_defaultlib.RFSoC_Main_blk_wrapper
Compiling module xil_defaultlib.RFSoC_Main_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFSoC_Main_TB00_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:36 . Memory (MB): peak = 4144.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '96' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:36 . Memory (MB): peak = 4144.328 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RFSoC_Main_blk.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//EdgeCounter_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTL_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TTLx8_out_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//TimeController_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M10_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M15_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/M19_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/i02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m10_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m15_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m19_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/tier2_xbar_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//zynq_ultra_ps_e_0/M_AXI_HPM0_FPD
WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m03_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m04_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m05_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m06_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m07_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m08_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m09_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m11_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m12_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m13_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m14_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m16_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m17_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/RFSoC_Main_TB00/tb/RFSoC_Main_blk_i//axi_interconnect_0/m18_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 100 fs
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 8193
Time: 0 fs  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 fs  Iteration: 0
WARNING: 4 ns RFSoC_Main_TB00.tb.RFSoC_Main_blk_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[1200] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
[4200] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[4340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[5340] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[5484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[6484] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[6604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[7604] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[7668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[8668] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[8844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[9844] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[9964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[10964] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[11164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[12164] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[12260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[13260] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010010) -> AXI Write -> 16 bytes
  BURST addr a0010010 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000ab new_strb x 
[13436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010010) with Response 'OKAY'
[14436] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000010000000000000030 new_strb x 
[14516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[15516] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000100000000000000b1 new_strb x 
[15676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[16676] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000040000000000000011 new_strb x 
[16876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[17876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000400000000000000b1 new_strb x 
[17988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[18988] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000050000000000000030 new_strb x 
[19148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[20148] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001000000000000000fe new_strb x 
[20212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[21212] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000110000000000000000 new_strb x 
[21284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[22284] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0010000) -> AXI Write -> 16 bytes
  BURST addr a0010000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000001200000000000000aa new_strb x 
[22348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0010000) with Response 'OKAY'
[23348] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000100000000000000001 new_strb x 
[23524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[24524] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004000000000000000002 new_strb x 
[24692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[25692] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004100000000000000004 new_strb x 
[25756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[26756] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Write -> 16 bytes
  BURST addr a0020000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000004200000000000000008 new_strb x 
[26876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0020000) with Response 'OKAY'
[27876] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000002 new_strb x 
[27996] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[28996] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0008000) -> AXI Write -> 16 bytes
  BURST addr a0008000 i 1 J 16 new_data xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000009 new_strb x 
[29116] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Write for Starting Address(0xa0008000) with Response 'OKAY'
[39546] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0020000) -> AXI Read -> 16 bytes
[39620] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Done AXI Read for Starting Address(0xa0020000) with Response 'OKAY'
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4223.230 ; gain = 27.703
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 4223.230 ; gain = 78.902
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:01:58 . Memory (MB): peak = 4223.230 ; gain = 78.902
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 02:32:11 2024...
