
ECU_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000526c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08005378  08005378  00015378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005480  08005480  00020098  2**0
                  CONTENTS
  4 .ARM          00000000  08005480  08005480  00020098  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005480  08005480  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005480  08005480  00015480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005484  08005484  00015484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08005488  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000098  08005520  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08005520  00020358  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c1  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e552  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002129  00000000  00000000  0002e656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e50  00000000  00000000  00030780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b28  00000000  00000000  000315d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018d72  00000000  00000000  000320f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000107cd  00000000  00000000  0004ae6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f0e7  00000000  00000000  0005b637  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000045d0  00000000  00000000  000ea720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000eecf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000098 	.word	0x20000098
 8000128:	00000000 	.word	0x00000000
 800012c:	08005360 	.word	0x08005360

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000009c 	.word	0x2000009c
 8000148:	08005360 	.word	0x08005360

0800014c <GetSecurityLevel>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint8_t GetSecurityLevel(uint8_t LV_byteSring)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	uint8_t SecLevel_res;
	switch(LV_byteSring)
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	2b01      	cmp	r3, #1
 800015a:	d102      	bne.n	8000162 <GetSecurityLevel+0x16>
	{
		case SEC_LEVEL1:
		{
			SecLevel_res = 0;
 800015c:	2300      	movs	r3, #0
 800015e:	73fb      	strb	r3, [r7, #15]
			break;
 8000160:	bf00      	nop
		}
	}
	return SecLevel_res;
 8000162:	7bfb      	ldrb	r3, [r7, #15]
}
 8000164:	4618      	mov	r0, r3
 8000166:	3714      	adds	r7, #20
 8000168:	46bd      	mov	sp, r7
 800016a:	bc80      	pop	{r7}
 800016c:	4770      	bx	lr

0800016e <GetSecurityKeyLevel>:
uint8_t GetSecurityKeyLevel(uint8_t SecLevel_Val)
{
 800016e:	b480      	push	{r7}
 8000170:	b085      	sub	sp, #20
 8000172:	af00      	add	r7, sp, #0
 8000174:	4603      	mov	r3, r0
 8000176:	71fb      	strb	r3, [r7, #7]
	uint8_t keylv_res;
	if(SecLevel_Val==LEVEL1)
 8000178:	79fb      	ldrb	r3, [r7, #7]
 800017a:	2b00      	cmp	r3, #0
 800017c:	d101      	bne.n	8000182 <GetSecurityKeyLevel+0x14>
	{
		keylv_res = 0x02;
 800017e:	2302      	movs	r3, #2
 8000180:	73fb      	strb	r3, [r7, #15]
	}
	return keylv_res;
 8000182:	7bfb      	ldrb	r3, [r7, #15]
}
 8000184:	4618      	mov	r0, r3
 8000186:	3714      	adds	r7, #20
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr

0800018e <GetDID>:
uint16_t GetDID(uint8_t DID_HByteString,uint8_t DID_LByteString)
{
 800018e:	b480      	push	{r7}
 8000190:	b085      	sub	sp, #20
 8000192:	af00      	add	r7, sp, #0
 8000194:	4603      	mov	r3, r0
 8000196:	460a      	mov	r2, r1
 8000198:	71fb      	strb	r3, [r7, #7]
 800019a:	4613      	mov	r3, r2
 800019c:	71bb      	strb	r3, [r7, #6]
	uint16_t DID_res;
	DID_res = (DID_HByteString << 8) | DID_LByteString;
 800019e:	79fb      	ldrb	r3, [r7, #7]
 80001a0:	021b      	lsls	r3, r3, #8
 80001a2:	b21a      	sxth	r2, r3
 80001a4:	79bb      	ldrb	r3, [r7, #6]
 80001a6:	b21b      	sxth	r3, r3
 80001a8:	4313      	orrs	r3, r2
 80001aa:	b21b      	sxth	r3, r3
 80001ac:	81fb      	strh	r3, [r7, #14]
	return DID_res;
 80001ae:	89fb      	ldrh	r3, [r7, #14]
}
 80001b0:	4618      	mov	r0, r3
 80001b2:	3714      	adds	r7, #20
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bc80      	pop	{r7}
 80001b8:	4770      	bx	lr
	...

080001bc <GetCANFrameSize>:
uint8_t GetCANFrameSize(uint8_t aData[])
{
 80001bc:	b480      	push	{r7}
 80001be:	b085      	sub	sp, #20
 80001c0:	af00      	add	r7, sp, #0
 80001c2:	6078      	str	r0, [r7, #4]
	uint8_t SizeCount = 0;
 80001c4:	2300      	movs	r3, #0
 80001c6:	73fb      	strb	r3, [r7, #15]
	for(index_array=0;index_array<8;index_array++)
 80001c8:	4b0f      	ldr	r3, [pc, #60]	; (8000208 <GetCANFrameSize+0x4c>)
 80001ca:	2200      	movs	r2, #0
 80001cc:	701a      	strb	r2, [r3, #0]
 80001ce:	e010      	b.n	80001f2 <GetCANFrameSize+0x36>
	{
		if(aData[index_array]!=0)
 80001d0:	4b0d      	ldr	r3, [pc, #52]	; (8000208 <GetCANFrameSize+0x4c>)
 80001d2:	781b      	ldrb	r3, [r3, #0]
 80001d4:	461a      	mov	r2, r3
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	4413      	add	r3, r2
 80001da:	781b      	ldrb	r3, [r3, #0]
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d002      	beq.n	80001e6 <GetCANFrameSize+0x2a>
		{
			SizeCount++;
 80001e0:	7bfb      	ldrb	r3, [r7, #15]
 80001e2:	3301      	adds	r3, #1
 80001e4:	73fb      	strb	r3, [r7, #15]
	for(index_array=0;index_array<8;index_array++)
 80001e6:	4b08      	ldr	r3, [pc, #32]	; (8000208 <GetCANFrameSize+0x4c>)
 80001e8:	781b      	ldrb	r3, [r3, #0]
 80001ea:	3301      	adds	r3, #1
 80001ec:	b2da      	uxtb	r2, r3
 80001ee:	4b06      	ldr	r3, [pc, #24]	; (8000208 <GetCANFrameSize+0x4c>)
 80001f0:	701a      	strb	r2, [r3, #0]
 80001f2:	4b05      	ldr	r3, [pc, #20]	; (8000208 <GetCANFrameSize+0x4c>)
 80001f4:	781b      	ldrb	r3, [r3, #0]
 80001f6:	2b07      	cmp	r3, #7
 80001f8:	d9ea      	bls.n	80001d0 <GetCANFrameSize+0x14>
		}
	}
	return SizeCount;
 80001fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80001fc:	4618      	mov	r0, r3
 80001fe:	3714      	adds	r7, #20
 8000200:	46bd      	mov	sp, r7
 8000202:	bc80      	pop	{r7}
 8000204:	4770      	bx	lr
 8000206:	bf00      	nop
 8000208:	200001cd 	.word	0x200001cd

0800020c <Check_ReadRq_Validation>:
uint8_t Check_ReadRq_Validation(uint8_t FT, uint8_t DL, uint8_t Data_buf[])
{
 800020c:	b590      	push	{r4, r7, lr}
 800020e:	b085      	sub	sp, #20
 8000210:	af00      	add	r7, sp, #0
 8000212:	4603      	mov	r3, r0
 8000214:	603a      	str	r2, [r7, #0]
 8000216:	71fb      	strb	r3, [r7, #7]
 8000218:	460b      	mov	r3, r1
 800021a:	71bb      	strb	r3, [r7, #6]
	uint8_t Resp_res;
	/*Negative response case*/
	//case 1
	if(FT > 3)
 800021c:	79fb      	ldrb	r3, [r7, #7]
 800021e:	2b03      	cmp	r3, #3
 8000220:	d902      	bls.n	8000228 <Check_ReadRq_Validation+0x1c>
	{
		//transmit negative response
		Resp_res = NEGATIVE_RESPONSE;
 8000222:	2301      	movs	r3, #1
 8000224:	73fb      	strb	r3, [r7, #15]
 8000226:	e018      	b.n	800025a <Check_ReadRq_Validation+0x4e>
	} else
	{
		switch(FT)
 8000228:	79fb      	ldrb	r3, [r7, #7]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d001      	beq.n	8000232 <Check_ReadRq_Validation+0x26>
 800022e:	2b01      	cmp	r3, #1
				}
				break;
			}
			case 1: //flow control
			{
				break;
 8000230:	e013      	b.n	800025a <Check_ReadRq_Validation+0x4e>
				if(DL>7)
 8000232:	79bb      	ldrb	r3, [r7, #6]
 8000234:	2b07      	cmp	r3, #7
 8000236:	d902      	bls.n	800023e <Check_ReadRq_Validation+0x32>
					Resp_res = NEGATIVE_RESPONSE;
 8000238:	2301      	movs	r3, #1
 800023a:	73fb      	strb	r3, [r7, #15]
				break;
 800023c:	e00c      	b.n	8000258 <Check_ReadRq_Validation+0x4c>
					if(DL != (GetCANFrameSize(Data_buf)-1))
 800023e:	79bc      	ldrb	r4, [r7, #6]
 8000240:	6838      	ldr	r0, [r7, #0]
 8000242:	f7ff ffbb 	bl	80001bc <GetCANFrameSize>
 8000246:	4603      	mov	r3, r0
 8000248:	3b01      	subs	r3, #1
 800024a:	429c      	cmp	r4, r3
 800024c:	d002      	beq.n	8000254 <Check_ReadRq_Validation+0x48>
						Resp_res = NEGATIVE_RESPONSE;
 800024e:	2301      	movs	r3, #1
 8000250:	73fb      	strb	r3, [r7, #15]
				break;
 8000252:	e001      	b.n	8000258 <Check_ReadRq_Validation+0x4c>
						Resp_res = POSITIVE_RESPONSE;
 8000254:	2300      	movs	r3, #0
 8000256:	73fb      	strb	r3, [r7, #15]
				break;
 8000258:	bf00      	nop
			}
		}
	}

	return Resp_res;
 800025a:	7bfb      	ldrb	r3, [r7, #15]
}
 800025c:	4618      	mov	r0, r3
 800025e:	3714      	adds	r7, #20
 8000260:	46bd      	mov	sp, r7
 8000262:	bd90      	pop	{r4, r7, pc}

08000264 <GetFrameType>:
uint8_t GetFrameType(uint8_t FT_byteString) //Frame type co the dung chung cho SF FF
{
 8000264:	b480      	push	{r7}
 8000266:	b085      	sub	sp, #20
 8000268:	af00      	add	r7, sp, #0
 800026a:	4603      	mov	r3, r0
 800026c:	71fb      	strb	r3, [r7, #7]
	uint8_t FT_res;
	switch(FT_byteString)
 800026e:	79fb      	ldrb	r3, [r7, #7]
 8000270:	2b03      	cmp	r3, #3
 8000272:	d817      	bhi.n	80002a4 <GetFrameType+0x40>
 8000274:	a201      	add	r2, pc, #4	; (adr r2, 800027c <GetFrameType+0x18>)
 8000276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800027a:	bf00      	nop
 800027c:	0800028d 	.word	0x0800028d
 8000280:	08000293 	.word	0x08000293
 8000284:	08000299 	.word	0x08000299
 8000288:	0800029f 	.word	0x0800029f
	{
		case 0x00: //single frame
		{
			FT_res = 0;
 800028c:	2300      	movs	r3, #0
 800028e:	73fb      	strb	r3, [r7, #15]
			break;
 8000290:	e008      	b.n	80002a4 <GetFrameType+0x40>
		}
		case 0x01: //first frame
		{
			FT_res = 1;
 8000292:	2301      	movs	r3, #1
 8000294:	73fb      	strb	r3, [r7, #15]
			break;
 8000296:	e005      	b.n	80002a4 <GetFrameType+0x40>
		}
		case 0x02: //consecutive frame
		{
			FT_res = 2;
 8000298:	2302      	movs	r3, #2
 800029a:	73fb      	strb	r3, [r7, #15]
			break;
 800029c:	e002      	b.n	80002a4 <GetFrameType+0x40>
		}
		case 0x03: //flow control
		{
			FT_res = 3;
 800029e:	2303      	movs	r3, #3
 80002a0:	73fb      	strb	r3, [r7, #15]
			break;
 80002a2:	bf00      	nop
		}
	}
	return FT_res;
 80002a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80002a6:	4618      	mov	r0, r3
 80002a8:	3714      	adds	r7, #20
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bc80      	pop	{r7}
 80002ae:	4770      	bx	lr

080002b0 <GetDataLength>:
uint8_t GetDataLength(uint8_t DL_byteString) //Get datalength - co the trong tuong lai cai nay se dung chung duoc
{
 80002b0:	b480      	push	{r7}
 80002b2:	b085      	sub	sp, #20
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	4603      	mov	r3, r0
 80002b8:	71fb      	strb	r3, [r7, #7]
	uint8_t DL_res;
	switch(DL_byteString)
 80002ba:	79fb      	ldrb	r3, [r7, #7]
 80002bc:	2b70      	cmp	r3, #112	; 0x70
 80002be:	d02f      	beq.n	8000320 <GetDataLength+0x70>
 80002c0:	2b70      	cmp	r3, #112	; 0x70
 80002c2:	dc30      	bgt.n	8000326 <GetDataLength+0x76>
 80002c4:	2b60      	cmp	r3, #96	; 0x60
 80002c6:	d028      	beq.n	800031a <GetDataLength+0x6a>
 80002c8:	2b60      	cmp	r3, #96	; 0x60
 80002ca:	dc2c      	bgt.n	8000326 <GetDataLength+0x76>
 80002cc:	2b50      	cmp	r3, #80	; 0x50
 80002ce:	d021      	beq.n	8000314 <GetDataLength+0x64>
 80002d0:	2b50      	cmp	r3, #80	; 0x50
 80002d2:	dc28      	bgt.n	8000326 <GetDataLength+0x76>
 80002d4:	2b40      	cmp	r3, #64	; 0x40
 80002d6:	d01a      	beq.n	800030e <GetDataLength+0x5e>
 80002d8:	2b40      	cmp	r3, #64	; 0x40
 80002da:	dc24      	bgt.n	8000326 <GetDataLength+0x76>
 80002dc:	2b30      	cmp	r3, #48	; 0x30
 80002de:	d013      	beq.n	8000308 <GetDataLength+0x58>
 80002e0:	2b30      	cmp	r3, #48	; 0x30
 80002e2:	dc20      	bgt.n	8000326 <GetDataLength+0x76>
 80002e4:	2b20      	cmp	r3, #32
 80002e6:	d00c      	beq.n	8000302 <GetDataLength+0x52>
 80002e8:	2b20      	cmp	r3, #32
 80002ea:	dc1c      	bgt.n	8000326 <GetDataLength+0x76>
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d002      	beq.n	80002f6 <GetDataLength+0x46>
 80002f0:	2b10      	cmp	r3, #16
 80002f2:	d003      	beq.n	80002fc <GetDataLength+0x4c>
 80002f4:	e017      	b.n	8000326 <GetDataLength+0x76>
	{
		case DL_NONE_DATABYTE:
		{
			DL_res = 0;
 80002f6:	2300      	movs	r3, #0
 80002f8:	73fb      	strb	r3, [r7, #15]
			break;
 80002fa:	e014      	b.n	8000326 <GetDataLength+0x76>
		}
		case DL_1_DATABYTE:
		{
			DL_res = 1;
 80002fc:	2301      	movs	r3, #1
 80002fe:	73fb      	strb	r3, [r7, #15]
			break;
 8000300:	e011      	b.n	8000326 <GetDataLength+0x76>
		}
		case DL_2_DATABYTE:
		{
			DL_res = 2;
 8000302:	2302      	movs	r3, #2
 8000304:	73fb      	strb	r3, [r7, #15]
			break;
 8000306:	e00e      	b.n	8000326 <GetDataLength+0x76>
		}
		case DL_3_DATABYTE:
		{
			DL_res = 3;
 8000308:	2303      	movs	r3, #3
 800030a:	73fb      	strb	r3, [r7, #15]
			break;
 800030c:	e00b      	b.n	8000326 <GetDataLength+0x76>
		}
		case DL_4_DATABYTE:
		{
			DL_res = 4;
 800030e:	2304      	movs	r3, #4
 8000310:	73fb      	strb	r3, [r7, #15]
			break;
 8000312:	e008      	b.n	8000326 <GetDataLength+0x76>
		}
		case DL_5_DATABYTE:
		{
			DL_res = 5;
 8000314:	2305      	movs	r3, #5
 8000316:	73fb      	strb	r3, [r7, #15]
			break;
 8000318:	e005      	b.n	8000326 <GetDataLength+0x76>
		}
		case  DL_6_DATABYTE:
		{
			DL_res = 6;
 800031a:	2306      	movs	r3, #6
 800031c:	73fb      	strb	r3, [r7, #15]
			break;
 800031e:	e002      	b.n	8000326 <GetDataLength+0x76>
		}
		case DL_7_DATABYTE:
		{
			DL_res = 7;
 8000320:	2307      	movs	r3, #7
 8000322:	73fb      	strb	r3, [r7, #15]
			break;
 8000324:	bf00      	nop
		}
	}
	return DL_res;
 8000326:	7bfb      	ldrb	r3, [r7, #15]
}
 8000328:	4618      	mov	r0, r3
 800032a:	3714      	adds	r7, #20
 800032c:	46bd      	mov	sp, r7
 800032e:	bc80      	pop	{r7}
 8000330:	4770      	bx	lr

08000332 <SF_N_PCI_FrameTypeHandle>:
uint8_t SF_N_PCI_FrameTypeHandle(uint8_t byteString) //SF_PCI: Single Frame Protocol Control Info: FT + DL
{
 8000332:	b480      	push	{r7}
 8000334:	b083      	sub	sp, #12
 8000336:	af00      	add	r7, sp, #0
 8000338:	4603      	mov	r3, r0
 800033a:	71fb      	strb	r3, [r7, #7]
	return (byteString >> 4) & 0x03;
 800033c:	79fb      	ldrb	r3, [r7, #7]
 800033e:	091b      	lsrs	r3, r3, #4
 8000340:	b2db      	uxtb	r3, r3
 8000342:	f003 0303 	and.w	r3, r3, #3
 8000346:	b2db      	uxtb	r3, r3
}
 8000348:	4618      	mov	r0, r3
 800034a:	370c      	adds	r7, #12
 800034c:	46bd      	mov	sp, r7
 800034e:	bc80      	pop	{r7}
 8000350:	4770      	bx	lr

08000352 <SF_N_PCI_DataLenngthHandle>:
uint8_t SF_N_PCI_DataLenngthHandle(uint8_t byteString) //SF_PCI: Single Frame Protocol Control Info: FT + DL
{
 8000352:	b480      	push	{r7}
 8000354:	b083      	sub	sp, #12
 8000356:	af00      	add	r7, sp, #0
 8000358:	4603      	mov	r3, r0
 800035a:	71fb      	strb	r3, [r7, #7]
	return (byteString << 4) & 0x70;
 800035c:	79fb      	ldrb	r3, [r7, #7]
 800035e:	011b      	lsls	r3, r3, #4
 8000360:	b2db      	uxtb	r3, r3
 8000362:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000366:	b2db      	uxtb	r3, r3
}
 8000368:	4618      	mov	r0, r3
 800036a:	370c      	adds	r7, #12
 800036c:	46bd      	mov	sp, r7
 800036e:	bc80      	pop	{r7}
 8000370:	4770      	bx	lr
	...

08000374 <HAL_CAN_RxFifo1MsgPendingCallback>:
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
	if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &ECU_RxHeader, ECU_RxData) != HAL_OK)
 800037c:	4b09      	ldr	r3, [pc, #36]	; (80003a4 <HAL_CAN_RxFifo1MsgPendingCallback+0x30>)
 800037e:	4a0a      	ldr	r2, [pc, #40]	; (80003a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x34>)
 8000380:	2101      	movs	r1, #1
 8000382:	6878      	ldr	r0, [r7, #4]
 8000384:	f001 fbf9 	bl	8001b7a <HAL_CAN_GetRxMessage>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d002      	beq.n	8000394 <HAL_CAN_RxFifo1MsgPendingCallback+0x20>
	{
		Error_Handler();
 800038e:	f000 fe5f 	bl	8001050 <Error_Handler>
	}
	else
	{
		ReadRq_flag = 1;
	}
}
 8000392:	e002      	b.n	800039a <HAL_CAN_RxFifo1MsgPendingCallback+0x26>
		ReadRq_flag = 1;
 8000394:	4b05      	ldr	r3, [pc, #20]	; (80003ac <HAL_CAN_RxFifo1MsgPendingCallback+0x38>)
 8000396:	2201      	movs	r2, #1
 8000398:	701a      	strb	r2, [r3, #0]
}
 800039a:	bf00      	nop
 800039c:	3708      	adds	r7, #8
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	200001bc 	.word	0x200001bc
 80003a8:	20000184 	.word	0x20000184
 80003ac:	200001cf 	.word	0x200001cf

080003b0 <ReadRequest_handle>:
void ReadRequest_handle(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
	FT_String = SF_N_PCI_FrameTypeHandle(ECU_RxData[0]);
 80003b4:	4b42      	ldr	r3, [pc, #264]	; (80004c0 <ReadRequest_handle+0x110>)
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	4618      	mov	r0, r3
 80003ba:	f7ff ffba 	bl	8000332 <SF_N_PCI_FrameTypeHandle>
 80003be:	4603      	mov	r3, r0
 80003c0:	461a      	mov	r2, r3
 80003c2:	4b40      	ldr	r3, [pc, #256]	; (80004c4 <ReadRequest_handle+0x114>)
 80003c4:	701a      	strb	r2, [r3, #0]
	DL_String = SF_N_PCI_DataLenngthHandle(ECU_RxData[0]);
 80003c6:	4b3e      	ldr	r3, [pc, #248]	; (80004c0 <ReadRequest_handle+0x110>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	4618      	mov	r0, r3
 80003cc:	f7ff ffc1 	bl	8000352 <SF_N_PCI_DataLenngthHandle>
 80003d0:	4603      	mov	r3, r0
 80003d2:	461a      	mov	r2, r3
 80003d4:	4b3c      	ldr	r3, [pc, #240]	; (80004c8 <ReadRequest_handle+0x118>)
 80003d6:	701a      	strb	r2, [r3, #0]

	FrameType = GetFrameType(FT_String);
 80003d8:	4b3a      	ldr	r3, [pc, #232]	; (80004c4 <ReadRequest_handle+0x114>)
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	4618      	mov	r0, r3
 80003de:	f7ff ff41 	bl	8000264 <GetFrameType>
 80003e2:	4603      	mov	r3, r0
 80003e4:	461a      	mov	r2, r3
 80003e6:	4b39      	ldr	r3, [pc, #228]	; (80004cc <ReadRequest_handle+0x11c>)
 80003e8:	701a      	strb	r2, [r3, #0]
	DataLength = GetDataLength(DL_String);
 80003ea:	4b37      	ldr	r3, [pc, #220]	; (80004c8 <ReadRequest_handle+0x118>)
 80003ec:	781b      	ldrb	r3, [r3, #0]
 80003ee:	4618      	mov	r0, r3
 80003f0:	f7ff ff5e 	bl	80002b0 <GetDataLength>
 80003f4:	4603      	mov	r3, r0
 80003f6:	461a      	mov	r2, r3
 80003f8:	4b35      	ldr	r3, [pc, #212]	; (80004d0 <ReadRequest_handle+0x120>)
 80003fa:	701a      	strb	r2, [r3, #0]

	if(Check_ReadRq_Validation(FrameType,DataLength, ECU_RxData) != POSITIVE_RESPONSE)
 80003fc:	4b33      	ldr	r3, [pc, #204]	; (80004cc <ReadRequest_handle+0x11c>)
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	4a33      	ldr	r2, [pc, #204]	; (80004d0 <ReadRequest_handle+0x120>)
 8000402:	7811      	ldrb	r1, [r2, #0]
 8000404:	4a2e      	ldr	r2, [pc, #184]	; (80004c0 <ReadRequest_handle+0x110>)
 8000406:	4618      	mov	r0, r3
 8000408:	f7ff ff00 	bl	800020c <Check_ReadRq_Validation>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d006      	beq.n	8000420 <ReadRequest_handle+0x70>
	{
		//transmit negative response CAN frame packet
		HAL_CAN_AddTxMessage(&hcan, &ECU_TxHeader,NegativeReadRsp_TxData,&ECU_TxMailbox);
 8000412:	4b30      	ldr	r3, [pc, #192]	; (80004d4 <ReadRequest_handle+0x124>)
 8000414:	4a30      	ldr	r2, [pc, #192]	; (80004d8 <ReadRequest_handle+0x128>)
 8000416:	4931      	ldr	r1, [pc, #196]	; (80004dc <ReadRequest_handle+0x12c>)
 8000418:	4831      	ldr	r0, [pc, #196]	; (80004e0 <ReadRequest_handle+0x130>)
 800041a:	f001 fadf 	bl	80019dc <HAL_CAN_AddTxMessage>
					}
					//free(DataBuffer);
			break;
		}
	}
}
 800041e:	e04c      	b.n	80004ba <ReadRequest_handle+0x10a>
		DID_Val = GetDID(ECU_RxData[2], ECU_RxData[3]);
 8000420:	4b27      	ldr	r3, [pc, #156]	; (80004c0 <ReadRequest_handle+0x110>)
 8000422:	789b      	ldrb	r3, [r3, #2]
 8000424:	4a26      	ldr	r2, [pc, #152]	; (80004c0 <ReadRequest_handle+0x110>)
 8000426:	78d2      	ldrb	r2, [r2, #3]
 8000428:	4611      	mov	r1, r2
 800042a:	4618      	mov	r0, r3
 800042c:	f7ff feaf 	bl	800018e <GetDID>
 8000430:	4603      	mov	r3, r0
 8000432:	461a      	mov	r2, r3
 8000434:	4b2b      	ldr	r3, [pc, #172]	; (80004e4 <ReadRequest_handle+0x134>)
 8000436:	801a      	strh	r2, [r3, #0]
		switch(DID_Val)
 8000438:	4b2a      	ldr	r3, [pc, #168]	; (80004e4 <ReadRequest_handle+0x134>)
 800043a:	881b      	ldrh	r3, [r3, #0]
 800043c:	461a      	mov	r2, r3
 800043e:	f240 1323 	movw	r3, #291	; 0x123
 8000442:	429a      	cmp	r2, r3
 8000444:	d139      	bne.n	80004ba <ReadRequest_handle+0x10a>
					PositiveReadRsp_TxData[0] = ECU_RxData[1] + 0x40;
 8000446:	4b1e      	ldr	r3, [pc, #120]	; (80004c0 <ReadRequest_handle+0x110>)
 8000448:	785b      	ldrb	r3, [r3, #1]
 800044a:	3340      	adds	r3, #64	; 0x40
 800044c:	b2da      	uxtb	r2, r3
 800044e:	4b26      	ldr	r3, [pc, #152]	; (80004e8 <ReadRequest_handle+0x138>)
 8000450:	701a      	strb	r2, [r3, #0]
					PositiveReadRsp_TxData[1] = ECU_RxData[2];
 8000452:	4b1b      	ldr	r3, [pc, #108]	; (80004c0 <ReadRequest_handle+0x110>)
 8000454:	789a      	ldrb	r2, [r3, #2]
 8000456:	4b24      	ldr	r3, [pc, #144]	; (80004e8 <ReadRequest_handle+0x138>)
 8000458:	705a      	strb	r2, [r3, #1]
					PositiveReadRsp_TxData[2] = ECU_RxData[3];
 800045a:	4b19      	ldr	r3, [pc, #100]	; (80004c0 <ReadRequest_handle+0x110>)
 800045c:	78da      	ldrb	r2, [r3, #3]
 800045e:	4b22      	ldr	r3, [pc, #136]	; (80004e8 <ReadRequest_handle+0x138>)
 8000460:	709a      	strb	r2, [r3, #2]
					PositiveReadRsp_TxData[3] = FT_SINGLEFRAME + sizeof(DataBuffer); //du lieu data co do dai la 4 - TEST
 8000462:	4b21      	ldr	r3, [pc, #132]	; (80004e8 <ReadRequest_handle+0x138>)
 8000464:	2205      	movs	r2, #5
 8000466:	70da      	strb	r2, [r3, #3]
					for (index_array = 0;index_array<sizeof(DataBuffer);index_array++)
 8000468:	4b20      	ldr	r3, [pc, #128]	; (80004ec <ReadRequest_handle+0x13c>)
 800046a:	2200      	movs	r2, #0
 800046c:	701a      	strb	r2, [r3, #0]
 800046e:	e00f      	b.n	8000490 <ReadRequest_handle+0xe0>
						PositiveReadRsp_TxData[index_array+4] = DataBuffer[index_array];
 8000470:	4b1e      	ldr	r3, [pc, #120]	; (80004ec <ReadRequest_handle+0x13c>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	4619      	mov	r1, r3
 8000476:	4b1d      	ldr	r3, [pc, #116]	; (80004ec <ReadRequest_handle+0x13c>)
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	3304      	adds	r3, #4
 800047c:	4a1c      	ldr	r2, [pc, #112]	; (80004f0 <ReadRequest_handle+0x140>)
 800047e:	5c51      	ldrb	r1, [r2, r1]
 8000480:	4a19      	ldr	r2, [pc, #100]	; (80004e8 <ReadRequest_handle+0x138>)
 8000482:	54d1      	strb	r1, [r2, r3]
					for (index_array = 0;index_array<sizeof(DataBuffer);index_array++)
 8000484:	4b19      	ldr	r3, [pc, #100]	; (80004ec <ReadRequest_handle+0x13c>)
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	3301      	adds	r3, #1
 800048a:	b2da      	uxtb	r2, r3
 800048c:	4b17      	ldr	r3, [pc, #92]	; (80004ec <ReadRequest_handle+0x13c>)
 800048e:	701a      	strb	r2, [r3, #0]
 8000490:	4b16      	ldr	r3, [pc, #88]	; (80004ec <ReadRequest_handle+0x13c>)
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	2b04      	cmp	r3, #4
 8000496:	d9eb      	bls.n	8000470 <ReadRequest_handle+0xc0>
					if (HAL_CAN_AddTxMessage(&hcan, &ECU_TxHeader,PositiveReadRsp_TxData,&ECU_TxMailbox) != HAL_OK)
 8000498:	4b0e      	ldr	r3, [pc, #56]	; (80004d4 <ReadRequest_handle+0x124>)
 800049a:	4a13      	ldr	r2, [pc, #76]	; (80004e8 <ReadRequest_handle+0x138>)
 800049c:	490f      	ldr	r1, [pc, #60]	; (80004dc <ReadRequest_handle+0x12c>)
 800049e:	4810      	ldr	r0, [pc, #64]	; (80004e0 <ReadRequest_handle+0x130>)
 80004a0:	f001 fa9c 	bl	80019dc <HAL_CAN_AddTxMessage>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d003      	beq.n	80004b2 <ReadRequest_handle+0x102>
						error_flag = 1;
 80004aa:	4b12      	ldr	r3, [pc, #72]	; (80004f4 <ReadRequest_handle+0x144>)
 80004ac:	2201      	movs	r2, #1
 80004ae:	701a      	strb	r2, [r3, #0]
			break;
 80004b0:	e002      	b.n	80004b8 <ReadRequest_handle+0x108>
						error_flag = 0;
 80004b2:	4b10      	ldr	r3, [pc, #64]	; (80004f4 <ReadRequest_handle+0x144>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]
			break;
 80004b8:	bf00      	nop
}
 80004ba:	bf00      	nop
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	200001bc 	.word	0x200001bc
 80004c4:	200001c4 	.word	0x200001c4
 80004c8:	200001c5 	.word	0x200001c5
 80004cc:	200001c6 	.word	0x200001c6
 80004d0:	200001c7 	.word	0x200001c7
 80004d4:	200001a0 	.word	0x200001a0
 80004d8:	20000000 	.word	0x20000000
 80004dc:	2000016c 	.word	0x2000016c
 80004e0:	200000b4 	.word	0x200000b4
 80004e4:	200001ca 	.word	0x200001ca
 80004e8:	200001a4 	.word	0x200001a4
 80004ec:	200001cd 	.word	0x200001cd
 80004f0:	20000028 	.word	0x20000028
 80004f4:	200001ce 	.word	0x200001ce

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b08a      	sub	sp, #40	; 0x28
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fe:	f000 ffdf 	bl	80014c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000502:	f000 fc2f 	bl	8000d64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000506:	f000 fd23 	bl	8000f50 <MX_GPIO_Init>
  MX_CAN_Init();
 800050a:	f000 fc71 	bl	8000df0 <MX_CAN_Init>
  MX_USART1_UART_Init();
 800050e:	f000 fcf5 	bl	8000efc <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000512:	f000 fca5 	bl	8000e60 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 8000516:	489e      	ldr	r0, [pc, #632]	; (8000790 <main+0x298>)
 8000518:	f002 fe54 	bl	80031c4 <HAL_TIM_Base_Start_IT>

  HAL_CAN_Init(&hcan);
 800051c:	489d      	ldr	r0, [pc, #628]	; (8000794 <main+0x29c>)
 800051e:	f001 f855 	bl	80015cc <HAL_CAN_Init>

  //Send notify signal to recieve message from actuator node
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 8000522:	2110      	movs	r1, #16
 8000524:	489b      	ldr	r0, [pc, #620]	; (8000794 <main+0x29c>)
 8000526:	f001 fc49 	bl	8001dbc <HAL_CAN_ActivateNotification>

  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 800052a:	2301      	movs	r3, #1
 800052c:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 2;  // anything between 0 to SlaveStartFilterBank
 800052e:	2302      	movs	r3, #2
 8000530:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 8000532:	2301      	movs	r3, #1
 8000534:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x712 << 5;
 8000536:	f24e 2340 	movw	r3, #57920	; 0xe240
 800053a:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 800053c:	2300      	movs	r3, #0
 800053e:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x712 << 5;
 8000540:	f24e 2340 	movw	r3, #57920	; 0xe240
 8000544:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8000546:	2300      	movs	r3, #0
 8000548:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800054a:	2300      	movs	r3, #0
 800054c:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800054e:	2301      	movs	r3, #1
 8000550:	61fb      	str	r3, [r7, #28]
  //canfilterconfig.SlaveStartFilterBank = 14;

   HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8000552:	463b      	mov	r3, r7
 8000554:	4619      	mov	r1, r3
 8000556:	488f      	ldr	r0, [pc, #572]	; (8000794 <main+0x29c>)
 8000558:	f001 f933 	bl	80017c2 <HAL_CAN_ConfigFilter>

   HAL_CAN_Start(&hcan);
 800055c:	488d      	ldr	r0, [pc, #564]	; (8000794 <main+0x29c>)
 800055e:	f001 f9f9 	bl	8001954 <HAL_CAN_Start>

   //Tx ECU header general
   //Config CAN Tx header
   ECU_TxHeader.DLC = 8;
 8000562:	4b8d      	ldr	r3, [pc, #564]	; (8000798 <main+0x2a0>)
 8000564:	2208      	movs	r2, #8
 8000566:	611a      	str	r2, [r3, #16]
   ECU_TxHeader.ExtId = 0;
 8000568:	4b8b      	ldr	r3, [pc, #556]	; (8000798 <main+0x2a0>)
 800056a:	2200      	movs	r2, #0
 800056c:	605a      	str	r2, [r3, #4]
   ECU_TxHeader.IDE = CAN_ID_STD;
 800056e:	4b8a      	ldr	r3, [pc, #552]	; (8000798 <main+0x2a0>)
 8000570:	2200      	movs	r2, #0
 8000572:	609a      	str	r2, [r3, #8]
   ECU_TxHeader.RTR = CAN_RTR_DATA;
 8000574:	4b88      	ldr	r3, [pc, #544]	; (8000798 <main+0x2a0>)
 8000576:	2200      	movs	r2, #0
 8000578:	60da      	str	r2, [r3, #12]
   ECU_TxHeader.StdId = 0x7A2;
 800057a:	4b87      	ldr	r3, [pc, #540]	; (8000798 <main+0x2a0>)
 800057c:	f240 72a2 	movw	r2, #1954	; 0x7a2
 8000580:	601a      	str	r2, [r3, #0]
   ECU_TxHeader.TransmitGlobalTime = DISABLE;
 8000582:	4b85      	ldr	r3, [pc, #532]	; (8000798 <main+0x2a0>)
 8000584:	2200      	movs	r2, #0
 8000586:	751a      	strb	r2, [r3, #20]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 HAL_Delay(100);
 8000588:	2064      	movs	r0, #100	; 0x64
 800058a:	f000 fffb 	bl	8001584 <HAL_Delay>
	 switch(ecu_state)
 800058e:	4b83      	ldr	r3, [pc, #524]	; (800079c <main+0x2a4>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b03      	cmp	r3, #3
 8000594:	d8f8      	bhi.n	8000588 <main+0x90>
 8000596:	a201      	add	r2, pc, #4	; (adr r2, 800059c <main+0xa4>)
 8000598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800059c:	080005ad 	.word	0x080005ad
 80005a0:	0800060f 	.word	0x0800060f
 80005a4:	08000771 	.word	0x08000771
 80005a8:	0800061b 	.word	0x0800061b
	 {
	 	 case IDLE_STATE:
	 	 {
	 		 if(ReadRq_flag == 1)
 80005ac:	4b7c      	ldr	r3, [pc, #496]	; (80007a0 <main+0x2a8>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	2b01      	cmp	r3, #1
 80005b2:	d123      	bne.n	80005fc <main+0x104>
	 		 {
	 			 switch(ECU_RxData[1])
 80005b4:	4b7b      	ldr	r3, [pc, #492]	; (80007a4 <main+0x2ac>)
 80005b6:	785b      	ldrb	r3, [r3, #1]
 80005b8:	2b2e      	cmp	r3, #46	; 0x2e
 80005ba:	d00a      	beq.n	80005d2 <main+0xda>
 80005bc:	2b2e      	cmp	r3, #46	; 0x2e
 80005be:	dc19      	bgt.n	80005f4 <main+0xfc>
 80005c0:	2b22      	cmp	r3, #34	; 0x22
 80005c2:	d002      	beq.n	80005ca <main+0xd2>
 80005c4:	2b27      	cmp	r3, #39	; 0x27
 80005c6:	d010      	beq.n	80005ea <main+0xf2>
 80005c8:	e014      	b.n	80005f4 <main+0xfc>
	 			 {
	 			 	 case ReadDataByIdentifier:
	 			 	 {
	 			 		 ecu_state = READREQUEST_STATE;
 80005ca:	4b74      	ldr	r3, [pc, #464]	; (800079c <main+0x2a4>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	701a      	strb	r2, [r3, #0]
	 			 		 break;
 80005d0:	e010      	b.n	80005f4 <main+0xfc>
	 			 	 }
	 			 	 case WriteDataByIndentifier:
	 			 	 {
	 			 		 if(security_flag == 0)
 80005d2:	4b75      	ldr	r3, [pc, #468]	; (80007a8 <main+0x2b0>)
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d00b      	beq.n	80005f2 <main+0xfa>
	 			 		 {
//	 			 			 //do nothing because there is no definition for this - ignore
//	 			 			 //solution 1 - just go back to idle state
//	 			 			 //solution 2 - Security Access then write
	 			 		 }
	 			 		 else if(security_flag == 1)
 80005da:	4b73      	ldr	r3, [pc, #460]	; (80007a8 <main+0x2b0>)
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d107      	bne.n	80005f2 <main+0xfa>
	 			 		 {
	 			 			ecu_state = WRITEREQUEST_STATE;
 80005e2:	4b6e      	ldr	r3, [pc, #440]	; (800079c <main+0x2a4>)
 80005e4:	2203      	movs	r2, #3
 80005e6:	701a      	strb	r2, [r3, #0]
	 			 		 }
	 			 		 break;
 80005e8:	e003      	b.n	80005f2 <main+0xfa>
	 			 	 }
	 			 	 case SecurityAccess:
	 			 	 {
	 			 		 ecu_state = SECURITY_ACCESS_STATE;
 80005ea:	4b6c      	ldr	r3, [pc, #432]	; (800079c <main+0x2a4>)
 80005ec:	2202      	movs	r2, #2
 80005ee:	701a      	strb	r2, [r3, #0]
	 			 		 break;
 80005f0:	e000      	b.n	80005f4 <main+0xfc>
	 			 		 break;
 80005f2:	bf00      	nop
	 			 	 }
	 			 }
	 			ReadRq_flag = 0;
 80005f4:	4b6a      	ldr	r3, [pc, #424]	; (80007a0 <main+0x2a8>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	701a      	strb	r2, [r3, #0]
	 		 } else if (ReadRq_flag == 0)
	 		 {
	 			 ecu_state = IDLE_STATE;
	 		 }
	 		 break;
 80005fa:	e38a      	b.n	8000d12 <main+0x81a>
	 		 } else if (ReadRq_flag == 0)
 80005fc:	4b68      	ldr	r3, [pc, #416]	; (80007a0 <main+0x2a8>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	f040 8386 	bne.w	8000d12 <main+0x81a>
	 			 ecu_state = IDLE_STATE;
 8000606:	4b65      	ldr	r3, [pc, #404]	; (800079c <main+0x2a4>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
	 		 break;
 800060c:	e381      	b.n	8000d12 <main+0x81a>
	 	 }
	 	 case READREQUEST_STATE:
	 	 {
	 		 ReadRequest_handle();
 800060e:	f7ff fecf 	bl	80003b0 <ReadRequest_handle>
	 		 ecu_state = IDLE_STATE;
 8000612:	4b62      	ldr	r3, [pc, #392]	; (800079c <main+0x2a4>)
 8000614:	2200      	movs	r2, #0
 8000616:	701a      	strb	r2, [r3, #0]
	 		 break;
 8000618:	e37f      	b.n	8000d1a <main+0x822>
	 	 }
	 	 case WRITEREQUEST_STATE:
	 	 {
	 		 //receive write request
	 		FT_String = SF_N_PCI_FrameTypeHandle(ECU_RxData[0]);
 800061a:	4b62      	ldr	r3, [pc, #392]	; (80007a4 <main+0x2ac>)
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	4618      	mov	r0, r3
 8000620:	f7ff fe87 	bl	8000332 <SF_N_PCI_FrameTypeHandle>
 8000624:	4603      	mov	r3, r0
 8000626:	461a      	mov	r2, r3
 8000628:	4b60      	ldr	r3, [pc, #384]	; (80007ac <main+0x2b4>)
 800062a:	701a      	strb	r2, [r3, #0]
	 		FrameType = GetFrameType(FT_String);
 800062c:	4b5f      	ldr	r3, [pc, #380]	; (80007ac <main+0x2b4>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	4618      	mov	r0, r3
 8000632:	f7ff fe17 	bl	8000264 <GetFrameType>
 8000636:	4603      	mov	r3, r0
 8000638:	461a      	mov	r2, r3
 800063a:	4b5d      	ldr	r3, [pc, #372]	; (80007b0 <main+0x2b8>)
 800063c:	701a      	strb	r2, [r3, #0]
	 		if(FrameType == 0)
 800063e:	4b5c      	ldr	r3, [pc, #368]	; (80007b0 <main+0x2b8>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	f040 8090 	bne.w	8000768 <main+0x270>
	 		{
	 			 DID_Val = GetDID(ECU_RxData[2], ECU_RxData[3]);
 8000648:	4b56      	ldr	r3, [pc, #344]	; (80007a4 <main+0x2ac>)
 800064a:	789b      	ldrb	r3, [r3, #2]
 800064c:	4a55      	ldr	r2, [pc, #340]	; (80007a4 <main+0x2ac>)
 800064e:	78d2      	ldrb	r2, [r2, #3]
 8000650:	4611      	mov	r1, r2
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff fd9b 	bl	800018e <GetDID>
 8000658:	4603      	mov	r3, r0
 800065a:	461a      	mov	r2, r3
 800065c:	4b55      	ldr	r3, [pc, #340]	; (80007b4 <main+0x2bc>)
 800065e:	801a      	strh	r2, [r3, #0]

	 			 switch(DID_Val)
 8000660:	4b54      	ldr	r3, [pc, #336]	; (80007b4 <main+0x2bc>)
 8000662:	881b      	ldrh	r3, [r3, #0]
 8000664:	461a      	mov	r2, r3
 8000666:	f240 1323 	movw	r3, #291	; 0x123
 800066a:	429a      	cmp	r2, r3
 800066c:	d103      	bne.n	8000676 <main+0x17e>
	 			 {
	 			 	 case 0x0123:
	 			 	 {
	 					DID_available_flag = 1;
 800066e:	4b52      	ldr	r3, [pc, #328]	; (80007b8 <main+0x2c0>)
 8000670:	2201      	movs	r2, #1
 8000672:	701a      	strb	r2, [r3, #0]
	 					break;
 8000674:	bf00      	nop
	 				}
	 			 }

	 			 if(DID_available_flag == 1)
 8000676:	4b50      	ldr	r3, [pc, #320]	; (80007b8 <main+0x2c0>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2b01      	cmp	r3, #1
 800067c:	d15b      	bne.n	8000736 <main+0x23e>
	 			 {
	 				 //check data length >= 4 bytes
	 				 DL_String = SF_N_PCI_DataLenngthHandle(ECU_RxData[0]);
 800067e:	4b49      	ldr	r3, [pc, #292]	; (80007a4 <main+0x2ac>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff fe65 	bl	8000352 <SF_N_PCI_DataLenngthHandle>
 8000688:	4603      	mov	r3, r0
 800068a:	461a      	mov	r2, r3
 800068c:	4b4b      	ldr	r3, [pc, #300]	; (80007bc <main+0x2c4>)
 800068e:	701a      	strb	r2, [r3, #0]
	 				 DataLength = GetDataLength(DL_String);
 8000690:	4b4a      	ldr	r3, [pc, #296]	; (80007bc <main+0x2c4>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	4618      	mov	r0, r3
 8000696:	f7ff fe0b 	bl	80002b0 <GetDataLength>
 800069a:	4603      	mov	r3, r0
 800069c:	461a      	mov	r2, r3
 800069e:	4b48      	ldr	r3, [pc, #288]	; (80007c0 <main+0x2c8>)
 80006a0:	701a      	strb	r2, [r3, #0]

	 				 if(DataLength>=4)
 80006a2:	4b47      	ldr	r3, [pc, #284]	; (80007c0 <main+0x2c8>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2b03      	cmp	r3, #3
 80006a8:	d928      	bls.n	80006fc <main+0x204>
	 				 {
	 					 //write to data buffer
	 					 for(index_array = 0;index_array<4;index_array++)
 80006aa:	4b46      	ldr	r3, [pc, #280]	; (80007c4 <main+0x2cc>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
 80006b0:	e00f      	b.n	80006d2 <main+0x1da>
	 					 {
	 						 DataBuffer[index_array] = ECU_RxData[index_array+4];
 80006b2:	4b44      	ldr	r3, [pc, #272]	; (80007c4 <main+0x2cc>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	3304      	adds	r3, #4
 80006b8:	4a42      	ldr	r2, [pc, #264]	; (80007c4 <main+0x2cc>)
 80006ba:	7812      	ldrb	r2, [r2, #0]
 80006bc:	4611      	mov	r1, r2
 80006be:	4a39      	ldr	r2, [pc, #228]	; (80007a4 <main+0x2ac>)
 80006c0:	5cd2      	ldrb	r2, [r2, r3]
 80006c2:	4b41      	ldr	r3, [pc, #260]	; (80007c8 <main+0x2d0>)
 80006c4:	545a      	strb	r2, [r3, r1]
	 					 for(index_array = 0;index_array<4;index_array++)
 80006c6:	4b3f      	ldr	r3, [pc, #252]	; (80007c4 <main+0x2cc>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	3301      	adds	r3, #1
 80006cc:	b2da      	uxtb	r2, r3
 80006ce:	4b3d      	ldr	r3, [pc, #244]	; (80007c4 <main+0x2cc>)
 80006d0:	701a      	strb	r2, [r3, #0]
 80006d2:	4b3c      	ldr	r3, [pc, #240]	; (80007c4 <main+0x2cc>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b03      	cmp	r3, #3
 80006d8:	d9eb      	bls.n	80006b2 <main+0x1ba>
	 					 }
	 					 //send positive response
	 					 if(HAL_CAN_AddTxMessage(&hcan,&ECU_TxHeader,WritePositiveResponse_TxData,&ECU_TxMailbox)!=HAL_OK)
 80006da:	4b3c      	ldr	r3, [pc, #240]	; (80007cc <main+0x2d4>)
 80006dc:	4a3c      	ldr	r2, [pc, #240]	; (80007d0 <main+0x2d8>)
 80006de:	492e      	ldr	r1, [pc, #184]	; (8000798 <main+0x2a0>)
 80006e0:	482c      	ldr	r0, [pc, #176]	; (8000794 <main+0x29c>)
 80006e2:	f001 f97b 	bl	80019dc <HAL_CAN_AddTxMessage>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d003      	beq.n	80006f4 <main+0x1fc>
	 					 {
	 						 error_flag = 1;
 80006ec:	4b39      	ldr	r3, [pc, #228]	; (80007d4 <main+0x2dc>)
 80006ee:	2201      	movs	r2, #1
 80006f0:	701a      	strb	r2, [r3, #0]
 80006f2:	e01c      	b.n	800072e <main+0x236>
	 					 } else {
	 						 error_flag = 0;
 80006f4:	4b37      	ldr	r3, [pc, #220]	; (80007d4 <main+0x2dc>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	701a      	strb	r2, [r3, #0]
 80006fa:	e018      	b.n	800072e <main+0x236>
	 					 }

	 				 } else {
	 					 //send negative response for data length

	 					 WriteNegativeResponse_TxData[0] = 0x7F;
 80006fc:	4b36      	ldr	r3, [pc, #216]	; (80007d8 <main+0x2e0>)
 80006fe:	227f      	movs	r2, #127	; 0x7f
 8000700:	701a      	strb	r2, [r3, #0]
	 					 WriteNegativeResponse_TxData[1] = 0x2E;
 8000702:	4b35      	ldr	r3, [pc, #212]	; (80007d8 <main+0x2e0>)
 8000704:	222e      	movs	r2, #46	; 0x2e
 8000706:	705a      	strb	r2, [r3, #1]
	 					 WriteNegativeResponse_TxData[2] = 0x13;
 8000708:	4b33      	ldr	r3, [pc, #204]	; (80007d8 <main+0x2e0>)
 800070a:	2213      	movs	r2, #19
 800070c:	709a      	strb	r2, [r3, #2]

	 					 if(HAL_CAN_AddTxMessage(&hcan,&ECU_TxHeader,WriteNegativeResponse_TxData,&ECU_TxMailbox)!=HAL_OK)
 800070e:	4b2f      	ldr	r3, [pc, #188]	; (80007cc <main+0x2d4>)
 8000710:	4a31      	ldr	r2, [pc, #196]	; (80007d8 <main+0x2e0>)
 8000712:	4921      	ldr	r1, [pc, #132]	; (8000798 <main+0x2a0>)
 8000714:	481f      	ldr	r0, [pc, #124]	; (8000794 <main+0x29c>)
 8000716:	f001 f961 	bl	80019dc <HAL_CAN_AddTxMessage>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d003      	beq.n	8000728 <main+0x230>
	 					 {
	 						 error_flag = 1;
 8000720:	4b2c      	ldr	r3, [pc, #176]	; (80007d4 <main+0x2dc>)
 8000722:	2201      	movs	r2, #1
 8000724:	701a      	strb	r2, [r3, #0]
 8000726:	e002      	b.n	800072e <main+0x236>
	 					 } else {
	 						 error_flag = 0;
 8000728:	4b2a      	ldr	r3, [pc, #168]	; (80007d4 <main+0x2dc>)
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]
	 					 }
	 				 }
	 				 DID_available_flag = 0;
 800072e:	4b22      	ldr	r3, [pc, #136]	; (80007b8 <main+0x2c0>)
 8000730:	2200      	movs	r2, #0
 8000732:	701a      	strb	r2, [r3, #0]
 8000734:	e018      	b.n	8000768 <main+0x270>
	 			 } else { //else no DID
	 				//send negative response - DID is not supported
	 				 WriteNegativeResponse_TxData[0] = 0x7F;
 8000736:	4b28      	ldr	r3, [pc, #160]	; (80007d8 <main+0x2e0>)
 8000738:	227f      	movs	r2, #127	; 0x7f
 800073a:	701a      	strb	r2, [r3, #0]
	 				 WriteNegativeResponse_TxData[1] = 0x2E;
 800073c:	4b26      	ldr	r3, [pc, #152]	; (80007d8 <main+0x2e0>)
 800073e:	222e      	movs	r2, #46	; 0x2e
 8000740:	705a      	strb	r2, [r3, #1]
	 				 WriteNegativeResponse_TxData[2] = 0x31;
 8000742:	4b25      	ldr	r3, [pc, #148]	; (80007d8 <main+0x2e0>)
 8000744:	2231      	movs	r2, #49	; 0x31
 8000746:	709a      	strb	r2, [r3, #2]

	 				 if(HAL_CAN_AddTxMessage(&hcan,&ECU_TxHeader,WriteNegativeResponse_TxData,&ECU_TxMailbox)!=HAL_OK)
 8000748:	4b20      	ldr	r3, [pc, #128]	; (80007cc <main+0x2d4>)
 800074a:	4a23      	ldr	r2, [pc, #140]	; (80007d8 <main+0x2e0>)
 800074c:	4912      	ldr	r1, [pc, #72]	; (8000798 <main+0x2a0>)
 800074e:	4811      	ldr	r0, [pc, #68]	; (8000794 <main+0x29c>)
 8000750:	f001 f944 	bl	80019dc <HAL_CAN_AddTxMessage>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d003      	beq.n	8000762 <main+0x26a>
	 				 {
	 					 error_flag = 1;
 800075a:	4b1e      	ldr	r3, [pc, #120]	; (80007d4 <main+0x2dc>)
 800075c:	2201      	movs	r2, #1
 800075e:	701a      	strb	r2, [r3, #0]
 8000760:	e002      	b.n	8000768 <main+0x270>
	 				 } else {
	 					 error_flag = 0;
 8000762:	4b1c      	ldr	r3, [pc, #112]	; (80007d4 <main+0x2dc>)
 8000764:	2200      	movs	r2, #0
 8000766:	701a      	strb	r2, [r3, #0]
	 				 }
	 			}
	 		 }
	 		 ecu_state = IDLE_STATE;
 8000768:	4b0c      	ldr	r3, [pc, #48]	; (800079c <main+0x2a4>)
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
	 		 break;
 800076e:	e2d4      	b.n	8000d1a <main+0x822>
	 	 }
	 	 case SECURITY_ACCESS_STATE:
	 	 {
	 		 switch(security_state)
 8000770:	4b1a      	ldr	r3, [pc, #104]	; (80007dc <main+0x2e4>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b03      	cmp	r3, #3
 8000776:	f200 82ce 	bhi.w	8000d16 <main+0x81e>
 800077a:	a201      	add	r2, pc, #4	; (adr r2, 8000780 <main+0x288>)
 800077c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000780:	080007e1 	.word	0x080007e1
 8000784:	0800093d 	.word	0x0800093d
 8000788:	08000b2b 	.word	0x08000b2b
 800078c:	08000c39 	.word	0x08000c39
 8000790:	200000dc 	.word	0x200000dc
 8000794:	200000b4 	.word	0x200000b4
 8000798:	2000016c 	.word	0x2000016c
 800079c:	20000201 	.word	0x20000201
 80007a0:	200001cf 	.word	0x200001cf
 80007a4:	200001bc 	.word	0x200001bc
 80007a8:	200001d0 	.word	0x200001d0
 80007ac:	200001c4 	.word	0x200001c4
 80007b0:	200001c6 	.word	0x200001c6
 80007b4:	200001ca 	.word	0x200001ca
 80007b8:	200001d2 	.word	0x200001d2
 80007bc:	200001c5 	.word	0x200001c5
 80007c0:	200001c7 	.word	0x200001c7
 80007c4:	200001cd 	.word	0x200001cd
 80007c8:	20000028 	.word	0x20000028
 80007cc:	200001a0 	.word	0x200001a0
 80007d0:	20000020 	.word	0x20000020
 80007d4:	200001ce 	.word	0x200001ce
 80007d8:	200001b4 	.word	0x200001b4
 80007dc:	20000202 	.word	0x20000202
	 		 {
	 		 	 case SEND_SEED: //truoc do da nhan duoc goi request security tu tester
	 		 	 {
	 		 		SecurityLevel = GetSecurityLevel(ECU_RxData[2]);
 80007e0:	4b4a      	ldr	r3, [pc, #296]	; (800090c <main+0x414>)
 80007e2:	789b      	ldrb	r3, [r3, #2]
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff fcb1 	bl	800014c <GetSecurityLevel>
 80007ea:	4603      	mov	r3, r0
 80007ec:	461a      	mov	r2, r3
 80007ee:	4b48      	ldr	r3, [pc, #288]	; (8000910 <main+0x418>)
 80007f0:	701a      	strb	r2, [r3, #0]
	 		 		key_level = GetSecurityKeyLevel(SecurityLevel);
 80007f2:	4b47      	ldr	r3, [pc, #284]	; (8000910 <main+0x418>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff fcb9 	bl	800016e <GetSecurityKeyLevel>
 80007fc:	4603      	mov	r3, r0
 80007fe:	461a      	mov	r2, r3
 8000800:	4b44      	ldr	r3, [pc, #272]	; (8000914 <main+0x41c>)
 8000802:	701a      	strb	r2, [r3, #0]
	 		 		//mac dinh dang xu ly cho Security level 1
	 		 		switch(SecurityLevel)
 8000804:	4b42      	ldr	r3, [pc, #264]	; (8000910 <main+0x418>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d17a      	bne.n	8000902 <main+0x40a>
	 		 		{
	 		 			case LEVEL1:
	 		 			{
	 		 				//format Seed tx buffer
	 		 				SecuritySeed_TxData[0] = 0x06;
 800080c:	4b42      	ldr	r3, [pc, #264]	; (8000918 <main+0x420>)
 800080e:	2206      	movs	r2, #6
 8000810:	701a      	strb	r2, [r3, #0]
	 		 			 	SecuritySeed_TxData[1] = ECU_RxData[1] + 40;
 8000812:	4b3e      	ldr	r3, [pc, #248]	; (800090c <main+0x414>)
 8000814:	785b      	ldrb	r3, [r3, #1]
 8000816:	3328      	adds	r3, #40	; 0x28
 8000818:	b2da      	uxtb	r2, r3
 800081a:	4b3f      	ldr	r3, [pc, #252]	; (8000918 <main+0x420>)
 800081c:	705a      	strb	r2, [r3, #1]
	 		 			 	SecuritySeed_TxData[2] = ECU_RxData[2];
 800081e:	4b3b      	ldr	r3, [pc, #236]	; (800090c <main+0x414>)
 8000820:	789a      	ldrb	r2, [r3, #2]
 8000822:	4b3d      	ldr	r3, [pc, #244]	; (8000918 <main+0x420>)
 8000824:	709a      	strb	r2, [r3, #2]
	 		 			 	//format seed before sending
	 		 			 	//random generate seed
	 		 			 	seed[0] = rand()%255;
 8000826:	f003 fdad 	bl	8004384 <rand>
 800082a:	4602      	mov	r2, r0
 800082c:	4b3b      	ldr	r3, [pc, #236]	; (800091c <main+0x424>)
 800082e:	fb83 1302 	smull	r1, r3, r3, r2
 8000832:	4413      	add	r3, r2
 8000834:	11d9      	asrs	r1, r3, #7
 8000836:	17d3      	asrs	r3, r2, #31
 8000838:	1ac9      	subs	r1, r1, r3
 800083a:	460b      	mov	r3, r1
 800083c:	021b      	lsls	r3, r3, #8
 800083e:	1a5b      	subs	r3, r3, r1
 8000840:	1ad1      	subs	r1, r2, r3
 8000842:	b2ca      	uxtb	r2, r1
 8000844:	4b36      	ldr	r3, [pc, #216]	; (8000920 <main+0x428>)
 8000846:	701a      	strb	r2, [r3, #0]
	 		 			 	seed[1] = rand()%255;
 8000848:	f003 fd9c 	bl	8004384 <rand>
 800084c:	4602      	mov	r2, r0
 800084e:	4b33      	ldr	r3, [pc, #204]	; (800091c <main+0x424>)
 8000850:	fb83 1302 	smull	r1, r3, r3, r2
 8000854:	4413      	add	r3, r2
 8000856:	11d9      	asrs	r1, r3, #7
 8000858:	17d3      	asrs	r3, r2, #31
 800085a:	1ac9      	subs	r1, r1, r3
 800085c:	460b      	mov	r3, r1
 800085e:	021b      	lsls	r3, r3, #8
 8000860:	1a5b      	subs	r3, r3, r1
 8000862:	1ad1      	subs	r1, r2, r3
 8000864:	b2ca      	uxtb	r2, r1
 8000866:	4b2e      	ldr	r3, [pc, #184]	; (8000920 <main+0x428>)
 8000868:	705a      	strb	r2, [r3, #1]
	 		 			 	seed[2] = rand()%255;
 800086a:	f003 fd8b 	bl	8004384 <rand>
 800086e:	4602      	mov	r2, r0
 8000870:	4b2a      	ldr	r3, [pc, #168]	; (800091c <main+0x424>)
 8000872:	fb83 1302 	smull	r1, r3, r3, r2
 8000876:	4413      	add	r3, r2
 8000878:	11d9      	asrs	r1, r3, #7
 800087a:	17d3      	asrs	r3, r2, #31
 800087c:	1ac9      	subs	r1, r1, r3
 800087e:	460b      	mov	r3, r1
 8000880:	021b      	lsls	r3, r3, #8
 8000882:	1a5b      	subs	r3, r3, r1
 8000884:	1ad1      	subs	r1, r2, r3
 8000886:	b2ca      	uxtb	r2, r1
 8000888:	4b25      	ldr	r3, [pc, #148]	; (8000920 <main+0x428>)
 800088a:	709a      	strb	r2, [r3, #2]
	 		 			 	seed[3] = rand()%255;
 800088c:	f003 fd7a 	bl	8004384 <rand>
 8000890:	4602      	mov	r2, r0
 8000892:	4b22      	ldr	r3, [pc, #136]	; (800091c <main+0x424>)
 8000894:	fb83 1302 	smull	r1, r3, r3, r2
 8000898:	4413      	add	r3, r2
 800089a:	11d9      	asrs	r1, r3, #7
 800089c:	17d3      	asrs	r3, r2, #31
 800089e:	1ac9      	subs	r1, r1, r3
 80008a0:	460b      	mov	r3, r1
 80008a2:	021b      	lsls	r3, r3, #8
 80008a4:	1a5b      	subs	r3, r3, r1
 80008a6:	1ad1      	subs	r1, r2, r3
 80008a8:	b2ca      	uxtb	r2, r1
 80008aa:	4b1d      	ldr	r3, [pc, #116]	; (8000920 <main+0x428>)
 80008ac:	70da      	strb	r2, [r3, #3]
	 		 			 	//add to seed transmit data
	 		 			 	SecuritySeed_TxData[3] = seed[0];
 80008ae:	4b1c      	ldr	r3, [pc, #112]	; (8000920 <main+0x428>)
 80008b0:	781a      	ldrb	r2, [r3, #0]
 80008b2:	4b19      	ldr	r3, [pc, #100]	; (8000918 <main+0x420>)
 80008b4:	70da      	strb	r2, [r3, #3]
	 		 			 	SecuritySeed_TxData[4] = seed[1];
 80008b6:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <main+0x428>)
 80008b8:	785a      	ldrb	r2, [r3, #1]
 80008ba:	4b17      	ldr	r3, [pc, #92]	; (8000918 <main+0x420>)
 80008bc:	711a      	strb	r2, [r3, #4]
	 		 			 	SecuritySeed_TxData[5] = seed[2];
 80008be:	4b18      	ldr	r3, [pc, #96]	; (8000920 <main+0x428>)
 80008c0:	789a      	ldrb	r2, [r3, #2]
 80008c2:	4b15      	ldr	r3, [pc, #84]	; (8000918 <main+0x420>)
 80008c4:	715a      	strb	r2, [r3, #5]
	 		 			 	SecuritySeed_TxData[6] = seed[3];
 80008c6:	4b16      	ldr	r3, [pc, #88]	; (8000920 <main+0x428>)
 80008c8:	78da      	ldrb	r2, [r3, #3]
 80008ca:	4b13      	ldr	r3, [pc, #76]	; (8000918 <main+0x420>)
 80008cc:	719a      	strb	r2, [r3, #6]
	 		 			 	//restric random bytes while transmiting
	 		 			 	SecuritySeed_TxData[7] = 0x00;
 80008ce:	4b12      	ldr	r3, [pc, #72]	; (8000918 <main+0x420>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	71da      	strb	r2, [r3, #7]
	 		 			 	SecuritySeed_TxData[8] = 0x00;
 80008d4:	4b10      	ldr	r3, [pc, #64]	; (8000918 <main+0x420>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	721a      	strb	r2, [r3, #8]
	 		 			 	//response seed to Tester
	 		 			 	if(HAL_CAN_AddTxMessage(&hcan,&ECU_TxHeader,SecuritySeed_TxData,&ECU_TxMailbox) != HAL_OK)
 80008da:	4b12      	ldr	r3, [pc, #72]	; (8000924 <main+0x42c>)
 80008dc:	4a0e      	ldr	r2, [pc, #56]	; (8000918 <main+0x420>)
 80008de:	4912      	ldr	r1, [pc, #72]	; (8000928 <main+0x430>)
 80008e0:	4812      	ldr	r0, [pc, #72]	; (800092c <main+0x434>)
 80008e2:	f001 f87b 	bl	80019dc <HAL_CAN_AddTxMessage>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d003      	beq.n	80008f4 <main+0x3fc>
	 		 			 	{
	 		 			 		error_flag = 1;
 80008ec:	4b10      	ldr	r3, [pc, #64]	; (8000930 <main+0x438>)
 80008ee:	2201      	movs	r2, #1
 80008f0:	701a      	strb	r2, [r3, #0]
	 		 			 	} else {
	 		 			 		error_flag = 0;
	 		 			 		security_state = CALCULATE_ECU_KEY;
	 		 			 	}
	 		 				break;
 80008f2:	e005      	b.n	8000900 <main+0x408>
	 		 			 		error_flag = 0;
 80008f4:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <main+0x438>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	701a      	strb	r2, [r3, #0]
	 		 			 		security_state = CALCULATE_ECU_KEY;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	; (8000934 <main+0x43c>)
 80008fc:	2201      	movs	r2, #1
 80008fe:	701a      	strb	r2, [r3, #0]
	 		 				break;
 8000900:	bf00      	nop
	 		 			 }
	 		 		}
	 		 		ReadRq_flag = 0;
 8000902:	4b0d      	ldr	r3, [pc, #52]	; (8000938 <main+0x440>)
 8000904:	2200      	movs	r2, #0
 8000906:	701a      	strb	r2, [r3, #0]
	 		 		break;
 8000908:	e202      	b.n	8000d10 <main+0x818>
 800090a:	bf00      	nop
 800090c:	200001bc 	.word	0x200001bc
 8000910:	200001c8 	.word	0x200001c8
 8000914:	200001cc 	.word	0x200001cc
 8000918:	200001ac 	.word	0x200001ac
 800091c:	80808081 	.word	0x80808081
 8000920:	200001d8 	.word	0x200001d8
 8000924:	200001a0 	.word	0x200001a0
 8000928:	2000016c 	.word	0x2000016c
 800092c:	200000b4 	.word	0x200000b4
 8000930:	200001ce 	.word	0x200001ce
 8000934:	20000202 	.word	0x20000202
 8000938:	200001cf 	.word	0x200001cf
	 		 	   }
	 		 	 case CALCULATE_ECU_KEY:
	 		 	 {
	 		 		if(ReadRq_flag == 1)
 800093c:	4b8e      	ldr	r3, [pc, #568]	; (8000b78 <main+0x680>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	2b01      	cmp	r3, #1
 8000942:	f040 80ee 	bne.w	8000b22 <main+0x62a>
	 		 		{
	 		 			FT_String = SF_N_PCI_FrameTypeHandle(ECU_RxData[0]);
 8000946:	4b8d      	ldr	r3, [pc, #564]	; (8000b7c <main+0x684>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	4618      	mov	r0, r3
 800094c:	f7ff fcf1 	bl	8000332 <SF_N_PCI_FrameTypeHandle>
 8000950:	4603      	mov	r3, r0
 8000952:	461a      	mov	r2, r3
 8000954:	4b8a      	ldr	r3, [pc, #552]	; (8000b80 <main+0x688>)
 8000956:	701a      	strb	r2, [r3, #0]
	 		 			FrameType = GetFrameType(FT_String);
 8000958:	4b89      	ldr	r3, [pc, #548]	; (8000b80 <main+0x688>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff fc81 	bl	8000264 <GetFrameType>
 8000962:	4603      	mov	r3, r0
 8000964:	461a      	mov	r2, r3
 8000966:	4b87      	ldr	r3, [pc, #540]	; (8000b84 <main+0x68c>)
 8000968:	701a      	strb	r2, [r3, #0]

	 		 			 if(FrameType==1) //first frame detected
 800096a:	4b86      	ldr	r3, [pc, #536]	; (8000b84 <main+0x68c>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	2b01      	cmp	r3, #1
 8000970:	f040 808c 	bne.w	8000a8c <main+0x594>
	 		 			 {
	 		 			 	//mac dinh dang xu ly cho Security level 1
	 		 				 switch(SecurityLevel)
 8000974:	4b84      	ldr	r3, [pc, #528]	; (8000b88 <main+0x690>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	f040 8087 	bne.w	8000a8c <main+0x594>
	 		 				 {
	 		 				 	 case LEVEL1:
	 		 				 	 {
	 		 				 		 if(key_level == ECU_RxData[3])
 800097e:	4b7f      	ldr	r3, [pc, #508]	; (8000b7c <main+0x684>)
 8000980:	78da      	ldrb	r2, [r3, #3]
 8000982:	4b82      	ldr	r3, [pc, #520]	; (8000b8c <main+0x694>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	429a      	cmp	r2, r3
 8000988:	d17f      	bne.n	8000a8a <main+0x592>
	 		 				 		 {
	 		 				 			//self calculate key
	 		 				 			//calc key
	 		 				 			key[0] = seed[0] ^ seed[1]; //xor
 800098a:	4b81      	ldr	r3, [pc, #516]	; (8000b90 <main+0x698>)
 800098c:	781a      	ldrb	r2, [r3, #0]
 800098e:	4b80      	ldr	r3, [pc, #512]	; (8000b90 <main+0x698>)
 8000990:	785b      	ldrb	r3, [r3, #1]
 8000992:	4053      	eors	r3, r2
 8000994:	b2da      	uxtb	r2, r3
 8000996:	4b7f      	ldr	r3, [pc, #508]	; (8000b94 <main+0x69c>)
 8000998:	701a      	strb	r2, [r3, #0]
	 		 				 			key[1] = seed[1] + seed[2];
 800099a:	4b7d      	ldr	r3, [pc, #500]	; (8000b90 <main+0x698>)
 800099c:	785a      	ldrb	r2, [r3, #1]
 800099e:	4b7c      	ldr	r3, [pc, #496]	; (8000b90 <main+0x698>)
 80009a0:	789b      	ldrb	r3, [r3, #2]
 80009a2:	4413      	add	r3, r2
 80009a4:	b2da      	uxtb	r2, r3
 80009a6:	4b7b      	ldr	r3, [pc, #492]	; (8000b94 <main+0x69c>)
 80009a8:	705a      	strb	r2, [r3, #1]
	 		 				 			key[2] = seed[2] ^ seed[3];
 80009aa:	4b79      	ldr	r3, [pc, #484]	; (8000b90 <main+0x698>)
 80009ac:	789a      	ldrb	r2, [r3, #2]
 80009ae:	4b78      	ldr	r3, [pc, #480]	; (8000b90 <main+0x698>)
 80009b0:	78db      	ldrb	r3, [r3, #3]
 80009b2:	4053      	eors	r3, r2
 80009b4:	b2da      	uxtb	r2, r3
 80009b6:	4b77      	ldr	r3, [pc, #476]	; (8000b94 <main+0x69c>)
 80009b8:	709a      	strb	r2, [r3, #2]
	 		 				 			key[3] = seed[3] + seed[0];
 80009ba:	4b75      	ldr	r3, [pc, #468]	; (8000b90 <main+0x698>)
 80009bc:	78da      	ldrb	r2, [r3, #3]
 80009be:	4b74      	ldr	r3, [pc, #464]	; (8000b90 <main+0x698>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	4413      	add	r3, r2
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4b73      	ldr	r3, [pc, #460]	; (8000b94 <main+0x69c>)
 80009c8:	70da      	strb	r2, [r3, #3]

	 		 				 			key[4] = seed[0] | seed[1];
 80009ca:	4b71      	ldr	r3, [pc, #452]	; (8000b90 <main+0x698>)
 80009cc:	781a      	ldrb	r2, [r3, #0]
 80009ce:	4b70      	ldr	r3, [pc, #448]	; (8000b90 <main+0x698>)
 80009d0:	785b      	ldrb	r3, [r3, #1]
 80009d2:	4313      	orrs	r3, r2
 80009d4:	b2da      	uxtb	r2, r3
 80009d6:	4b6f      	ldr	r3, [pc, #444]	; (8000b94 <main+0x69c>)
 80009d8:	711a      	strb	r2, [r3, #4]
	 		 				 			key[5] = seed[1] + seed[2];
 80009da:	4b6d      	ldr	r3, [pc, #436]	; (8000b90 <main+0x698>)
 80009dc:	785a      	ldrb	r2, [r3, #1]
 80009de:	4b6c      	ldr	r3, [pc, #432]	; (8000b90 <main+0x698>)
 80009e0:	789b      	ldrb	r3, [r3, #2]
 80009e2:	4413      	add	r3, r2
 80009e4:	b2da      	uxtb	r2, r3
 80009e6:	4b6b      	ldr	r3, [pc, #428]	; (8000b94 <main+0x69c>)
 80009e8:	715a      	strb	r2, [r3, #5]
	 		 				 			key[6] = seed[2] | seed[3];
 80009ea:	4b69      	ldr	r3, [pc, #420]	; (8000b90 <main+0x698>)
 80009ec:	789a      	ldrb	r2, [r3, #2]
 80009ee:	4b68      	ldr	r3, [pc, #416]	; (8000b90 <main+0x698>)
 80009f0:	78db      	ldrb	r3, [r3, #3]
 80009f2:	4313      	orrs	r3, r2
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	4b67      	ldr	r3, [pc, #412]	; (8000b94 <main+0x69c>)
 80009f8:	719a      	strb	r2, [r3, #6]
	 		 				 			key[7] = seed[3] + seed[0];
 80009fa:	4b65      	ldr	r3, [pc, #404]	; (8000b90 <main+0x698>)
 80009fc:	78da      	ldrb	r2, [r3, #3]
 80009fe:	4b64      	ldr	r3, [pc, #400]	; (8000b90 <main+0x698>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	4413      	add	r3, r2
 8000a04:	b2da      	uxtb	r2, r3
 8000a06:	4b63      	ldr	r3, [pc, #396]	; (8000b94 <main+0x69c>)
 8000a08:	71da      	strb	r2, [r3, #7]

	 		 				 			key[8] = seed[0] & seed[1];
 8000a0a:	4b61      	ldr	r3, [pc, #388]	; (8000b90 <main+0x698>)
 8000a0c:	781a      	ldrb	r2, [r3, #0]
 8000a0e:	4b60      	ldr	r3, [pc, #384]	; (8000b90 <main+0x698>)
 8000a10:	785b      	ldrb	r3, [r3, #1]
 8000a12:	4013      	ands	r3, r2
 8000a14:	b2da      	uxtb	r2, r3
 8000a16:	4b5f      	ldr	r3, [pc, #380]	; (8000b94 <main+0x69c>)
 8000a18:	721a      	strb	r2, [r3, #8]
	 		 				 			key[9] = seed[1] + seed[2];
 8000a1a:	4b5d      	ldr	r3, [pc, #372]	; (8000b90 <main+0x698>)
 8000a1c:	785a      	ldrb	r2, [r3, #1]
 8000a1e:	4b5c      	ldr	r3, [pc, #368]	; (8000b90 <main+0x698>)
 8000a20:	789b      	ldrb	r3, [r3, #2]
 8000a22:	4413      	add	r3, r2
 8000a24:	b2da      	uxtb	r2, r3
 8000a26:	4b5b      	ldr	r3, [pc, #364]	; (8000b94 <main+0x69c>)
 8000a28:	725a      	strb	r2, [r3, #9]
	 		 				 			key[10] = seed[2] & seed[3];
 8000a2a:	4b59      	ldr	r3, [pc, #356]	; (8000b90 <main+0x698>)
 8000a2c:	789a      	ldrb	r2, [r3, #2]
 8000a2e:	4b58      	ldr	r3, [pc, #352]	; (8000b90 <main+0x698>)
 8000a30:	78db      	ldrb	r3, [r3, #3]
 8000a32:	4013      	ands	r3, r2
 8000a34:	b2da      	uxtb	r2, r3
 8000a36:	4b57      	ldr	r3, [pc, #348]	; (8000b94 <main+0x69c>)
 8000a38:	729a      	strb	r2, [r3, #10]
	 		 				 			key[11] = seed[3] + seed[0];
 8000a3a:	4b55      	ldr	r3, [pc, #340]	; (8000b90 <main+0x698>)
 8000a3c:	78da      	ldrb	r2, [r3, #3]
 8000a3e:	4b54      	ldr	r3, [pc, #336]	; (8000b90 <main+0x698>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	4413      	add	r3, r2
 8000a44:	b2da      	uxtb	r2, r3
 8000a46:	4b53      	ldr	r3, [pc, #332]	; (8000b94 <main+0x69c>)
 8000a48:	72da      	strb	r2, [r3, #11]

	 		 				 			key[12] = seed[0] - seed[1];
 8000a4a:	4b51      	ldr	r3, [pc, #324]	; (8000b90 <main+0x698>)
 8000a4c:	781a      	ldrb	r2, [r3, #0]
 8000a4e:	4b50      	ldr	r3, [pc, #320]	; (8000b90 <main+0x698>)
 8000a50:	785b      	ldrb	r3, [r3, #1]
 8000a52:	1ad3      	subs	r3, r2, r3
 8000a54:	b2da      	uxtb	r2, r3
 8000a56:	4b4f      	ldr	r3, [pc, #316]	; (8000b94 <main+0x69c>)
 8000a58:	731a      	strb	r2, [r3, #12]
	 		 				 			key[13] = seed[1] + seed[2];
 8000a5a:	4b4d      	ldr	r3, [pc, #308]	; (8000b90 <main+0x698>)
 8000a5c:	785a      	ldrb	r2, [r3, #1]
 8000a5e:	4b4c      	ldr	r3, [pc, #304]	; (8000b90 <main+0x698>)
 8000a60:	789b      	ldrb	r3, [r3, #2]
 8000a62:	4413      	add	r3, r2
 8000a64:	b2da      	uxtb	r2, r3
 8000a66:	4b4b      	ldr	r3, [pc, #300]	; (8000b94 <main+0x69c>)
 8000a68:	735a      	strb	r2, [r3, #13]
	 		 				 			key[14] = seed[2] - seed[3];
 8000a6a:	4b49      	ldr	r3, [pc, #292]	; (8000b90 <main+0x698>)
 8000a6c:	789a      	ldrb	r2, [r3, #2]
 8000a6e:	4b48      	ldr	r3, [pc, #288]	; (8000b90 <main+0x698>)
 8000a70:	78db      	ldrb	r3, [r3, #3]
 8000a72:	1ad3      	subs	r3, r2, r3
 8000a74:	b2da      	uxtb	r2, r3
 8000a76:	4b47      	ldr	r3, [pc, #284]	; (8000b94 <main+0x69c>)
 8000a78:	739a      	strb	r2, [r3, #14]
	 		 				 			key[15] = seed[3] + seed[0];
 8000a7a:	4b45      	ldr	r3, [pc, #276]	; (8000b90 <main+0x698>)
 8000a7c:	78da      	ldrb	r2, [r3, #3]
 8000a7e:	4b44      	ldr	r3, [pc, #272]	; (8000b90 <main+0x698>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	4413      	add	r3, r2
 8000a84:	b2da      	uxtb	r2, r3
 8000a86:	4b43      	ldr	r3, [pc, #268]	; (8000b94 <main+0x69c>)
 8000a88:	73da      	strb	r2, [r3, #15]
	 		 				 		 }
	 		 				 		 break;
 8000a8a:	bf00      	nop
	 		 				 	 }
	 		 				 }
	 		 				}
	 		 				//check key0 - key 3 dung thi gui ve flow control gui tiep
	 		 				tester_key[0] = ECU_RxData[4];
 8000a8c:	4b3b      	ldr	r3, [pc, #236]	; (8000b7c <main+0x684>)
 8000a8e:	791a      	ldrb	r2, [r3, #4]
 8000a90:	4b41      	ldr	r3, [pc, #260]	; (8000b98 <main+0x6a0>)
 8000a92:	701a      	strb	r2, [r3, #0]
	 		 				tester_key[1] = ECU_RxData[5];
 8000a94:	4b39      	ldr	r3, [pc, #228]	; (8000b7c <main+0x684>)
 8000a96:	795a      	ldrb	r2, [r3, #5]
 8000a98:	4b3f      	ldr	r3, [pc, #252]	; (8000b98 <main+0x6a0>)
 8000a9a:	705a      	strb	r2, [r3, #1]
	 		 				tester_key[2] = ECU_RxData[6];
 8000a9c:	4b37      	ldr	r3, [pc, #220]	; (8000b7c <main+0x684>)
 8000a9e:	799a      	ldrb	r2, [r3, #6]
 8000aa0:	4b3d      	ldr	r3, [pc, #244]	; (8000b98 <main+0x6a0>)
 8000aa2:	709a      	strb	r2, [r3, #2]
	 		 				tester_key[3] = ECU_RxData[7];
 8000aa4:	4b35      	ldr	r3, [pc, #212]	; (8000b7c <main+0x684>)
 8000aa6:	79da      	ldrb	r2, [r3, #7]
 8000aa8:	4b3b      	ldr	r3, [pc, #236]	; (8000b98 <main+0x6a0>)
 8000aaa:	70da      	strb	r2, [r3, #3]
	 		 				//for roi so sanh - se co bien count corrrect -  count correct == 4 -> send flow control
	 		 				for(index_array = 0;index_array<4;index_array++)
 8000aac:	4b3b      	ldr	r3, [pc, #236]	; (8000b9c <main+0x6a4>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
 8000ab2:	e017      	b.n	8000ae4 <main+0x5ec>
	 		 				{
	 		 					if(tester_key[index_array] == key[index_array])
 8000ab4:	4b39      	ldr	r3, [pc, #228]	; (8000b9c <main+0x6a4>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	461a      	mov	r2, r3
 8000aba:	4b37      	ldr	r3, [pc, #220]	; (8000b98 <main+0x6a0>)
 8000abc:	5c9a      	ldrb	r2, [r3, r2]
 8000abe:	4b37      	ldr	r3, [pc, #220]	; (8000b9c <main+0x6a4>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4b33      	ldr	r3, [pc, #204]	; (8000b94 <main+0x69c>)
 8000ac6:	5c5b      	ldrb	r3, [r3, r1]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d105      	bne.n	8000ad8 <main+0x5e0>
	 		 					{
	 		 					 	count_checkkey_fc++;
 8000acc:	4b34      	ldr	r3, [pc, #208]	; (8000ba0 <main+0x6a8>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	b2da      	uxtb	r2, r3
 8000ad4:	4b32      	ldr	r3, [pc, #200]	; (8000ba0 <main+0x6a8>)
 8000ad6:	701a      	strb	r2, [r3, #0]
	 		 				for(index_array = 0;index_array<4;index_array++)
 8000ad8:	4b30      	ldr	r3, [pc, #192]	; (8000b9c <main+0x6a4>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	3301      	adds	r3, #1
 8000ade:	b2da      	uxtb	r2, r3
 8000ae0:	4b2e      	ldr	r3, [pc, #184]	; (8000b9c <main+0x6a4>)
 8000ae2:	701a      	strb	r2, [r3, #0]
 8000ae4:	4b2d      	ldr	r3, [pc, #180]	; (8000b9c <main+0x6a4>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b03      	cmp	r3, #3
 8000aea:	d9e3      	bls.n	8000ab4 <main+0x5bc>
	 		 					 }
	 		 				}

	 		 				if(count_checkkey_fc == 4 && ECU_RxData[1]==KEY_LENGTH)//4 key corrrect send back flow control
 8000aec:	4b2c      	ldr	r3, [pc, #176]	; (8000ba0 <main+0x6a8>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2b04      	cmp	r3, #4
 8000af2:	d116      	bne.n	8000b22 <main+0x62a>
 8000af4:	4b21      	ldr	r3, [pc, #132]	; (8000b7c <main+0x684>)
 8000af6:	785b      	ldrb	r3, [r3, #1]
 8000af8:	2b16      	cmp	r3, #22
 8000afa:	d112      	bne.n	8000b22 <main+0x62a>
	 		 				{
	 		 					if(HAL_CAN_AddTxMessage(&hcan,&ECU_TxHeader,SecurityFlowControl_TxData,&ECU_TxMailbox)!=HAL_OK)
 8000afc:	4b29      	ldr	r3, [pc, #164]	; (8000ba4 <main+0x6ac>)
 8000afe:	4a2a      	ldr	r2, [pc, #168]	; (8000ba8 <main+0x6b0>)
 8000b00:	492a      	ldr	r1, [pc, #168]	; (8000bac <main+0x6b4>)
 8000b02:	482b      	ldr	r0, [pc, #172]	; (8000bb0 <main+0x6b8>)
 8000b04:	f000 ff6a 	bl	80019dc <HAL_CAN_AddTxMessage>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d003      	beq.n	8000b16 <main+0x61e>
	 		 					{
	 		 					 	error_flag = 1;
 8000b0e:	4b29      	ldr	r3, [pc, #164]	; (8000bb4 <main+0x6bc>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	701a      	strb	r2, [r3, #0]
 8000b14:	e005      	b.n	8000b22 <main+0x62a>
	 		 					}
	 		 					else {
	 		 					 	error_flag = 0;
 8000b16:	4b27      	ldr	r3, [pc, #156]	; (8000bb4 <main+0x6bc>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
	 		 					 	security_state = GET_TESTERKEY;
 8000b1c:	4b26      	ldr	r3, [pc, #152]	; (8000bb8 <main+0x6c0>)
 8000b1e:	2202      	movs	r2, #2
 8000b20:	701a      	strb	r2, [r3, #0]
	 		 					}
	 		 				}
	 		 		}
	 		 		ReadRq_flag = 0;
 8000b22:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <main+0x680>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	701a      	strb	r2, [r3, #0]
	 		 		break;
 8000b28:	e0f2      	b.n	8000d10 <main+0x818>
	 		 	 {
	 		 		 //handle consecutive frame recieve - nhan du so frame can nhan thi tien hanh bat co cho phep request write
	 		 		 //step1: get full key from tester

	 		 		 //read = 1 -> check frametype -> count += 1
	 		 		if(ReadRq_flag==1)
 8000b2a:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <main+0x680>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	f040 80eb 	bne.w	8000d0a <main+0x812>
	 		 		{
	 		 			FT_String = SF_N_PCI_FrameTypeHandle(ECU_RxData[0]);
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <main+0x684>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f7ff fbfa 	bl	8000332 <SF_N_PCI_FrameTypeHandle>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	461a      	mov	r2, r3
 8000b42:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <main+0x688>)
 8000b44:	701a      	strb	r2, [r3, #0]
	 		 			FrameType = GetFrameType(FT_String);
 8000b46:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <main+0x688>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff fb8a 	bl	8000264 <GetFrameType>
 8000b50:	4603      	mov	r3, r0
 8000b52:	461a      	mov	r2, r3
 8000b54:	4b0b      	ldr	r3, [pc, #44]	; (8000b84 <main+0x68c>)
 8000b56:	701a      	strb	r2, [r3, #0]
	 		 			if(FrameType==2) //consecutive frame detected
 8000b58:	4b0a      	ldr	r3, [pc, #40]	; (8000b84 <main+0x68c>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d167      	bne.n	8000c30 <main+0x738>
	 		 			 {
	 		 				 if(count_cf_read<=max_cf_read)
 8000b60:	4b16      	ldr	r3, [pc, #88]	; (8000bbc <main+0x6c4>)
 8000b62:	781a      	ldrb	r2, [r3, #0]
 8000b64:	4b16      	ldr	r3, [pc, #88]	; (8000bc0 <main+0x6c8>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d858      	bhi.n	8000c1e <main+0x726>
	 		 				 {
	 		 					 for(index_array=prev_index_array;index_array<prev_index_array+7;index_array++)
 8000b6c:	4b15      	ldr	r3, [pc, #84]	; (8000bc4 <main+0x6cc>)
 8000b6e:	781a      	ldrb	r2, [r3, #0]
 8000b70:	4b0a      	ldr	r3, [pc, #40]	; (8000b9c <main+0x6a4>)
 8000b72:	701a      	strb	r2, [r3, #0]
 8000b74:	e040      	b.n	8000bf8 <main+0x700>
 8000b76:	bf00      	nop
 8000b78:	200001cf 	.word	0x200001cf
 8000b7c:	200001bc 	.word	0x200001bc
 8000b80:	200001c4 	.word	0x200001c4
 8000b84:	200001c6 	.word	0x200001c6
 8000b88:	200001c8 	.word	0x200001c8
 8000b8c:	200001cc 	.word	0x200001cc
 8000b90:	200001d8 	.word	0x200001d8
 8000b94:	200001dc 	.word	0x200001dc
 8000b98:	200001f0 	.word	0x200001f0
 8000b9c:	200001cd 	.word	0x200001cd
 8000ba0:	200001ec 	.word	0x200001ec
 8000ba4:	200001a0 	.word	0x200001a0
 8000ba8:	20000008 	.word	0x20000008
 8000bac:	2000016c 	.word	0x2000016c
 8000bb0:	200000b4 	.word	0x200000b4
 8000bb4:	200001ce 	.word	0x200001ce
 8000bb8:	20000202 	.word	0x20000202
 8000bbc:	2000002d 	.word	0x2000002d
 8000bc0:	2000002e 	.word	0x2000002e
 8000bc4:	20000200 	.word	0x20000200
	 		 					 {
	 		 						 tester_key[index_array] = ECU_RxData[(index_array-prev_index_array)+1];
 8000bc8:	4b54      	ldr	r3, [pc, #336]	; (8000d1c <main+0x824>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	461a      	mov	r2, r3
 8000bce:	4b54      	ldr	r3, [pc, #336]	; (8000d20 <main+0x828>)
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	1ad3      	subs	r3, r2, r3
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	4a51      	ldr	r2, [pc, #324]	; (8000d1c <main+0x824>)
 8000bd8:	7812      	ldrb	r2, [r2, #0]
 8000bda:	4611      	mov	r1, r2
 8000bdc:	4a51      	ldr	r2, [pc, #324]	; (8000d24 <main+0x82c>)
 8000bde:	5cd2      	ldrb	r2, [r2, r3]
 8000be0:	4b51      	ldr	r3, [pc, #324]	; (8000d28 <main+0x830>)
 8000be2:	545a      	strb	r2, [r3, r1]
	 		 						 if(index_array == 15) break;
 8000be4:	4b4d      	ldr	r3, [pc, #308]	; (8000d1c <main+0x824>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b0f      	cmp	r3, #15
 8000bea:	d00d      	beq.n	8000c08 <main+0x710>
	 		 					 for(index_array=prev_index_array;index_array<prev_index_array+7;index_array++)
 8000bec:	4b4b      	ldr	r3, [pc, #300]	; (8000d1c <main+0x824>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	b2da      	uxtb	r2, r3
 8000bf4:	4b49      	ldr	r3, [pc, #292]	; (8000d1c <main+0x824>)
 8000bf6:	701a      	strb	r2, [r3, #0]
 8000bf8:	4b49      	ldr	r3, [pc, #292]	; (8000d20 <main+0x828>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	3306      	adds	r3, #6
 8000bfe:	4a47      	ldr	r2, [pc, #284]	; (8000d1c <main+0x824>)
 8000c00:	7812      	ldrb	r2, [r2, #0]
 8000c02:	4293      	cmp	r3, r2
 8000c04:	dae0      	bge.n	8000bc8 <main+0x6d0>
 8000c06:	e000      	b.n	8000c0a <main+0x712>
	 		 						 if(index_array == 15) break;
 8000c08:	bf00      	nop
	 		 					 }
	 		 					 prev_index_array = index_array;
 8000c0a:	4b44      	ldr	r3, [pc, #272]	; (8000d1c <main+0x824>)
 8000c0c:	781a      	ldrb	r2, [r3, #0]
 8000c0e:	4b44      	ldr	r3, [pc, #272]	; (8000d20 <main+0x828>)
 8000c10:	701a      	strb	r2, [r3, #0]
	 		 					 count_cf_read++;
 8000c12:	4b46      	ldr	r3, [pc, #280]	; (8000d2c <main+0x834>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	3301      	adds	r3, #1
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	4b44      	ldr	r3, [pc, #272]	; (8000d2c <main+0x834>)
 8000c1c:	701a      	strb	r2, [r3, #0]
	 		 				 }
	 		 				 if(count_cf_read>max_cf_read)
 8000c1e:	4b43      	ldr	r3, [pc, #268]	; (8000d2c <main+0x834>)
 8000c20:	781a      	ldrb	r2, [r3, #0]
 8000c22:	4b43      	ldr	r3, [pc, #268]	; (8000d30 <main+0x838>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	429a      	cmp	r2, r3
 8000c28:	d902      	bls.n	8000c30 <main+0x738>
	 		 				 {
	 		 					 security_state = AUTHENTICATE_TESTERKEY;
 8000c2a:	4b42      	ldr	r3, [pc, #264]	; (8000d34 <main+0x83c>)
 8000c2c:	2203      	movs	r2, #3
 8000c2e:	701a      	strb	r2, [r3, #0]
	 		 				 }
	 		 			 }
	 		 			ReadRq_flag = 0;
 8000c30:	4b41      	ldr	r3, [pc, #260]	; (8000d38 <main+0x840>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
	 		 		 }
	 		 		 //step2: change state to authenticate
	 		 		 break;
 8000c36:	e068      	b.n	8000d0a <main+0x812>
	 		 	 }
	 		 	 case AUTHENTICATE_TESTERKEY:
	 		 	 {
	 		 		 //valid key
	 		 		 for(index_array=0;index_array<16;index_array++)
 8000c38:	4b38      	ldr	r3, [pc, #224]	; (8000d1c <main+0x824>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	701a      	strb	r2, [r3, #0]
 8000c3e:	e025      	b.n	8000c8c <main+0x794>
	 		 		 {
	 		 			 if(tester_key[index_array]==key[index_array])
 8000c40:	4b36      	ldr	r3, [pc, #216]	; (8000d1c <main+0x824>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	461a      	mov	r2, r3
 8000c46:	4b38      	ldr	r3, [pc, #224]	; (8000d28 <main+0x830>)
 8000c48:	5c9a      	ldrb	r2, [r3, r2]
 8000c4a:	4b34      	ldr	r3, [pc, #208]	; (8000d1c <main+0x824>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4b3a      	ldr	r3, [pc, #232]	; (8000d3c <main+0x844>)
 8000c52:	5c5b      	ldrb	r3, [r3, r1]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d103      	bne.n	8000c60 <main+0x768>
	 		 			 {
	 		 				 valid_key = 1;
 8000c58:	4b39      	ldr	r3, [pc, #228]	; (8000d40 <main+0x848>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	701a      	strb	r2, [r3, #0]
 8000c5e:	e00f      	b.n	8000c80 <main+0x788>
	 		 			 } else if(tester_key[index_array]!=key[index_array])
 8000c60:	4b2e      	ldr	r3, [pc, #184]	; (8000d1c <main+0x824>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	461a      	mov	r2, r3
 8000c66:	4b30      	ldr	r3, [pc, #192]	; (8000d28 <main+0x830>)
 8000c68:	5c9a      	ldrb	r2, [r3, r2]
 8000c6a:	4b2c      	ldr	r3, [pc, #176]	; (8000d1c <main+0x824>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4b32      	ldr	r3, [pc, #200]	; (8000d3c <main+0x844>)
 8000c72:	5c5b      	ldrb	r3, [r3, r1]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d003      	beq.n	8000c80 <main+0x788>
	 		 			 {
	 		 				 valid_key = 0;
 8000c78:	4b31      	ldr	r3, [pc, #196]	; (8000d40 <main+0x848>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
	 		 				 break;
 8000c7e:	e009      	b.n	8000c94 <main+0x79c>
	 		 		 for(index_array=0;index_array<16;index_array++)
 8000c80:	4b26      	ldr	r3, [pc, #152]	; (8000d1c <main+0x824>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	3301      	adds	r3, #1
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	4b24      	ldr	r3, [pc, #144]	; (8000d1c <main+0x824>)
 8000c8a:	701a      	strb	r2, [r3, #0]
 8000c8c:	4b23      	ldr	r3, [pc, #140]	; (8000d1c <main+0x824>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	2b0f      	cmp	r3, #15
 8000c92:	d9d5      	bls.n	8000c40 <main+0x748>
	 		 			 }
	 		 		 }

	 		 		 switch(valid_key) //valid key state
 8000c94:	4b2a      	ldr	r3, [pc, #168]	; (8000d40 <main+0x848>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d01b      	beq.n	8000cd4 <main+0x7dc>
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d136      	bne.n	8000d0e <main+0x816>
	 		 		 {
	 		 		 	 case PASS_KEY:
	 		 		 	 {
	 		 		 		 //send positive response to let tester write data to ecu
	 		 		 		 if(HAL_CAN_AddTxMessage(&hcan,&ECU_TxHeader,SecurityPositiveResponse_TxData,&ECU_TxMailbox)!=HAL_OK)
 8000ca0:	4b28      	ldr	r3, [pc, #160]	; (8000d44 <main+0x84c>)
 8000ca2:	4a29      	ldr	r2, [pc, #164]	; (8000d48 <main+0x850>)
 8000ca4:	4929      	ldr	r1, [pc, #164]	; (8000d4c <main+0x854>)
 8000ca6:	482a      	ldr	r0, [pc, #168]	; (8000d50 <main+0x858>)
 8000ca8:	f000 fe98 	bl	80019dc <HAL_CAN_AddTxMessage>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d003      	beq.n	8000cba <main+0x7c2>
	 		 		 		 {
	 		 		 			 error_flag = 1;
 8000cb2:	4b28      	ldr	r3, [pc, #160]	; (8000d54 <main+0x85c>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	701a      	strb	r2, [r3, #0]
	 		 		 			 //key pass, turn on security flag
	 		 		 			 security_flag = 1;
	 		 		 			 ecu_state = IDLE_STATE;
	 		 		 			 security_state = SEND_SEED;
	 		 		 		 }
	 		 		 		 break;
 8000cb8:	e026      	b.n	8000d08 <main+0x810>
	 		 		 			 error_flag = 0;
 8000cba:	4b26      	ldr	r3, [pc, #152]	; (8000d54 <main+0x85c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	701a      	strb	r2, [r3, #0]
	 		 		 			 security_flag = 1;
 8000cc0:	4b25      	ldr	r3, [pc, #148]	; (8000d58 <main+0x860>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	701a      	strb	r2, [r3, #0]
	 		 		 			 ecu_state = IDLE_STATE;
 8000cc6:	4b25      	ldr	r3, [pc, #148]	; (8000d5c <main+0x864>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	701a      	strb	r2, [r3, #0]
	 		 		 			 security_state = SEND_SEED;
 8000ccc:	4b19      	ldr	r3, [pc, #100]	; (8000d34 <main+0x83c>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	701a      	strb	r2, [r3, #0]
	 		 		 		 break;
 8000cd2:	e019      	b.n	8000d08 <main+0x810>
	 		 		 	 }
	 		 		 	 case INVALID_KEY:
	 		 		 	 {
	 		 		 		 //send negative response with invalid key error code
	 		 		 		if(HAL_CAN_AddTxMessage(&hcan,&ECU_TxHeader,SecurityNegativeResponse_TxData,&ECU_TxMailbox)!=HAL_OK)
 8000cd4:	4b1b      	ldr	r3, [pc, #108]	; (8000d44 <main+0x84c>)
 8000cd6:	4a22      	ldr	r2, [pc, #136]	; (8000d60 <main+0x868>)
 8000cd8:	491c      	ldr	r1, [pc, #112]	; (8000d4c <main+0x854>)
 8000cda:	481d      	ldr	r0, [pc, #116]	; (8000d50 <main+0x858>)
 8000cdc:	f000 fe7e 	bl	80019dc <HAL_CAN_AddTxMessage>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d003      	beq.n	8000cee <main+0x7f6>
	 		 		 		{
	 		 		 			error_flag = 1;
 8000ce6:	4b1b      	ldr	r3, [pc, #108]	; (8000d54 <main+0x85c>)
 8000ce8:	2201      	movs	r2, #1
 8000cea:	701a      	strb	r2, [r3, #0]
	 		 		 			error_flag = 0;
	 		 		 			security_flag = 0;
	 		 		 			ecu_state = IDLE_STATE;
	 		 		 			security_state = SEND_SEED;
	 		 		 		}
	 		 		 		 break;
 8000cec:	e00b      	b.n	8000d06 <main+0x80e>
	 		 		 			error_flag = 0;
 8000cee:	4b19      	ldr	r3, [pc, #100]	; (8000d54 <main+0x85c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	701a      	strb	r2, [r3, #0]
	 		 		 			security_flag = 0;
 8000cf4:	4b18      	ldr	r3, [pc, #96]	; (8000d58 <main+0x860>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
	 		 		 			ecu_state = IDLE_STATE;
 8000cfa:	4b18      	ldr	r3, [pc, #96]	; (8000d5c <main+0x864>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	701a      	strb	r2, [r3, #0]
	 		 		 			security_state = SEND_SEED;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <main+0x83c>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	701a      	strb	r2, [r3, #0]
	 		 		 		 break;
 8000d06:	bf00      	nop
	 		 		 	 }
	 		 		 }
	 		 		 break;
 8000d08:	e001      	b.n	8000d0e <main+0x816>
	 		 		 break;
 8000d0a:	bf00      	nop
 8000d0c:	e003      	b.n	8000d16 <main+0x81e>
	 		 		 break;
 8000d0e:	bf00      	nop
	 		 	 }

	 		 }
	 		 break; //break security access state
 8000d10:	e001      	b.n	8000d16 <main+0x81e>
	 		 break;
 8000d12:	bf00      	nop
 8000d14:	e438      	b.n	8000588 <main+0x90>
	 		 break; //break security access state
 8000d16:	bf00      	nop
 8000d18:	e436      	b.n	8000588 <main+0x90>
	 HAL_Delay(100);
 8000d1a:	e435      	b.n	8000588 <main+0x90>
 8000d1c:	200001cd 	.word	0x200001cd
 8000d20:	20000200 	.word	0x20000200
 8000d24:	200001bc 	.word	0x200001bc
 8000d28:	200001f0 	.word	0x200001f0
 8000d2c:	2000002d 	.word	0x2000002d
 8000d30:	2000002e 	.word	0x2000002e
 8000d34:	20000202 	.word	0x20000202
 8000d38:	200001cf 	.word	0x200001cf
 8000d3c:	200001dc 	.word	0x200001dc
 8000d40:	200001d1 	.word	0x200001d1
 8000d44:	200001a0 	.word	0x200001a0
 8000d48:	20000018 	.word	0x20000018
 8000d4c:	2000016c 	.word	0x2000016c
 8000d50:	200000b4 	.word	0x200000b4
 8000d54:	200001ce 	.word	0x200001ce
 8000d58:	200001d0 	.word	0x200001d0
 8000d5c:	20000201 	.word	0x20000201
 8000d60:	20000010 	.word	0x20000010

08000d64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b090      	sub	sp, #64	; 0x40
 8000d68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d6a:	f107 0318 	add.w	r3, r7, #24
 8000d6e:	2228      	movs	r2, #40	; 0x28
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f003 fc49 	bl	800460a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d78:	1d3b      	adds	r3, r7, #4
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]
 8000d80:	609a      	str	r2, [r3, #8]
 8000d82:	60da      	str	r2, [r3, #12]
 8000d84:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d86:	2301      	movs	r3, #1
 8000d88:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d8e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d90:	2300      	movs	r3, #0
 8000d92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d94:	2301      	movs	r3, #1
 8000d96:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000da0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000da2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000da6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da8:	f107 0318 	add.w	r3, r7, #24
 8000dac:	4618      	mov	r0, r3
 8000dae:	f001 fda9 	bl	8002904 <HAL_RCC_OscConfig>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000db8:	f000 f94a 	bl	8001050 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dbc:	230f      	movs	r3, #15
 8000dbe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dcc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	2102      	movs	r1, #2
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f002 f816 	bl	8002e08 <HAL_RCC_ClockConfig>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000de2:	f000 f935 	bl	8001050 <Error_Handler>
  }
}
 8000de6:	bf00      	nop
 8000de8:	3740      	adds	r7, #64	; 0x40
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
	...

08000df0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000df4:	4b18      	ldr	r3, [pc, #96]	; (8000e58 <MX_CAN_Init+0x68>)
 8000df6:	4a19      	ldr	r2, [pc, #100]	; (8000e5c <MX_CAN_Init+0x6c>)
 8000df8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000dfa:	4b17      	ldr	r3, [pc, #92]	; (8000e58 <MX_CAN_Init+0x68>)
 8000dfc:	2204      	movs	r2, #4
 8000dfe:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000e00:	4b15      	ldr	r3, [pc, #84]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000e06:	4b14      	ldr	r3, [pc, #80]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000e0c:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000e0e:	4b12      	ldr	r3, [pc, #72]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e10:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000e14:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000e16:	4b10      	ldr	r3, [pc, #64]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e18:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8000e1c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000e24:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000e2a:	4b0b      	ldr	r3, [pc, #44]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8000e30:	4b09      	ldr	r3, [pc, #36]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000e36:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000e3c:	4b06      	ldr	r3, [pc, #24]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000e42:	4805      	ldr	r0, [pc, #20]	; (8000e58 <MX_CAN_Init+0x68>)
 8000e44:	f000 fbc2 	bl	80015cc <HAL_CAN_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000e4e:	f000 f8ff 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200000b4 	.word	0x200000b4
 8000e5c:	40006400 	.word	0x40006400

08000e60 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e66:	f107 0308 	add.w	r3, r7, #8
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e74:	463b      	mov	r3, r7
 8000e76:	2200      	movs	r2, #0
 8000e78:	601a      	str	r2, [r3, #0]
 8000e7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000e7c:	4b1d      	ldr	r3, [pc, #116]	; (8000ef4 <MX_TIM4_Init+0x94>)
 8000e7e:	4a1e      	ldr	r2, [pc, #120]	; (8000ef8 <MX_TIM4_Init+0x98>)
 8000e80:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3599;
 8000e82:	4b1c      	ldr	r3, [pc, #112]	; (8000ef4 <MX_TIM4_Init+0x94>)
 8000e84:	f640 620f 	movw	r2, #3599	; 0xe0f
 8000e88:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e8a:	4b1a      	ldr	r3, [pc, #104]	; (8000ef4 <MX_TIM4_Init+0x94>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9;
 8000e90:	4b18      	ldr	r3, [pc, #96]	; (8000ef4 <MX_TIM4_Init+0x94>)
 8000e92:	2209      	movs	r2, #9
 8000e94:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e96:	4b17      	ldr	r3, [pc, #92]	; (8000ef4 <MX_TIM4_Init+0x94>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e9c:	4b15      	ldr	r3, [pc, #84]	; (8000ef4 <MX_TIM4_Init+0x94>)
 8000e9e:	2280      	movs	r2, #128	; 0x80
 8000ea0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000ea2:	4814      	ldr	r0, [pc, #80]	; (8000ef4 <MX_TIM4_Init+0x94>)
 8000ea4:	f002 f93e 	bl	8003124 <HAL_TIM_Base_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000eae:	f000 f8cf 	bl	8001050 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eb6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	480d      	ldr	r0, [pc, #52]	; (8000ef4 <MX_TIM4_Init+0x94>)
 8000ec0:	f002 fada 	bl	8003478 <HAL_TIM_ConfigClockSource>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000eca:	f000 f8c1 	bl	8001050 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4806      	ldr	r0, [pc, #24]	; (8000ef4 <MX_TIM4_Init+0x94>)
 8000edc:	f002 fcb0 	bl	8003840 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000ee6:	f000 f8b3 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000eea:	bf00      	nop
 8000eec:	3718      	adds	r7, #24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	200000dc 	.word	0x200000dc
 8000ef8:	40000800 	.word	0x40000800

08000efc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f00:	4b11      	ldr	r3, [pc, #68]	; (8000f48 <MX_USART1_UART_Init+0x4c>)
 8000f02:	4a12      	ldr	r2, [pc, #72]	; (8000f4c <MX_USART1_UART_Init+0x50>)
 8000f04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f06:	4b10      	ldr	r3, [pc, #64]	; (8000f48 <MX_USART1_UART_Init+0x4c>)
 8000f08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f0e:	4b0e      	ldr	r3, [pc, #56]	; (8000f48 <MX_USART1_UART_Init+0x4c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f14:	4b0c      	ldr	r3, [pc, #48]	; (8000f48 <MX_USART1_UART_Init+0x4c>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	; (8000f48 <MX_USART1_UART_Init+0x4c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f20:	4b09      	ldr	r3, [pc, #36]	; (8000f48 <MX_USART1_UART_Init+0x4c>)
 8000f22:	220c      	movs	r2, #12
 8000f24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f26:	4b08      	ldr	r3, [pc, #32]	; (8000f48 <MX_USART1_UART_Init+0x4c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f2c:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <MX_USART1_UART_Init+0x4c>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f32:	4805      	ldr	r0, [pc, #20]	; (8000f48 <MX_USART1_UART_Init+0x4c>)
 8000f34:	f002 fcf4 	bl	8003920 <HAL_UART_Init>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f3e:	f000 f887 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000124 	.word	0x20000124
 8000f4c:	40013800 	.word	0x40013800

08000f50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b088      	sub	sp, #32
 8000f54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f56:	f107 0310 	add.w	r3, r7, #16
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	605a      	str	r2, [r3, #4]
 8000f60:	609a      	str	r2, [r3, #8]
 8000f62:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f64:	4b1e      	ldr	r3, [pc, #120]	; (8000fe0 <MX_GPIO_Init+0x90>)
 8000f66:	699b      	ldr	r3, [r3, #24]
 8000f68:	4a1d      	ldr	r2, [pc, #116]	; (8000fe0 <MX_GPIO_Init+0x90>)
 8000f6a:	f043 0320 	orr.w	r3, r3, #32
 8000f6e:	6193      	str	r3, [r2, #24]
 8000f70:	4b1b      	ldr	r3, [pc, #108]	; (8000fe0 <MX_GPIO_Init+0x90>)
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	f003 0320 	and.w	r3, r3, #32
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7c:	4b18      	ldr	r3, [pc, #96]	; (8000fe0 <MX_GPIO_Init+0x90>)
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	4a17      	ldr	r2, [pc, #92]	; (8000fe0 <MX_GPIO_Init+0x90>)
 8000f82:	f043 0308 	orr.w	r3, r3, #8
 8000f86:	6193      	str	r3, [r2, #24]
 8000f88:	4b15      	ldr	r3, [pc, #84]	; (8000fe0 <MX_GPIO_Init+0x90>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	f003 0308 	and.w	r3, r3, #8
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f94:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <MX_GPIO_Init+0x90>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	4a11      	ldr	r2, [pc, #68]	; (8000fe0 <MX_GPIO_Init+0x90>)
 8000f9a:	f043 0304 	orr.w	r3, r3, #4
 8000f9e:	6193      	str	r3, [r2, #24]
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	; (8000fe0 <MX_GPIO_Init+0x90>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	f003 0304 	and.w	r3, r3, #4
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ECU_SecA_LED_GPIO_Port, ECU_SecA_LED_Pin, GPIO_PIN_RESET);
 8000fac:	2200      	movs	r2, #0
 8000fae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fb2:	480c      	ldr	r0, [pc, #48]	; (8000fe4 <MX_GPIO_Init+0x94>)
 8000fb4:	f001 fc8e 	bl	80028d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ECU_SecA_LED_Pin */
  GPIO_InitStruct.Pin = ECU_SecA_LED_Pin;
 8000fb8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECU_SecA_LED_GPIO_Port, &GPIO_InitStruct);
 8000fca:	f107 0310 	add.w	r3, r7, #16
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4804      	ldr	r0, [pc, #16]	; (8000fe4 <MX_GPIO_Init+0x94>)
 8000fd2:	f001 fafb 	bl	80025cc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fd6:	bf00      	nop
 8000fd8:	3720      	adds	r7, #32
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	40010c00 	.word	0x40010c00

08000fe8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) //!WARNING: Don't change
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	if(htim == &htim4) //behavior led function timer
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a13      	ldr	r2, [pc, #76]	; (8001040 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d11f      	bne.n	8001038 <HAL_TIM_PeriodElapsedCallback+0x50>
	{
		if(security_flag == 1)
 8000ff8:	4b12      	ldr	r3, [pc, #72]	; (8001044 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d11b      	bne.n	8001038 <HAL_TIM_PeriodElapsedCallback+0x50>
		{
			//turn on led
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11,GPIO_PIN_SET);
 8001000:	2201      	movs	r2, #1
 8001002:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001006:	4810      	ldr	r0, [pc, #64]	; (8001048 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001008:	f001 fc64 	bl	80028d4 <HAL_GPIO_WritePin>
			if(timer_cnt++==5000)
 800100c:	4b0f      	ldr	r3, [pc, #60]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x64>)
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	1c5a      	adds	r2, r3, #1
 8001012:	b291      	uxth	r1, r2
 8001014:	4a0d      	ldr	r2, [pc, #52]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001016:	8011      	strh	r1, [r2, #0]
 8001018:	f241 3288 	movw	r2, #5000	; 0x1388
 800101c:	4293      	cmp	r3, r2
 800101e:	d10b      	bne.n	8001038 <HAL_TIM_PeriodElapsedCallback+0x50>
			{
				//turn off led
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11,GPIO_PIN_RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001026:	4808      	ldr	r0, [pc, #32]	; (8001048 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001028:	f001 fc54 	bl	80028d4 <HAL_GPIO_WritePin>
				security_flag = 0;
 800102c:	4b05      	ldr	r3, [pc, #20]	; (8001044 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]
				//reset timer
				timer_cnt = 0; //reset timer
 8001032:	4b06      	ldr	r3, [pc, #24]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001034:	2200      	movs	r2, #0
 8001036:	801a      	strh	r2, [r3, #0]
			}
		}
	}
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200000dc 	.word	0x200000dc
 8001044:	200001d0 	.word	0x200001d0
 8001048:	40010c00 	.word	0x40010c00
 800104c:	200001d4 	.word	0x200001d4

08001050 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001054:	b672      	cpsid	i
}
 8001056:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001058:	e7fe      	b.n	8001058 <Error_Handler+0x8>
	...

0800105c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001062:	4b15      	ldr	r3, [pc, #84]	; (80010b8 <HAL_MspInit+0x5c>)
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	4a14      	ldr	r2, [pc, #80]	; (80010b8 <HAL_MspInit+0x5c>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6193      	str	r3, [r2, #24]
 800106e:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <HAL_MspInit+0x5c>)
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	60bb      	str	r3, [r7, #8]
 8001078:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800107a:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <HAL_MspInit+0x5c>)
 800107c:	69db      	ldr	r3, [r3, #28]
 800107e:	4a0e      	ldr	r2, [pc, #56]	; (80010b8 <HAL_MspInit+0x5c>)
 8001080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001084:	61d3      	str	r3, [r2, #28]
 8001086:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <HAL_MspInit+0x5c>)
 8001088:	69db      	ldr	r3, [r3, #28]
 800108a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800108e:	607b      	str	r3, [r7, #4]
 8001090:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001092:	4b0a      	ldr	r3, [pc, #40]	; (80010bc <HAL_MspInit+0x60>)
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	4a04      	ldr	r2, [pc, #16]	; (80010bc <HAL_MspInit+0x60>)
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ae:	bf00      	nop
 80010b0:	3714      	adds	r7, #20
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bc80      	pop	{r7}
 80010b6:	4770      	bx	lr
 80010b8:	40021000 	.word	0x40021000
 80010bc:	40010000 	.word	0x40010000

080010c0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b088      	sub	sp, #32
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 0310 	add.w	r3, r7, #16
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a20      	ldr	r2, [pc, #128]	; (800115c <HAL_CAN_MspInit+0x9c>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d139      	bne.n	8001154 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010e0:	4b1f      	ldr	r3, [pc, #124]	; (8001160 <HAL_CAN_MspInit+0xa0>)
 80010e2:	69db      	ldr	r3, [r3, #28]
 80010e4:	4a1e      	ldr	r2, [pc, #120]	; (8001160 <HAL_CAN_MspInit+0xa0>)
 80010e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010ea:	61d3      	str	r3, [r2, #28]
 80010ec:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <HAL_CAN_MspInit+0xa0>)
 80010ee:	69db      	ldr	r3, [r3, #28]
 80010f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f8:	4b19      	ldr	r3, [pc, #100]	; (8001160 <HAL_CAN_MspInit+0xa0>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	4a18      	ldr	r2, [pc, #96]	; (8001160 <HAL_CAN_MspInit+0xa0>)
 80010fe:	f043 0304 	orr.w	r3, r3, #4
 8001102:	6193      	str	r3, [r2, #24]
 8001104:	4b16      	ldr	r3, [pc, #88]	; (8001160 <HAL_CAN_MspInit+0xa0>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	f003 0304 	and.w	r3, r3, #4
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001110:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001114:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111e:	f107 0310 	add.w	r3, r7, #16
 8001122:	4619      	mov	r1, r3
 8001124:	480f      	ldr	r0, [pc, #60]	; (8001164 <HAL_CAN_MspInit+0xa4>)
 8001126:	f001 fa51 	bl	80025cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800112a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800112e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001130:	2302      	movs	r3, #2
 8001132:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001138:	f107 0310 	add.w	r3, r7, #16
 800113c:	4619      	mov	r1, r3
 800113e:	4809      	ldr	r0, [pc, #36]	; (8001164 <HAL_CAN_MspInit+0xa4>)
 8001140:	f001 fa44 	bl	80025cc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001144:	2200      	movs	r2, #0
 8001146:	2100      	movs	r1, #0
 8001148:	2015      	movs	r0, #21
 800114a:	f001 f956 	bl	80023fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800114e:	2015      	movs	r0, #21
 8001150:	f001 f96f 	bl	8002432 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001154:	bf00      	nop
 8001156:	3720      	adds	r7, #32
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40006400 	.word	0x40006400
 8001160:	40021000 	.word	0x40021000
 8001164:	40010800 	.word	0x40010800

08001168 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a0d      	ldr	r2, [pc, #52]	; (80011ac <HAL_TIM_Base_MspInit+0x44>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d113      	bne.n	80011a2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800117a:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <HAL_TIM_Base_MspInit+0x48>)
 800117c:	69db      	ldr	r3, [r3, #28]
 800117e:	4a0c      	ldr	r2, [pc, #48]	; (80011b0 <HAL_TIM_Base_MspInit+0x48>)
 8001180:	f043 0304 	orr.w	r3, r3, #4
 8001184:	61d3      	str	r3, [r2, #28]
 8001186:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <HAL_TIM_Base_MspInit+0x48>)
 8001188:	69db      	ldr	r3, [r3, #28]
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001192:	2200      	movs	r2, #0
 8001194:	2100      	movs	r1, #0
 8001196:	201e      	movs	r0, #30
 8001198:	f001 f92f 	bl	80023fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800119c:	201e      	movs	r0, #30
 800119e:	f001 f948 	bl	8002432 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40000800 	.word	0x40000800
 80011b0:	40021000 	.word	0x40021000

080011b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b088      	sub	sp, #32
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	f107 0310 	add.w	r3, r7, #16
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a20      	ldr	r2, [pc, #128]	; (8001250 <HAL_UART_MspInit+0x9c>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d139      	bne.n	8001248 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011d4:	4b1f      	ldr	r3, [pc, #124]	; (8001254 <HAL_UART_MspInit+0xa0>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	4a1e      	ldr	r2, [pc, #120]	; (8001254 <HAL_UART_MspInit+0xa0>)
 80011da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011de:	6193      	str	r3, [r2, #24]
 80011e0:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <HAL_UART_MspInit+0xa0>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <HAL_UART_MspInit+0xa0>)
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	4a18      	ldr	r2, [pc, #96]	; (8001254 <HAL_UART_MspInit+0xa0>)
 80011f2:	f043 0304 	orr.w	r3, r3, #4
 80011f6:	6193      	str	r3, [r2, #24]
 80011f8:	4b16      	ldr	r3, [pc, #88]	; (8001254 <HAL_UART_MspInit+0xa0>)
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	f003 0304 	and.w	r3, r3, #4
 8001200:	60bb      	str	r3, [r7, #8]
 8001202:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001204:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001208:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120a:	2302      	movs	r3, #2
 800120c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800120e:	2303      	movs	r3, #3
 8001210:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001212:	f107 0310 	add.w	r3, r7, #16
 8001216:	4619      	mov	r1, r3
 8001218:	480f      	ldr	r0, [pc, #60]	; (8001258 <HAL_UART_MspInit+0xa4>)
 800121a:	f001 f9d7 	bl	80025cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800121e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001222:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	4619      	mov	r1, r3
 8001232:	4809      	ldr	r0, [pc, #36]	; (8001258 <HAL_UART_MspInit+0xa4>)
 8001234:	f001 f9ca 	bl	80025cc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001238:	2200      	movs	r2, #0
 800123a:	2100      	movs	r1, #0
 800123c:	2025      	movs	r0, #37	; 0x25
 800123e:	f001 f8dc 	bl	80023fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001242:	2025      	movs	r0, #37	; 0x25
 8001244:	f001 f8f5 	bl	8002432 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001248:	bf00      	nop
 800124a:	3720      	adds	r7, #32
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40013800 	.word	0x40013800
 8001254:	40021000 	.word	0x40021000
 8001258:	40010800 	.word	0x40010800

0800125c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001260:	e7fe      	b.n	8001260 <NMI_Handler+0x4>

08001262 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001262:	b480      	push	{r7}
 8001264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001266:	e7fe      	b.n	8001266 <HardFault_Handler+0x4>

08001268 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800126c:	e7fe      	b.n	800126c <MemManage_Handler+0x4>

0800126e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800126e:	b480      	push	{r7}
 8001270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001272:	e7fe      	b.n	8001272 <BusFault_Handler+0x4>

08001274 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001278:	e7fe      	b.n	8001278 <UsageFault_Handler+0x4>

0800127a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800127a:	b480      	push	{r7}
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr

08001286 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001286:	b480      	push	{r7}
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	46bd      	mov	sp, r7
 800128e:	bc80      	pop	{r7}
 8001290:	4770      	bx	lr

08001292 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001292:	b480      	push	{r7}
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr

0800129e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012a2:	f000 f953 	bl	800154c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80012b0:	4802      	ldr	r0, [pc, #8]	; (80012bc <CAN1_RX1_IRQHandler+0x10>)
 80012b2:	f000 fda8 	bl	8001e06 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200000b4 	.word	0x200000b4

080012c0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80012c4:	4802      	ldr	r0, [pc, #8]	; (80012d0 <TIM4_IRQHandler+0x10>)
 80012c6:	f001 ffcf 	bl	8003268 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	200000dc 	.word	0x200000dc

080012d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012d8:	4802      	ldr	r0, [pc, #8]	; (80012e4 <USART1_IRQHandler+0x10>)
 80012da:	f002 fb71 	bl	80039c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20000124 	.word	0x20000124

080012e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  return 1;
 80012ec:	2301      	movs	r3, #1
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr

080012f6 <_kill>:

int _kill(int pid, int sig)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
 80012fe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001300:	f003 f9d2 	bl	80046a8 <__errno>
 8001304:	4603      	mov	r3, r0
 8001306:	2216      	movs	r2, #22
 8001308:	601a      	str	r2, [r3, #0]
  return -1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <_exit>:

void _exit (int status)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800131e:	f04f 31ff 	mov.w	r1, #4294967295
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ffe7 	bl	80012f6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001328:	e7fe      	b.n	8001328 <_exit+0x12>

0800132a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b086      	sub	sp, #24
 800132e:	af00      	add	r7, sp, #0
 8001330:	60f8      	str	r0, [r7, #12]
 8001332:	60b9      	str	r1, [r7, #8]
 8001334:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001336:	2300      	movs	r3, #0
 8001338:	617b      	str	r3, [r7, #20]
 800133a:	e00a      	b.n	8001352 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800133c:	f3af 8000 	nop.w
 8001340:	4601      	mov	r1, r0
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	1c5a      	adds	r2, r3, #1
 8001346:	60ba      	str	r2, [r7, #8]
 8001348:	b2ca      	uxtb	r2, r1
 800134a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	3301      	adds	r3, #1
 8001350:	617b      	str	r3, [r7, #20]
 8001352:	697a      	ldr	r2, [r7, #20]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	429a      	cmp	r2, r3
 8001358:	dbf0      	blt.n	800133c <_read+0x12>
  }

  return len;
 800135a:	687b      	ldr	r3, [r7, #4]
}
 800135c:	4618      	mov	r0, r3
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	e009      	b.n	800138a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	1c5a      	adds	r2, r3, #1
 800137a:	60ba      	str	r2, [r7, #8]
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	3301      	adds	r3, #1
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	697a      	ldr	r2, [r7, #20]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	429a      	cmp	r2, r3
 8001390:	dbf1      	blt.n	8001376 <_write+0x12>
  }
  return len;
 8001392:	687b      	ldr	r3, [r7, #4]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3718      	adds	r7, #24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <_close>:

int _close(int file)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr

080013b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013b2:	b480      	push	{r7}
 80013b4:	b083      	sub	sp, #12
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
 80013ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013c2:	605a      	str	r2, [r3, #4]
  return 0;
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr

080013d0 <_isatty>:

int _isatty(int file)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013d8:	2301      	movs	r3, #1
}
 80013da:	4618      	mov	r0, r3
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr

080013fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b086      	sub	sp, #24
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001404:	4a14      	ldr	r2, [pc, #80]	; (8001458 <_sbrk+0x5c>)
 8001406:	4b15      	ldr	r3, [pc, #84]	; (800145c <_sbrk+0x60>)
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001410:	4b13      	ldr	r3, [pc, #76]	; (8001460 <_sbrk+0x64>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d102      	bne.n	800141e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <_sbrk+0x64>)
 800141a:	4a12      	ldr	r2, [pc, #72]	; (8001464 <_sbrk+0x68>)
 800141c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800141e:	4b10      	ldr	r3, [pc, #64]	; (8001460 <_sbrk+0x64>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4413      	add	r3, r2
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	429a      	cmp	r2, r3
 800142a:	d207      	bcs.n	800143c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800142c:	f003 f93c 	bl	80046a8 <__errno>
 8001430:	4603      	mov	r3, r0
 8001432:	220c      	movs	r2, #12
 8001434:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001436:	f04f 33ff 	mov.w	r3, #4294967295
 800143a:	e009      	b.n	8001450 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800143c:	4b08      	ldr	r3, [pc, #32]	; (8001460 <_sbrk+0x64>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001442:	4b07      	ldr	r3, [pc, #28]	; (8001460 <_sbrk+0x64>)
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4413      	add	r3, r2
 800144a:	4a05      	ldr	r2, [pc, #20]	; (8001460 <_sbrk+0x64>)
 800144c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800144e:	68fb      	ldr	r3, [r7, #12]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20005000 	.word	0x20005000
 800145c:	00000400 	.word	0x00000400
 8001460:	20000204 	.word	0x20000204
 8001464:	20000358 	.word	0x20000358

08001468 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr

08001474 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001474:	f7ff fff8 	bl	8001468 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001478:	480b      	ldr	r0, [pc, #44]	; (80014a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800147a:	490c      	ldr	r1, [pc, #48]	; (80014ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800147c:	4a0c      	ldr	r2, [pc, #48]	; (80014b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001480:	e002      	b.n	8001488 <LoopCopyDataInit>

08001482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001486:	3304      	adds	r3, #4

08001488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800148a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800148c:	d3f9      	bcc.n	8001482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148e:	4a09      	ldr	r2, [pc, #36]	; (80014b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001490:	4c09      	ldr	r4, [pc, #36]	; (80014b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001494:	e001      	b.n	800149a <LoopFillZerobss>

08001496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001498:	3204      	adds	r2, #4

0800149a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800149a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800149c:	d3fb      	bcc.n	8001496 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800149e:	f003 f909 	bl	80046b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014a2:	f7ff f829 	bl	80004f8 <main>
  bx lr
 80014a6:	4770      	bx	lr
  ldr r0, =_sdata
 80014a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014ac:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 80014b0:	08005488 	.word	0x08005488
  ldr r2, =_sbss
 80014b4:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 80014b8:	20000358 	.word	0x20000358

080014bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014bc:	e7fe      	b.n	80014bc <ADC1_2_IRQHandler>
	...

080014c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014c4:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <HAL_Init+0x28>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a07      	ldr	r2, [pc, #28]	; (80014e8 <HAL_Init+0x28>)
 80014ca:	f043 0310 	orr.w	r3, r3, #16
 80014ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014d0:	2003      	movs	r0, #3
 80014d2:	f000 ff87 	bl	80023e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014d6:	200f      	movs	r0, #15
 80014d8:	f000 f808 	bl	80014ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014dc:	f7ff fdbe 	bl	800105c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40022000 	.word	0x40022000

080014ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014f4:	4b12      	ldr	r3, [pc, #72]	; (8001540 <HAL_InitTick+0x54>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	4b12      	ldr	r3, [pc, #72]	; (8001544 <HAL_InitTick+0x58>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	4619      	mov	r1, r3
 80014fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001502:	fbb3 f3f1 	udiv	r3, r3, r1
 8001506:	fbb2 f3f3 	udiv	r3, r2, r3
 800150a:	4618      	mov	r0, r3
 800150c:	f000 ff9f 	bl	800244e <HAL_SYSTICK_Config>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e00e      	b.n	8001538 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2b0f      	cmp	r3, #15
 800151e:	d80a      	bhi.n	8001536 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001520:	2200      	movs	r2, #0
 8001522:	6879      	ldr	r1, [r7, #4]
 8001524:	f04f 30ff 	mov.w	r0, #4294967295
 8001528:	f000 ff67 	bl	80023fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800152c:	4a06      	ldr	r2, [pc, #24]	; (8001548 <HAL_InitTick+0x5c>)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001532:	2300      	movs	r3, #0
 8001534:	e000      	b.n	8001538 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000030 	.word	0x20000030
 8001544:	20000038 	.word	0x20000038
 8001548:	20000034 	.word	0x20000034

0800154c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001550:	4b05      	ldr	r3, [pc, #20]	; (8001568 <HAL_IncTick+0x1c>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	461a      	mov	r2, r3
 8001556:	4b05      	ldr	r3, [pc, #20]	; (800156c <HAL_IncTick+0x20>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4413      	add	r3, r2
 800155c:	4a03      	ldr	r2, [pc, #12]	; (800156c <HAL_IncTick+0x20>)
 800155e:	6013      	str	r3, [r2, #0]
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr
 8001568:	20000038 	.word	0x20000038
 800156c:	20000208 	.word	0x20000208

08001570 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  return uwTick;
 8001574:	4b02      	ldr	r3, [pc, #8]	; (8001580 <HAL_GetTick+0x10>)
 8001576:	681b      	ldr	r3, [r3, #0]
}
 8001578:	4618      	mov	r0, r3
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr
 8001580:	20000208 	.word	0x20000208

08001584 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800158c:	f7ff fff0 	bl	8001570 <HAL_GetTick>
 8001590:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800159c:	d005      	beq.n	80015aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800159e:	4b0a      	ldr	r3, [pc, #40]	; (80015c8 <HAL_Delay+0x44>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	461a      	mov	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4413      	add	r3, r2
 80015a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015aa:	bf00      	nop
 80015ac:	f7ff ffe0 	bl	8001570 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d8f7      	bhi.n	80015ac <HAL_Delay+0x28>
  {
  }
}
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000038 	.word	0x20000038

080015cc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e0ed      	b.n	80017ba <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d102      	bne.n	80015f0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff fd68 	bl	80010c0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f042 0201 	orr.w	r2, r2, #1
 80015fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001600:	f7ff ffb6 	bl	8001570 <HAL_GetTick>
 8001604:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001606:	e012      	b.n	800162e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001608:	f7ff ffb2 	bl	8001570 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	2b0a      	cmp	r3, #10
 8001614:	d90b      	bls.n	800162e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2205      	movs	r2, #5
 8001626:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e0c5      	b.n	80017ba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	2b00      	cmp	r3, #0
 800163a:	d0e5      	beq.n	8001608 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f022 0202 	bic.w	r2, r2, #2
 800164a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800164c:	f7ff ff90 	bl	8001570 <HAL_GetTick>
 8001650:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001652:	e012      	b.n	800167a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001654:	f7ff ff8c 	bl	8001570 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b0a      	cmp	r3, #10
 8001660:	d90b      	bls.n	800167a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001666:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2205      	movs	r2, #5
 8001672:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e09f      	b.n	80017ba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1e5      	bne.n	8001654 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7e1b      	ldrb	r3, [r3, #24]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d108      	bne.n	80016a2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	e007      	b.n	80016b2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	7e5b      	ldrb	r3, [r3, #25]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d108      	bne.n	80016cc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	e007      	b.n	80016dc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016da:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	7e9b      	ldrb	r3, [r3, #26]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d108      	bne.n	80016f6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f042 0220 	orr.w	r2, r2, #32
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	e007      	b.n	8001706 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f022 0220 	bic.w	r2, r2, #32
 8001704:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	7edb      	ldrb	r3, [r3, #27]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d108      	bne.n	8001720 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f022 0210 	bic.w	r2, r2, #16
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	e007      	b.n	8001730 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f042 0210 	orr.w	r2, r2, #16
 800172e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	7f1b      	ldrb	r3, [r3, #28]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d108      	bne.n	800174a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f042 0208 	orr.w	r2, r2, #8
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	e007      	b.n	800175a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f022 0208 	bic.w	r2, r2, #8
 8001758:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	7f5b      	ldrb	r3, [r3, #29]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d108      	bne.n	8001774 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f042 0204 	orr.w	r2, r2, #4
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	e007      	b.n	8001784 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f022 0204 	bic.w	r2, r2, #4
 8001782:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689a      	ldr	r2, [r3, #8]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	431a      	orrs	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	691b      	ldr	r3, [r3, #16]
 8001792:	431a      	orrs	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	695b      	ldr	r3, [r3, #20]
 8001798:	ea42 0103 	orr.w	r1, r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	1e5a      	subs	r2, r3, #1
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	430a      	orrs	r2, r1
 80017a8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2201      	movs	r2, #1
 80017b4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80017c2:	b480      	push	{r7}
 80017c4:	b087      	sub	sp, #28
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
 80017ca:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017d8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80017da:	7cfb      	ldrb	r3, [r7, #19]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d003      	beq.n	80017e8 <HAL_CAN_ConfigFilter+0x26>
 80017e0:	7cfb      	ldrb	r3, [r7, #19]
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	f040 80aa 	bne.w	800193c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80017ee:	f043 0201 	orr.w	r2, r3, #1
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	f003 031f 	and.w	r3, r3, #31
 8001800:	2201      	movs	r2, #1
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	43db      	mvns	r3, r3
 8001812:	401a      	ands	r2, r3
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d123      	bne.n	800186a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	43db      	mvns	r3, r3
 800182c:	401a      	ands	r2, r3
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001844:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	3248      	adds	r2, #72	; 0x48
 800184a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800185e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001860:	6979      	ldr	r1, [r7, #20]
 8001862:	3348      	adds	r3, #72	; 0x48
 8001864:	00db      	lsls	r3, r3, #3
 8001866:	440b      	add	r3, r1
 8001868:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	2b01      	cmp	r3, #1
 8001870:	d122      	bne.n	80018b8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	431a      	orrs	r2, r3
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800188e:	683a      	ldr	r2, [r7, #0]
 8001890:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001892:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	3248      	adds	r2, #72	; 0x48
 8001898:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018ac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018ae:	6979      	ldr	r1, [r7, #20]
 80018b0:	3348      	adds	r3, #72	; 0x48
 80018b2:	00db      	lsls	r3, r3, #3
 80018b4:	440b      	add	r3, r1
 80018b6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d109      	bne.n	80018d4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	43db      	mvns	r3, r3
 80018ca:	401a      	ands	r2, r3
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80018d2:	e007      	b.n	80018e4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	431a      	orrs	r2, r3
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	691b      	ldr	r3, [r3, #16]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d109      	bne.n	8001900 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	43db      	mvns	r3, r3
 80018f6:	401a      	ands	r2, r3
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80018fe:	e007      	b.n	8001910 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	431a      	orrs	r2, r3
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	6a1b      	ldr	r3, [r3, #32]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d107      	bne.n	8001928 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	431a      	orrs	r2, r3
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800192e:	f023 0201 	bic.w	r2, r3, #1
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001938:	2300      	movs	r3, #0
 800193a:	e006      	b.n	800194a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001940:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
  }
}
 800194a:	4618      	mov	r0, r3
 800194c:	371c      	adds	r7, #28
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001962:	b2db      	uxtb	r3, r3
 8001964:	2b01      	cmp	r3, #1
 8001966:	d12e      	bne.n	80019c6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2202      	movs	r2, #2
 800196c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f022 0201 	bic.w	r2, r2, #1
 800197e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001980:	f7ff fdf6 	bl	8001570 <HAL_GetTick>
 8001984:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001986:	e012      	b.n	80019ae <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001988:	f7ff fdf2 	bl	8001570 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b0a      	cmp	r3, #10
 8001994:	d90b      	bls.n	80019ae <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2205      	movs	r2, #5
 80019a6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e012      	b.n	80019d4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f003 0301 	and.w	r3, r3, #1
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1e5      	bne.n	8001988 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2200      	movs	r2, #0
 80019c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80019c2:	2300      	movs	r3, #0
 80019c4:	e006      	b.n	80019d4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
  }
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	; 0x24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
 80019e8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019f0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80019fa:	7ffb      	ldrb	r3, [r7, #31]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d003      	beq.n	8001a08 <HAL_CAN_AddTxMessage+0x2c>
 8001a00:	7ffb      	ldrb	r3, [r7, #31]
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	f040 80ad 	bne.w	8001b62 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d10a      	bne.n	8001a28 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a12:	69bb      	ldr	r3, [r7, #24]
 8001a14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d105      	bne.n	8001a28 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f000 8095 	beq.w	8001b52 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	0e1b      	lsrs	r3, r3, #24
 8001a2c:	f003 0303 	and.w	r3, r3, #3
 8001a30:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001a32:	2201      	movs	r2, #1
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	409a      	lsls	r2, r3
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d10d      	bne.n	8001a60 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a4e:	68f9      	ldr	r1, [r7, #12]
 8001a50:	6809      	ldr	r1, [r1, #0]
 8001a52:	431a      	orrs	r2, r3
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	3318      	adds	r3, #24
 8001a58:	011b      	lsls	r3, r3, #4
 8001a5a:	440b      	add	r3, r1
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	e00f      	b.n	8001a80 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a6a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a70:	68f9      	ldr	r1, [r7, #12]
 8001a72:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001a74:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	3318      	adds	r3, #24
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	440b      	add	r3, r1
 8001a7e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	6819      	ldr	r1, [r3, #0]
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	691a      	ldr	r2, [r3, #16]
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	3318      	adds	r3, #24
 8001a8c:	011b      	lsls	r3, r3, #4
 8001a8e:	440b      	add	r3, r1
 8001a90:	3304      	adds	r3, #4
 8001a92:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	7d1b      	ldrb	r3, [r3, #20]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d111      	bne.n	8001ac0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	3318      	adds	r3, #24
 8001aa4:	011b      	lsls	r3, r3, #4
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3304      	adds	r3, #4
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	68fa      	ldr	r2, [r7, #12]
 8001aae:	6811      	ldr	r1, [r2, #0]
 8001ab0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	3318      	adds	r3, #24
 8001ab8:	011b      	lsls	r3, r3, #4
 8001aba:	440b      	add	r3, r1
 8001abc:	3304      	adds	r3, #4
 8001abe:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3307      	adds	r3, #7
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	061a      	lsls	r2, r3, #24
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3306      	adds	r3, #6
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	041b      	lsls	r3, r3, #16
 8001ad0:	431a      	orrs	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3305      	adds	r3, #5
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	021b      	lsls	r3, r3, #8
 8001ada:	4313      	orrs	r3, r2
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	3204      	adds	r2, #4
 8001ae0:	7812      	ldrb	r2, [r2, #0]
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	6811      	ldr	r1, [r2, #0]
 8001ae8:	ea43 0200 	orr.w	r2, r3, r0
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	440b      	add	r3, r1
 8001af2:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001af6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3303      	adds	r3, #3
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	061a      	lsls	r2, r3, #24
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3302      	adds	r3, #2
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	041b      	lsls	r3, r3, #16
 8001b08:	431a      	orrs	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	021b      	lsls	r3, r3, #8
 8001b12:	4313      	orrs	r3, r2
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	7812      	ldrb	r2, [r2, #0]
 8001b18:	4610      	mov	r0, r2
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	6811      	ldr	r1, [r2, #0]
 8001b1e:	ea43 0200 	orr.w	r2, r3, r0
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	440b      	add	r3, r1
 8001b28:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001b2c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	3318      	adds	r3, #24
 8001b36:	011b      	lsls	r3, r3, #4
 8001b38:	4413      	add	r3, r2
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	68fa      	ldr	r2, [r7, #12]
 8001b3e:	6811      	ldr	r1, [r2, #0]
 8001b40:	f043 0201 	orr.w	r2, r3, #1
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	3318      	adds	r3, #24
 8001b48:	011b      	lsls	r3, r3, #4
 8001b4a:	440b      	add	r3, r1
 8001b4c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	e00e      	b.n	8001b70 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b56:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e006      	b.n	8001b70 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
  }
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3724      	adds	r7, #36	; 0x24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr

08001b7a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b087      	sub	sp, #28
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	60f8      	str	r0, [r7, #12]
 8001b82:	60b9      	str	r1, [r7, #8]
 8001b84:	607a      	str	r2, [r7, #4]
 8001b86:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b8e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001b90:	7dfb      	ldrb	r3, [r7, #23]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d003      	beq.n	8001b9e <HAL_CAN_GetRxMessage+0x24>
 8001b96:	7dfb      	ldrb	r3, [r7, #23]
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	f040 8103 	bne.w	8001da4 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d10e      	bne.n	8001bc2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	f003 0303 	and.w	r3, r3, #3
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d116      	bne.n	8001be0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e0f7      	b.n	8001db2 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	691b      	ldr	r3, [r3, #16]
 8001bc8:	f003 0303 	and.w	r3, r3, #3
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d107      	bne.n	8001be0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e0e8      	b.n	8001db2 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	331b      	adds	r3, #27
 8001be8:	011b      	lsls	r3, r3, #4
 8001bea:	4413      	add	r3, r2
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0204 	and.w	r2, r3, #4
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10c      	bne.n	8001c18 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	331b      	adds	r3, #27
 8001c06:	011b      	lsls	r3, r3, #4
 8001c08:	4413      	add	r3, r2
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	0d5b      	lsrs	r3, r3, #21
 8001c0e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	e00b      	b.n	8001c30 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	331b      	adds	r3, #27
 8001c20:	011b      	lsls	r3, r3, #4
 8001c22:	4413      	add	r3, r2
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	08db      	lsrs	r3, r3, #3
 8001c28:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	331b      	adds	r3, #27
 8001c38:	011b      	lsls	r3, r3, #4
 8001c3a:	4413      	add	r3, r2
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0202 	and.w	r2, r3, #2
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	331b      	adds	r3, #27
 8001c4e:	011b      	lsls	r3, r3, #4
 8001c50:	4413      	add	r3, r2
 8001c52:	3304      	adds	r3, #4
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0308 	and.w	r3, r3, #8
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d003      	beq.n	8001c66 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2208      	movs	r2, #8
 8001c62:	611a      	str	r2, [r3, #16]
 8001c64:	e00b      	b.n	8001c7e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	331b      	adds	r3, #27
 8001c6e:	011b      	lsls	r3, r3, #4
 8001c70:	4413      	add	r3, r2
 8001c72:	3304      	adds	r3, #4
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 020f 	and.w	r2, r3, #15
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	331b      	adds	r3, #27
 8001c86:	011b      	lsls	r3, r3, #4
 8001c88:	4413      	add	r3, r2
 8001c8a:	3304      	adds	r3, #4
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	0a1b      	lsrs	r3, r3, #8
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	331b      	adds	r3, #27
 8001c9e:	011b      	lsls	r3, r3, #4
 8001ca0:	4413      	add	r3, r2
 8001ca2:	3304      	adds	r3, #4
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	0c1b      	lsrs	r3, r3, #16
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	011b      	lsls	r3, r3, #4
 8001cb6:	4413      	add	r3, r2
 8001cb8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	011b      	lsls	r3, r3, #4
 8001ccc:	4413      	add	r3, r2
 8001cce:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	0a1a      	lsrs	r2, r3, #8
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	b2d2      	uxtb	r2, r2
 8001cdc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	011b      	lsls	r3, r3, #4
 8001ce6:	4413      	add	r3, r2
 8001ce8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	0c1a      	lsrs	r2, r3, #16
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	3302      	adds	r3, #2
 8001cf4:	b2d2      	uxtb	r2, r2
 8001cf6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	011b      	lsls	r3, r3, #4
 8001d00:	4413      	add	r3, r2
 8001d02:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	0e1a      	lsrs	r2, r3, #24
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	3303      	adds	r3, #3
 8001d0e:	b2d2      	uxtb	r2, r2
 8001d10:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	011b      	lsls	r3, r3, #4
 8001d1a:	4413      	add	r3, r2
 8001d1c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	3304      	adds	r3, #4
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	011b      	lsls	r3, r3, #4
 8001d32:	4413      	add	r3, r2
 8001d34:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	0a1a      	lsrs	r2, r3, #8
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	3305      	adds	r3, #5
 8001d40:	b2d2      	uxtb	r2, r2
 8001d42:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	011b      	lsls	r3, r3, #4
 8001d4c:	4413      	add	r3, r2
 8001d4e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	0c1a      	lsrs	r2, r3, #16
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	3306      	adds	r3, #6
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	4413      	add	r3, r2
 8001d68:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	0e1a      	lsrs	r2, r3, #24
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	3307      	adds	r3, #7
 8001d74:	b2d2      	uxtb	r2, r2
 8001d76:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d108      	bne.n	8001d90 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f042 0220 	orr.w	r2, r2, #32
 8001d8c:	60da      	str	r2, [r3, #12]
 8001d8e:	e007      	b.n	8001da0 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	691a      	ldr	r2, [r3, #16]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f042 0220 	orr.w	r2, r2, #32
 8001d9e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001da0:	2300      	movs	r3, #0
 8001da2:	e006      	b.n	8001db2 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
  }
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	371c      	adds	r7, #28
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr

08001dbc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dcc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001dce:	7bfb      	ldrb	r3, [r7, #15]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d002      	beq.n	8001dda <HAL_CAN_ActivateNotification+0x1e>
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d109      	bne.n	8001dee <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	6959      	ldr	r1, [r3, #20]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	683a      	ldr	r2, [r7, #0]
 8001de6:	430a      	orrs	r2, r1
 8001de8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001dea:	2300      	movs	r3, #0
 8001dec:	e006      	b.n	8001dfc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
  }
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3714      	adds	r7, #20
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr

08001e06 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	b08a      	sub	sp, #40	; 0x28
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	695b      	ldr	r3, [r3, #20]
 8001e18:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001e42:	6a3b      	ldr	r3, [r7, #32]
 8001e44:	f003 0301 	and.w	r3, r3, #1
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d07c      	beq.n	8001f46 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d023      	beq.n	8001e9e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f000 f983 	bl	8002174 <HAL_CAN_TxMailbox0CompleteCallback>
 8001e6e:	e016      	b.n	8001e9e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	f003 0304 	and.w	r3, r3, #4
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d004      	beq.n	8001e84 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e80:	627b      	str	r3, [r7, #36]	; 0x24
 8001e82:	e00c      	b.n	8001e9e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	f003 0308 	and.w	r3, r3, #8
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d004      	beq.n	8001e98 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e94:	627b      	str	r3, [r7, #36]	; 0x24
 8001e96:	e002      	b.n	8001e9e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f000 f986 	bl	80021aa <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d024      	beq.n	8001ef2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001eb0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 f962 	bl	8002186 <HAL_CAN_TxMailbox1CompleteCallback>
 8001ec2:	e016      	b.n	8001ef2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d004      	beq.n	8001ed8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed6:	e00c      	b.n	8001ef2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d004      	beq.n	8001eec <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8001eea:	e002      	b.n	8001ef2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f000 f965 	bl	80021bc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d024      	beq.n	8001f46 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f04:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d003      	beq.n	8001f18 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 f941 	bl	8002198 <HAL_CAN_TxMailbox2CompleteCallback>
 8001f16:	e016      	b.n	8001f46 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d004      	beq.n	8001f2c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
 8001f2a:	e00c      	b.n	8001f46 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d004      	beq.n	8001f40 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f3e:	e002      	b.n	8001f46 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 f944 	bl	80021ce <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001f46:	6a3b      	ldr	r3, [r7, #32]
 8001f48:	f003 0308 	and.w	r3, r3, #8
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d00c      	beq.n	8001f6a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f003 0310 	and.w	r3, r3, #16
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d007      	beq.n	8001f6a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f60:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2210      	movs	r2, #16
 8001f68:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001f6a:	6a3b      	ldr	r3, [r7, #32]
 8001f6c:	f003 0304 	and.w	r3, r3, #4
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d00b      	beq.n	8001f8c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	f003 0308 	and.w	r3, r3, #8
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d006      	beq.n	8001f8c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2208      	movs	r2, #8
 8001f84:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 f933 	bl	80021f2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001f8c:	6a3b      	ldr	r3, [r7, #32]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d009      	beq.n	8001faa <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	f003 0303 	and.w	r3, r3, #3
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d002      	beq.n	8001faa <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f000 f91b 	bl	80021e0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001faa:	6a3b      	ldr	r3, [r7, #32]
 8001fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d00c      	beq.n	8001fce <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	f003 0310 	and.w	r3, r3, #16
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d007      	beq.n	8001fce <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2210      	movs	r2, #16
 8001fcc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001fce:	6a3b      	ldr	r3, [r7, #32]
 8001fd0:	f003 0320 	and.w	r3, r3, #32
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d00b      	beq.n	8001ff0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	f003 0308 	and.w	r3, r3, #8
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d006      	beq.n	8001ff0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2208      	movs	r2, #8
 8001fe8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f000 f90a 	bl	8002204 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001ff0:	6a3b      	ldr	r3, [r7, #32]
 8001ff2:	f003 0310 	and.w	r3, r3, #16
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d009      	beq.n	800200e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	691b      	ldr	r3, [r3, #16]
 8002000:	f003 0303 	and.w	r3, r3, #3
 8002004:	2b00      	cmp	r3, #0
 8002006:	d002      	beq.n	800200e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7fe f9b3 	bl	8000374 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800200e:	6a3b      	ldr	r3, [r7, #32]
 8002010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d00b      	beq.n	8002030 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	f003 0310 	and.w	r3, r3, #16
 800201e:	2b00      	cmp	r3, #0
 8002020:	d006      	beq.n	8002030 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2210      	movs	r2, #16
 8002028:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f8f3 	bl	8002216 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002030:	6a3b      	ldr	r3, [r7, #32]
 8002032:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00b      	beq.n	8002052 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	f003 0308 	and.w	r3, r3, #8
 8002040:	2b00      	cmp	r3, #0
 8002042:	d006      	beq.n	8002052 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2208      	movs	r2, #8
 800204a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f000 f8eb 	bl	8002228 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002052:	6a3b      	ldr	r3, [r7, #32]
 8002054:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d07b      	beq.n	8002154 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	f003 0304 	and.w	r3, r3, #4
 8002062:	2b00      	cmp	r3, #0
 8002064:	d072      	beq.n	800214c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002066:	6a3b      	ldr	r3, [r7, #32]
 8002068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800206c:	2b00      	cmp	r3, #0
 800206e:	d008      	beq.n	8002082 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800207a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002082:	6a3b      	ldr	r3, [r7, #32]
 8002084:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002088:	2b00      	cmp	r3, #0
 800208a:	d008      	beq.n	800209e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002098:	f043 0302 	orr.w	r3, r3, #2
 800209c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800209e:	6a3b      	ldr	r3, [r7, #32]
 80020a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d008      	beq.n	80020ba <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80020b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b4:	f043 0304 	orr.w	r3, r3, #4
 80020b8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80020ba:	6a3b      	ldr	r3, [r7, #32]
 80020bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d043      	beq.n	800214c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d03e      	beq.n	800214c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80020d4:	2b60      	cmp	r3, #96	; 0x60
 80020d6:	d02b      	beq.n	8002130 <HAL_CAN_IRQHandler+0x32a>
 80020d8:	2b60      	cmp	r3, #96	; 0x60
 80020da:	d82e      	bhi.n	800213a <HAL_CAN_IRQHandler+0x334>
 80020dc:	2b50      	cmp	r3, #80	; 0x50
 80020de:	d022      	beq.n	8002126 <HAL_CAN_IRQHandler+0x320>
 80020e0:	2b50      	cmp	r3, #80	; 0x50
 80020e2:	d82a      	bhi.n	800213a <HAL_CAN_IRQHandler+0x334>
 80020e4:	2b40      	cmp	r3, #64	; 0x40
 80020e6:	d019      	beq.n	800211c <HAL_CAN_IRQHandler+0x316>
 80020e8:	2b40      	cmp	r3, #64	; 0x40
 80020ea:	d826      	bhi.n	800213a <HAL_CAN_IRQHandler+0x334>
 80020ec:	2b30      	cmp	r3, #48	; 0x30
 80020ee:	d010      	beq.n	8002112 <HAL_CAN_IRQHandler+0x30c>
 80020f0:	2b30      	cmp	r3, #48	; 0x30
 80020f2:	d822      	bhi.n	800213a <HAL_CAN_IRQHandler+0x334>
 80020f4:	2b10      	cmp	r3, #16
 80020f6:	d002      	beq.n	80020fe <HAL_CAN_IRQHandler+0x2f8>
 80020f8:	2b20      	cmp	r3, #32
 80020fa:	d005      	beq.n	8002108 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80020fc:	e01d      	b.n	800213a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80020fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002100:	f043 0308 	orr.w	r3, r3, #8
 8002104:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002106:	e019      	b.n	800213c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210a:	f043 0310 	orr.w	r3, r3, #16
 800210e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002110:	e014      	b.n	800213c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002114:	f043 0320 	orr.w	r3, r3, #32
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800211a:	e00f      	b.n	800213c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800211c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002122:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002124:	e00a      	b.n	800213c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800212e:	e005      	b.n	800213c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002136:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002138:	e000      	b.n	800213c <HAL_CAN_IRQHandler+0x336>
            break;
 800213a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	699a      	ldr	r2, [r3, #24]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800214a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2204      	movs	r2, #4
 8002152:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002156:	2b00      	cmp	r3, #0
 8002158:	d008      	beq.n	800216c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800215e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002160:	431a      	orrs	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f000 f867 	bl	800223a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800216c:	bf00      	nop
 800216e:	3728      	adds	r7, #40	; 0x28
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	bc80      	pop	{r7}
 8002184:	4770      	bx	lr

08002186 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002186:	b480      	push	{r7}
 8002188:	b083      	sub	sp, #12
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr

08002198 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr

080021aa <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021aa:	b480      	push	{r7}
 80021ac:	b083      	sub	sp, #12
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr

080021bc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr

080021ce <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr

080021e0 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bc80      	pop	{r7}
 80021f0:	4770      	bx	lr

080021f2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80021f2:	b480      	push	{r7}
 80021f4:	b083      	sub	sp, #12
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr

08002204 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	bc80      	pop	{r7}
 8002214:	4770      	bx	lr

08002216 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002216:	b480      	push	{r7}
 8002218:	b083      	sub	sp, #12
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr

08002228 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	bc80      	pop	{r7}
 8002238:	4770      	bx	lr

0800223a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800223a:	b480      	push	{r7}
 800223c:	b083      	sub	sp, #12
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr

0800224c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f003 0307 	and.w	r3, r3, #7
 800225a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800225c:	4b0c      	ldr	r3, [pc, #48]	; (8002290 <__NVIC_SetPriorityGrouping+0x44>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002262:	68ba      	ldr	r2, [r7, #8]
 8002264:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002268:	4013      	ands	r3, r2
 800226a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002274:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002278:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800227c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800227e:	4a04      	ldr	r2, [pc, #16]	; (8002290 <__NVIC_SetPriorityGrouping+0x44>)
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	60d3      	str	r3, [r2, #12]
}
 8002284:	bf00      	nop
 8002286:	3714      	adds	r7, #20
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	e000ed00 	.word	0xe000ed00

08002294 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002298:	4b04      	ldr	r3, [pc, #16]	; (80022ac <__NVIC_GetPriorityGrouping+0x18>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	0a1b      	lsrs	r3, r3, #8
 800229e:	f003 0307 	and.w	r3, r3, #7
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bc80      	pop	{r7}
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4603      	mov	r3, r0
 80022b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	db0b      	blt.n	80022da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	f003 021f 	and.w	r2, r3, #31
 80022c8:	4906      	ldr	r1, [pc, #24]	; (80022e4 <__NVIC_EnableIRQ+0x34>)
 80022ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ce:	095b      	lsrs	r3, r3, #5
 80022d0:	2001      	movs	r0, #1
 80022d2:	fa00 f202 	lsl.w	r2, r0, r2
 80022d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr
 80022e4:	e000e100 	.word	0xe000e100

080022e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	6039      	str	r1, [r7, #0]
 80022f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	db0a      	blt.n	8002312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	490c      	ldr	r1, [pc, #48]	; (8002334 <__NVIC_SetPriority+0x4c>)
 8002302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002306:	0112      	lsls	r2, r2, #4
 8002308:	b2d2      	uxtb	r2, r2
 800230a:	440b      	add	r3, r1
 800230c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002310:	e00a      	b.n	8002328 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	b2da      	uxtb	r2, r3
 8002316:	4908      	ldr	r1, [pc, #32]	; (8002338 <__NVIC_SetPriority+0x50>)
 8002318:	79fb      	ldrb	r3, [r7, #7]
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	3b04      	subs	r3, #4
 8002320:	0112      	lsls	r2, r2, #4
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	440b      	add	r3, r1
 8002326:	761a      	strb	r2, [r3, #24]
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	e000e100 	.word	0xe000e100
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800233c:	b480      	push	{r7}
 800233e:	b089      	sub	sp, #36	; 0x24
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	f1c3 0307 	rsb	r3, r3, #7
 8002356:	2b04      	cmp	r3, #4
 8002358:	bf28      	it	cs
 800235a:	2304      	movcs	r3, #4
 800235c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	3304      	adds	r3, #4
 8002362:	2b06      	cmp	r3, #6
 8002364:	d902      	bls.n	800236c <NVIC_EncodePriority+0x30>
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	3b03      	subs	r3, #3
 800236a:	e000      	b.n	800236e <NVIC_EncodePriority+0x32>
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002370:	f04f 32ff 	mov.w	r2, #4294967295
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	43da      	mvns	r2, r3
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	401a      	ands	r2, r3
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002384:	f04f 31ff 	mov.w	r1, #4294967295
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	fa01 f303 	lsl.w	r3, r1, r3
 800238e:	43d9      	mvns	r1, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002394:	4313      	orrs	r3, r2
         );
}
 8002396:	4618      	mov	r0, r3
 8002398:	3724      	adds	r7, #36	; 0x24
 800239a:	46bd      	mov	sp, r7
 800239c:	bc80      	pop	{r7}
 800239e:	4770      	bx	lr

080023a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3b01      	subs	r3, #1
 80023ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023b0:	d301      	bcc.n	80023b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023b2:	2301      	movs	r3, #1
 80023b4:	e00f      	b.n	80023d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023b6:	4a0a      	ldr	r2, [pc, #40]	; (80023e0 <SysTick_Config+0x40>)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	3b01      	subs	r3, #1
 80023bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023be:	210f      	movs	r1, #15
 80023c0:	f04f 30ff 	mov.w	r0, #4294967295
 80023c4:	f7ff ff90 	bl	80022e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023c8:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <SysTick_Config+0x40>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ce:	4b04      	ldr	r3, [pc, #16]	; (80023e0 <SysTick_Config+0x40>)
 80023d0:	2207      	movs	r2, #7
 80023d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	e000e010 	.word	0xe000e010

080023e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f7ff ff2d 	bl	800224c <__NVIC_SetPriorityGrouping>
}
 80023f2:	bf00      	nop
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b086      	sub	sp, #24
 80023fe:	af00      	add	r7, sp, #0
 8002400:	4603      	mov	r3, r0
 8002402:	60b9      	str	r1, [r7, #8]
 8002404:	607a      	str	r2, [r7, #4]
 8002406:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800240c:	f7ff ff42 	bl	8002294 <__NVIC_GetPriorityGrouping>
 8002410:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	68b9      	ldr	r1, [r7, #8]
 8002416:	6978      	ldr	r0, [r7, #20]
 8002418:	f7ff ff90 	bl	800233c <NVIC_EncodePriority>
 800241c:	4602      	mov	r2, r0
 800241e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002422:	4611      	mov	r1, r2
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff ff5f 	bl	80022e8 <__NVIC_SetPriority>
}
 800242a:	bf00      	nop
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b082      	sub	sp, #8
 8002436:	af00      	add	r7, sp, #0
 8002438:	4603      	mov	r3, r0
 800243a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800243c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff ff35 	bl	80022b0 <__NVIC_EnableIRQ>
}
 8002446:	bf00      	nop
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b082      	sub	sp, #8
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f7ff ffa2 	bl	80023a0 <SysTick_Config>
 800245c:	4603      	mov	r3, r0
}
 800245e:	4618      	mov	r0, r3
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002466:	b480      	push	{r7}
 8002468:	b085      	sub	sp, #20
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800246e:	2300      	movs	r3, #0
 8002470:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d008      	beq.n	8002490 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2204      	movs	r2, #4
 8002482:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e020      	b.n	80024d2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 020e 	bic.w	r2, r2, #14
 800249e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f022 0201 	bic.w	r2, r2, #1
 80024ae:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b8:	2101      	movs	r1, #1
 80024ba:	fa01 f202 	lsl.w	r2, r1, r2
 80024be:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80024d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3714      	adds	r7, #20
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr

080024dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024e4:	2300      	movs	r3, #0
 80024e6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d005      	beq.n	8002500 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2204      	movs	r2, #4
 80024f8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	73fb      	strb	r3, [r7, #15]
 80024fe:	e051      	b.n	80025a4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f022 020e 	bic.w	r2, r2, #14
 800250e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f022 0201 	bic.w	r2, r2, #1
 800251e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a22      	ldr	r2, [pc, #136]	; (80025b0 <HAL_DMA_Abort_IT+0xd4>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d029      	beq.n	800257e <HAL_DMA_Abort_IT+0xa2>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a21      	ldr	r2, [pc, #132]	; (80025b4 <HAL_DMA_Abort_IT+0xd8>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d022      	beq.n	800257a <HAL_DMA_Abort_IT+0x9e>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a1f      	ldr	r2, [pc, #124]	; (80025b8 <HAL_DMA_Abort_IT+0xdc>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d01a      	beq.n	8002574 <HAL_DMA_Abort_IT+0x98>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a1e      	ldr	r2, [pc, #120]	; (80025bc <HAL_DMA_Abort_IT+0xe0>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d012      	beq.n	800256e <HAL_DMA_Abort_IT+0x92>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a1c      	ldr	r2, [pc, #112]	; (80025c0 <HAL_DMA_Abort_IT+0xe4>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d00a      	beq.n	8002568 <HAL_DMA_Abort_IT+0x8c>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a1b      	ldr	r2, [pc, #108]	; (80025c4 <HAL_DMA_Abort_IT+0xe8>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d102      	bne.n	8002562 <HAL_DMA_Abort_IT+0x86>
 800255c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002560:	e00e      	b.n	8002580 <HAL_DMA_Abort_IT+0xa4>
 8002562:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002566:	e00b      	b.n	8002580 <HAL_DMA_Abort_IT+0xa4>
 8002568:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800256c:	e008      	b.n	8002580 <HAL_DMA_Abort_IT+0xa4>
 800256e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002572:	e005      	b.n	8002580 <HAL_DMA_Abort_IT+0xa4>
 8002574:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002578:	e002      	b.n	8002580 <HAL_DMA_Abort_IT+0xa4>
 800257a:	2310      	movs	r3, #16
 800257c:	e000      	b.n	8002580 <HAL_DMA_Abort_IT+0xa4>
 800257e:	2301      	movs	r3, #1
 8002580:	4a11      	ldr	r2, [pc, #68]	; (80025c8 <HAL_DMA_Abort_IT+0xec>)
 8002582:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	4798      	blx	r3
    } 
  }
  return status;
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	40020008 	.word	0x40020008
 80025b4:	4002001c 	.word	0x4002001c
 80025b8:	40020030 	.word	0x40020030
 80025bc:	40020044 	.word	0x40020044
 80025c0:	40020058 	.word	0x40020058
 80025c4:	4002006c 	.word	0x4002006c
 80025c8:	40020000 	.word	0x40020000

080025cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b08b      	sub	sp, #44	; 0x2c
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025d6:	2300      	movs	r3, #0
 80025d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80025da:	2300      	movs	r3, #0
 80025dc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025de:	e169      	b.n	80028b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80025e0:	2201      	movs	r2, #1
 80025e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	69fa      	ldr	r2, [r7, #28]
 80025f0:	4013      	ands	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	f040 8158 	bne.w	80028ae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	4a9a      	ldr	r2, [pc, #616]	; (800286c <HAL_GPIO_Init+0x2a0>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d05e      	beq.n	80026c6 <HAL_GPIO_Init+0xfa>
 8002608:	4a98      	ldr	r2, [pc, #608]	; (800286c <HAL_GPIO_Init+0x2a0>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d875      	bhi.n	80026fa <HAL_GPIO_Init+0x12e>
 800260e:	4a98      	ldr	r2, [pc, #608]	; (8002870 <HAL_GPIO_Init+0x2a4>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d058      	beq.n	80026c6 <HAL_GPIO_Init+0xfa>
 8002614:	4a96      	ldr	r2, [pc, #600]	; (8002870 <HAL_GPIO_Init+0x2a4>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d86f      	bhi.n	80026fa <HAL_GPIO_Init+0x12e>
 800261a:	4a96      	ldr	r2, [pc, #600]	; (8002874 <HAL_GPIO_Init+0x2a8>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d052      	beq.n	80026c6 <HAL_GPIO_Init+0xfa>
 8002620:	4a94      	ldr	r2, [pc, #592]	; (8002874 <HAL_GPIO_Init+0x2a8>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d869      	bhi.n	80026fa <HAL_GPIO_Init+0x12e>
 8002626:	4a94      	ldr	r2, [pc, #592]	; (8002878 <HAL_GPIO_Init+0x2ac>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d04c      	beq.n	80026c6 <HAL_GPIO_Init+0xfa>
 800262c:	4a92      	ldr	r2, [pc, #584]	; (8002878 <HAL_GPIO_Init+0x2ac>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d863      	bhi.n	80026fa <HAL_GPIO_Init+0x12e>
 8002632:	4a92      	ldr	r2, [pc, #584]	; (800287c <HAL_GPIO_Init+0x2b0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d046      	beq.n	80026c6 <HAL_GPIO_Init+0xfa>
 8002638:	4a90      	ldr	r2, [pc, #576]	; (800287c <HAL_GPIO_Init+0x2b0>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d85d      	bhi.n	80026fa <HAL_GPIO_Init+0x12e>
 800263e:	2b12      	cmp	r3, #18
 8002640:	d82a      	bhi.n	8002698 <HAL_GPIO_Init+0xcc>
 8002642:	2b12      	cmp	r3, #18
 8002644:	d859      	bhi.n	80026fa <HAL_GPIO_Init+0x12e>
 8002646:	a201      	add	r2, pc, #4	; (adr r2, 800264c <HAL_GPIO_Init+0x80>)
 8002648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800264c:	080026c7 	.word	0x080026c7
 8002650:	080026a1 	.word	0x080026a1
 8002654:	080026b3 	.word	0x080026b3
 8002658:	080026f5 	.word	0x080026f5
 800265c:	080026fb 	.word	0x080026fb
 8002660:	080026fb 	.word	0x080026fb
 8002664:	080026fb 	.word	0x080026fb
 8002668:	080026fb 	.word	0x080026fb
 800266c:	080026fb 	.word	0x080026fb
 8002670:	080026fb 	.word	0x080026fb
 8002674:	080026fb 	.word	0x080026fb
 8002678:	080026fb 	.word	0x080026fb
 800267c:	080026fb 	.word	0x080026fb
 8002680:	080026fb 	.word	0x080026fb
 8002684:	080026fb 	.word	0x080026fb
 8002688:	080026fb 	.word	0x080026fb
 800268c:	080026fb 	.word	0x080026fb
 8002690:	080026a9 	.word	0x080026a9
 8002694:	080026bd 	.word	0x080026bd
 8002698:	4a79      	ldr	r2, [pc, #484]	; (8002880 <HAL_GPIO_Init+0x2b4>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d013      	beq.n	80026c6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800269e:	e02c      	b.n	80026fa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	623b      	str	r3, [r7, #32]
          break;
 80026a6:	e029      	b.n	80026fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	3304      	adds	r3, #4
 80026ae:	623b      	str	r3, [r7, #32]
          break;
 80026b0:	e024      	b.n	80026fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	3308      	adds	r3, #8
 80026b8:	623b      	str	r3, [r7, #32]
          break;
 80026ba:	e01f      	b.n	80026fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	330c      	adds	r3, #12
 80026c2:	623b      	str	r3, [r7, #32]
          break;
 80026c4:	e01a      	b.n	80026fc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d102      	bne.n	80026d4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026ce:	2304      	movs	r3, #4
 80026d0:	623b      	str	r3, [r7, #32]
          break;
 80026d2:	e013      	b.n	80026fc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d105      	bne.n	80026e8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026dc:	2308      	movs	r3, #8
 80026de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69fa      	ldr	r2, [r7, #28]
 80026e4:	611a      	str	r2, [r3, #16]
          break;
 80026e6:	e009      	b.n	80026fc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026e8:	2308      	movs	r3, #8
 80026ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	69fa      	ldr	r2, [r7, #28]
 80026f0:	615a      	str	r2, [r3, #20]
          break;
 80026f2:	e003      	b.n	80026fc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80026f4:	2300      	movs	r3, #0
 80026f6:	623b      	str	r3, [r7, #32]
          break;
 80026f8:	e000      	b.n	80026fc <HAL_GPIO_Init+0x130>
          break;
 80026fa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	2bff      	cmp	r3, #255	; 0xff
 8002700:	d801      	bhi.n	8002706 <HAL_GPIO_Init+0x13a>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	e001      	b.n	800270a <HAL_GPIO_Init+0x13e>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	3304      	adds	r3, #4
 800270a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	2bff      	cmp	r3, #255	; 0xff
 8002710:	d802      	bhi.n	8002718 <HAL_GPIO_Init+0x14c>
 8002712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	e002      	b.n	800271e <HAL_GPIO_Init+0x152>
 8002718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271a:	3b08      	subs	r3, #8
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	210f      	movs	r1, #15
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	fa01 f303 	lsl.w	r3, r1, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	401a      	ands	r2, r3
 8002730:	6a39      	ldr	r1, [r7, #32]
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	fa01 f303 	lsl.w	r3, r1, r3
 8002738:	431a      	orrs	r2, r3
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 80b1 	beq.w	80028ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800274c:	4b4d      	ldr	r3, [pc, #308]	; (8002884 <HAL_GPIO_Init+0x2b8>)
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	4a4c      	ldr	r2, [pc, #304]	; (8002884 <HAL_GPIO_Init+0x2b8>)
 8002752:	f043 0301 	orr.w	r3, r3, #1
 8002756:	6193      	str	r3, [r2, #24]
 8002758:	4b4a      	ldr	r3, [pc, #296]	; (8002884 <HAL_GPIO_Init+0x2b8>)
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	f003 0301 	and.w	r3, r3, #1
 8002760:	60bb      	str	r3, [r7, #8]
 8002762:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002764:	4a48      	ldr	r2, [pc, #288]	; (8002888 <HAL_GPIO_Init+0x2bc>)
 8002766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002768:	089b      	lsrs	r3, r3, #2
 800276a:	3302      	adds	r3, #2
 800276c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002770:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002774:	f003 0303 	and.w	r3, r3, #3
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	220f      	movs	r2, #15
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	4013      	ands	r3, r2
 8002786:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a40      	ldr	r2, [pc, #256]	; (800288c <HAL_GPIO_Init+0x2c0>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d013      	beq.n	80027b8 <HAL_GPIO_Init+0x1ec>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a3f      	ldr	r2, [pc, #252]	; (8002890 <HAL_GPIO_Init+0x2c4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d00d      	beq.n	80027b4 <HAL_GPIO_Init+0x1e8>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a3e      	ldr	r2, [pc, #248]	; (8002894 <HAL_GPIO_Init+0x2c8>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d007      	beq.n	80027b0 <HAL_GPIO_Init+0x1e4>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a3d      	ldr	r2, [pc, #244]	; (8002898 <HAL_GPIO_Init+0x2cc>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d101      	bne.n	80027ac <HAL_GPIO_Init+0x1e0>
 80027a8:	2303      	movs	r3, #3
 80027aa:	e006      	b.n	80027ba <HAL_GPIO_Init+0x1ee>
 80027ac:	2304      	movs	r3, #4
 80027ae:	e004      	b.n	80027ba <HAL_GPIO_Init+0x1ee>
 80027b0:	2302      	movs	r3, #2
 80027b2:	e002      	b.n	80027ba <HAL_GPIO_Init+0x1ee>
 80027b4:	2301      	movs	r3, #1
 80027b6:	e000      	b.n	80027ba <HAL_GPIO_Init+0x1ee>
 80027b8:	2300      	movs	r3, #0
 80027ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027bc:	f002 0203 	and.w	r2, r2, #3
 80027c0:	0092      	lsls	r2, r2, #2
 80027c2:	4093      	lsls	r3, r2
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80027ca:	492f      	ldr	r1, [pc, #188]	; (8002888 <HAL_GPIO_Init+0x2bc>)
 80027cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ce:	089b      	lsrs	r3, r3, #2
 80027d0:	3302      	adds	r3, #2
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d006      	beq.n	80027f2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80027e4:	4b2d      	ldr	r3, [pc, #180]	; (800289c <HAL_GPIO_Init+0x2d0>)
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	492c      	ldr	r1, [pc, #176]	; (800289c <HAL_GPIO_Init+0x2d0>)
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	608b      	str	r3, [r1, #8]
 80027f0:	e006      	b.n	8002800 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027f2:	4b2a      	ldr	r3, [pc, #168]	; (800289c <HAL_GPIO_Init+0x2d0>)
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	43db      	mvns	r3, r3
 80027fa:	4928      	ldr	r1, [pc, #160]	; (800289c <HAL_GPIO_Init+0x2d0>)
 80027fc:	4013      	ands	r3, r2
 80027fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d006      	beq.n	800281a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800280c:	4b23      	ldr	r3, [pc, #140]	; (800289c <HAL_GPIO_Init+0x2d0>)
 800280e:	68da      	ldr	r2, [r3, #12]
 8002810:	4922      	ldr	r1, [pc, #136]	; (800289c <HAL_GPIO_Init+0x2d0>)
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	4313      	orrs	r3, r2
 8002816:	60cb      	str	r3, [r1, #12]
 8002818:	e006      	b.n	8002828 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800281a:	4b20      	ldr	r3, [pc, #128]	; (800289c <HAL_GPIO_Init+0x2d0>)
 800281c:	68da      	ldr	r2, [r3, #12]
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	43db      	mvns	r3, r3
 8002822:	491e      	ldr	r1, [pc, #120]	; (800289c <HAL_GPIO_Init+0x2d0>)
 8002824:	4013      	ands	r3, r2
 8002826:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d006      	beq.n	8002842 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002834:	4b19      	ldr	r3, [pc, #100]	; (800289c <HAL_GPIO_Init+0x2d0>)
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	4918      	ldr	r1, [pc, #96]	; (800289c <HAL_GPIO_Init+0x2d0>)
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	4313      	orrs	r3, r2
 800283e:	604b      	str	r3, [r1, #4]
 8002840:	e006      	b.n	8002850 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002842:	4b16      	ldr	r3, [pc, #88]	; (800289c <HAL_GPIO_Init+0x2d0>)
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	43db      	mvns	r3, r3
 800284a:	4914      	ldr	r1, [pc, #80]	; (800289c <HAL_GPIO_Init+0x2d0>)
 800284c:	4013      	ands	r3, r2
 800284e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d021      	beq.n	80028a0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800285c:	4b0f      	ldr	r3, [pc, #60]	; (800289c <HAL_GPIO_Init+0x2d0>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	490e      	ldr	r1, [pc, #56]	; (800289c <HAL_GPIO_Init+0x2d0>)
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	4313      	orrs	r3, r2
 8002866:	600b      	str	r3, [r1, #0]
 8002868:	e021      	b.n	80028ae <HAL_GPIO_Init+0x2e2>
 800286a:	bf00      	nop
 800286c:	10320000 	.word	0x10320000
 8002870:	10310000 	.word	0x10310000
 8002874:	10220000 	.word	0x10220000
 8002878:	10210000 	.word	0x10210000
 800287c:	10120000 	.word	0x10120000
 8002880:	10110000 	.word	0x10110000
 8002884:	40021000 	.word	0x40021000
 8002888:	40010000 	.word	0x40010000
 800288c:	40010800 	.word	0x40010800
 8002890:	40010c00 	.word	0x40010c00
 8002894:	40011000 	.word	0x40011000
 8002898:	40011400 	.word	0x40011400
 800289c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028a0:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <HAL_GPIO_Init+0x304>)
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	43db      	mvns	r3, r3
 80028a8:	4909      	ldr	r1, [pc, #36]	; (80028d0 <HAL_GPIO_Init+0x304>)
 80028aa:	4013      	ands	r3, r2
 80028ac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80028ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b0:	3301      	adds	r3, #1
 80028b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	fa22 f303 	lsr.w	r3, r2, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f47f ae8e 	bne.w	80025e0 <HAL_GPIO_Init+0x14>
  }
}
 80028c4:	bf00      	nop
 80028c6:	bf00      	nop
 80028c8:	372c      	adds	r7, #44	; 0x2c
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bc80      	pop	{r7}
 80028ce:	4770      	bx	lr
 80028d0:	40010400 	.word	0x40010400

080028d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	460b      	mov	r3, r1
 80028de:	807b      	strh	r3, [r7, #2]
 80028e0:	4613      	mov	r3, r2
 80028e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028e4:	787b      	ldrb	r3, [r7, #1]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d003      	beq.n	80028f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ea:	887a      	ldrh	r2, [r7, #2]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80028f0:	e003      	b.n	80028fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80028f2:	887b      	ldrh	r3, [r7, #2]
 80028f4:	041a      	lsls	r2, r3, #16
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	611a      	str	r2, [r3, #16]
}
 80028fa:	bf00      	nop
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr

08002904 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e272      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	f000 8087 	beq.w	8002a32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002924:	4b92      	ldr	r3, [pc, #584]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 030c 	and.w	r3, r3, #12
 800292c:	2b04      	cmp	r3, #4
 800292e:	d00c      	beq.n	800294a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002930:	4b8f      	ldr	r3, [pc, #572]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 030c 	and.w	r3, r3, #12
 8002938:	2b08      	cmp	r3, #8
 800293a:	d112      	bne.n	8002962 <HAL_RCC_OscConfig+0x5e>
 800293c:	4b8c      	ldr	r3, [pc, #560]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002944:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002948:	d10b      	bne.n	8002962 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800294a:	4b89      	ldr	r3, [pc, #548]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d06c      	beq.n	8002a30 <HAL_RCC_OscConfig+0x12c>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d168      	bne.n	8002a30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e24c      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800296a:	d106      	bne.n	800297a <HAL_RCC_OscConfig+0x76>
 800296c:	4b80      	ldr	r3, [pc, #512]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a7f      	ldr	r2, [pc, #508]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002972:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002976:	6013      	str	r3, [r2, #0]
 8002978:	e02e      	b.n	80029d8 <HAL_RCC_OscConfig+0xd4>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10c      	bne.n	800299c <HAL_RCC_OscConfig+0x98>
 8002982:	4b7b      	ldr	r3, [pc, #492]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a7a      	ldr	r2, [pc, #488]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002988:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	4b78      	ldr	r3, [pc, #480]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a77      	ldr	r2, [pc, #476]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002994:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	e01d      	b.n	80029d8 <HAL_RCC_OscConfig+0xd4>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029a4:	d10c      	bne.n	80029c0 <HAL_RCC_OscConfig+0xbc>
 80029a6:	4b72      	ldr	r3, [pc, #456]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a71      	ldr	r2, [pc, #452]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 80029ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029b0:	6013      	str	r3, [r2, #0]
 80029b2:	4b6f      	ldr	r3, [pc, #444]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a6e      	ldr	r2, [pc, #440]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 80029b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029bc:	6013      	str	r3, [r2, #0]
 80029be:	e00b      	b.n	80029d8 <HAL_RCC_OscConfig+0xd4>
 80029c0:	4b6b      	ldr	r3, [pc, #428]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a6a      	ldr	r2, [pc, #424]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 80029c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029ca:	6013      	str	r3, [r2, #0]
 80029cc:	4b68      	ldr	r3, [pc, #416]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a67      	ldr	r2, [pc, #412]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 80029d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d013      	beq.n	8002a08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e0:	f7fe fdc6 	bl	8001570 <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029e6:	e008      	b.n	80029fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029e8:	f7fe fdc2 	bl	8001570 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b64      	cmp	r3, #100	; 0x64
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e200      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029fa:	4b5d      	ldr	r3, [pc, #372]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d0f0      	beq.n	80029e8 <HAL_RCC_OscConfig+0xe4>
 8002a06:	e014      	b.n	8002a32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a08:	f7fe fdb2 	bl	8001570 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a10:	f7fe fdae 	bl	8001570 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b64      	cmp	r3, #100	; 0x64
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e1ec      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a22:	4b53      	ldr	r3, [pc, #332]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1f0      	bne.n	8002a10 <HAL_RCC_OscConfig+0x10c>
 8002a2e:	e000      	b.n	8002a32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d063      	beq.n	8002b06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a3e:	4b4c      	ldr	r3, [pc, #304]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 030c 	and.w	r3, r3, #12
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00b      	beq.n	8002a62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a4a:	4b49      	ldr	r3, [pc, #292]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f003 030c 	and.w	r3, r3, #12
 8002a52:	2b08      	cmp	r3, #8
 8002a54:	d11c      	bne.n	8002a90 <HAL_RCC_OscConfig+0x18c>
 8002a56:	4b46      	ldr	r3, [pc, #280]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d116      	bne.n	8002a90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a62:	4b43      	ldr	r3, [pc, #268]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d005      	beq.n	8002a7a <HAL_RCC_OscConfig+0x176>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d001      	beq.n	8002a7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e1c0      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a7a:	4b3d      	ldr	r3, [pc, #244]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	00db      	lsls	r3, r3, #3
 8002a88:	4939      	ldr	r1, [pc, #228]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a8e:	e03a      	b.n	8002b06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d020      	beq.n	8002ada <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a98:	4b36      	ldr	r3, [pc, #216]	; (8002b74 <HAL_RCC_OscConfig+0x270>)
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9e:	f7fe fd67 	bl	8001570 <HAL_GetTick>
 8002aa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aa4:	e008      	b.n	8002ab8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aa6:	f7fe fd63 	bl	8001570 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d901      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e1a1      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ab8:	4b2d      	ldr	r3, [pc, #180]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d0f0      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ac4:	4b2a      	ldr	r3, [pc, #168]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	4927      	ldr	r1, [pc, #156]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	600b      	str	r3, [r1, #0]
 8002ad8:	e015      	b.n	8002b06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ada:	4b26      	ldr	r3, [pc, #152]	; (8002b74 <HAL_RCC_OscConfig+0x270>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae0:	f7fe fd46 	bl	8001570 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ae8:	f7fe fd42 	bl	8001570 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e180      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002afa:	4b1d      	ldr	r3, [pc, #116]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0308 	and.w	r3, r3, #8
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d03a      	beq.n	8002b88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d019      	beq.n	8002b4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b1a:	4b17      	ldr	r3, [pc, #92]	; (8002b78 <HAL_RCC_OscConfig+0x274>)
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b20:	f7fe fd26 	bl	8001570 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b28:	f7fe fd22 	bl	8001570 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e160      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b3a:	4b0d      	ldr	r3, [pc, #52]	; (8002b70 <HAL_RCC_OscConfig+0x26c>)
 8002b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d0f0      	beq.n	8002b28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b46:	2001      	movs	r0, #1
 8002b48:	f000 face 	bl	80030e8 <RCC_Delay>
 8002b4c:	e01c      	b.n	8002b88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b4e:	4b0a      	ldr	r3, [pc, #40]	; (8002b78 <HAL_RCC_OscConfig+0x274>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b54:	f7fe fd0c 	bl	8001570 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b5a:	e00f      	b.n	8002b7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b5c:	f7fe fd08 	bl	8001570 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d908      	bls.n	8002b7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e146      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
 8002b6e:	bf00      	nop
 8002b70:	40021000 	.word	0x40021000
 8002b74:	42420000 	.word	0x42420000
 8002b78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b7c:	4b92      	ldr	r3, [pc, #584]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1e9      	bne.n	8002b5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 80a6 	beq.w	8002ce2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b96:	2300      	movs	r3, #0
 8002b98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b9a:	4b8b      	ldr	r3, [pc, #556]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10d      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ba6:	4b88      	ldr	r3, [pc, #544]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002ba8:	69db      	ldr	r3, [r3, #28]
 8002baa:	4a87      	ldr	r2, [pc, #540]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bb0:	61d3      	str	r3, [r2, #28]
 8002bb2:	4b85      	ldr	r3, [pc, #532]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002bb4:	69db      	ldr	r3, [r3, #28]
 8002bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bba:	60bb      	str	r3, [r7, #8]
 8002bbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc2:	4b82      	ldr	r3, [pc, #520]	; (8002dcc <HAL_RCC_OscConfig+0x4c8>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d118      	bne.n	8002c00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bce:	4b7f      	ldr	r3, [pc, #508]	; (8002dcc <HAL_RCC_OscConfig+0x4c8>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a7e      	ldr	r2, [pc, #504]	; (8002dcc <HAL_RCC_OscConfig+0x4c8>)
 8002bd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bda:	f7fe fcc9 	bl	8001570 <HAL_GetTick>
 8002bde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002be2:	f7fe fcc5 	bl	8001570 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b64      	cmp	r3, #100	; 0x64
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e103      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bf4:	4b75      	ldr	r3, [pc, #468]	; (8002dcc <HAL_RCC_OscConfig+0x4c8>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d0f0      	beq.n	8002be2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d106      	bne.n	8002c16 <HAL_RCC_OscConfig+0x312>
 8002c08:	4b6f      	ldr	r3, [pc, #444]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c0a:	6a1b      	ldr	r3, [r3, #32]
 8002c0c:	4a6e      	ldr	r2, [pc, #440]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c0e:	f043 0301 	orr.w	r3, r3, #1
 8002c12:	6213      	str	r3, [r2, #32]
 8002c14:	e02d      	b.n	8002c72 <HAL_RCC_OscConfig+0x36e>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10c      	bne.n	8002c38 <HAL_RCC_OscConfig+0x334>
 8002c1e:	4b6a      	ldr	r3, [pc, #424]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	4a69      	ldr	r2, [pc, #420]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c24:	f023 0301 	bic.w	r3, r3, #1
 8002c28:	6213      	str	r3, [r2, #32]
 8002c2a:	4b67      	ldr	r3, [pc, #412]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	4a66      	ldr	r2, [pc, #408]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c30:	f023 0304 	bic.w	r3, r3, #4
 8002c34:	6213      	str	r3, [r2, #32]
 8002c36:	e01c      	b.n	8002c72 <HAL_RCC_OscConfig+0x36e>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	2b05      	cmp	r3, #5
 8002c3e:	d10c      	bne.n	8002c5a <HAL_RCC_OscConfig+0x356>
 8002c40:	4b61      	ldr	r3, [pc, #388]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c42:	6a1b      	ldr	r3, [r3, #32]
 8002c44:	4a60      	ldr	r2, [pc, #384]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c46:	f043 0304 	orr.w	r3, r3, #4
 8002c4a:	6213      	str	r3, [r2, #32]
 8002c4c:	4b5e      	ldr	r3, [pc, #376]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	4a5d      	ldr	r2, [pc, #372]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c52:	f043 0301 	orr.w	r3, r3, #1
 8002c56:	6213      	str	r3, [r2, #32]
 8002c58:	e00b      	b.n	8002c72 <HAL_RCC_OscConfig+0x36e>
 8002c5a:	4b5b      	ldr	r3, [pc, #364]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	4a5a      	ldr	r2, [pc, #360]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c60:	f023 0301 	bic.w	r3, r3, #1
 8002c64:	6213      	str	r3, [r2, #32]
 8002c66:	4b58      	ldr	r3, [pc, #352]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	4a57      	ldr	r2, [pc, #348]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c6c:	f023 0304 	bic.w	r3, r3, #4
 8002c70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d015      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c7a:	f7fe fc79 	bl	8001570 <HAL_GetTick>
 8002c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c80:	e00a      	b.n	8002c98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c82:	f7fe fc75 	bl	8001570 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e0b1      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c98:	4b4b      	ldr	r3, [pc, #300]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0ee      	beq.n	8002c82 <HAL_RCC_OscConfig+0x37e>
 8002ca4:	e014      	b.n	8002cd0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ca6:	f7fe fc63 	bl	8001570 <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cac:	e00a      	b.n	8002cc4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cae:	f7fe fc5f 	bl	8001570 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e09b      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cc4:	4b40      	ldr	r3, [pc, #256]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d1ee      	bne.n	8002cae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002cd0:	7dfb      	ldrb	r3, [r7, #23]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d105      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cd6:	4b3c      	ldr	r3, [pc, #240]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002cd8:	69db      	ldr	r3, [r3, #28]
 8002cda:	4a3b      	ldr	r2, [pc, #236]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ce0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 8087 	beq.w	8002dfa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cec:	4b36      	ldr	r3, [pc, #216]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 030c 	and.w	r3, r3, #12
 8002cf4:	2b08      	cmp	r3, #8
 8002cf6:	d061      	beq.n	8002dbc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	69db      	ldr	r3, [r3, #28]
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d146      	bne.n	8002d8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d00:	4b33      	ldr	r3, [pc, #204]	; (8002dd0 <HAL_RCC_OscConfig+0x4cc>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d06:	f7fe fc33 	bl	8001570 <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d0c:	e008      	b.n	8002d20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d0e:	f7fe fc2f 	bl	8001570 <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d901      	bls.n	8002d20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e06d      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d20:	4b29      	ldr	r3, [pc, #164]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1f0      	bne.n	8002d0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d34:	d108      	bne.n	8002d48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d36:	4b24      	ldr	r3, [pc, #144]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	4921      	ldr	r1, [pc, #132]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d48:	4b1f      	ldr	r3, [pc, #124]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a19      	ldr	r1, [r3, #32]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d58:	430b      	orrs	r3, r1
 8002d5a:	491b      	ldr	r1, [pc, #108]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d60:	4b1b      	ldr	r3, [pc, #108]	; (8002dd0 <HAL_RCC_OscConfig+0x4cc>)
 8002d62:	2201      	movs	r2, #1
 8002d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d66:	f7fe fc03 	bl	8001570 <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d6c:	e008      	b.n	8002d80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d6e:	f7fe fbff 	bl	8001570 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e03d      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d80:	4b11      	ldr	r3, [pc, #68]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d0f0      	beq.n	8002d6e <HAL_RCC_OscConfig+0x46a>
 8002d8c:	e035      	b.n	8002dfa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d8e:	4b10      	ldr	r3, [pc, #64]	; (8002dd0 <HAL_RCC_OscConfig+0x4cc>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d94:	f7fe fbec 	bl	8001570 <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9c:	f7fe fbe8 	bl	8001570 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e026      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dae:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <HAL_RCC_OscConfig+0x4c4>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1f0      	bne.n	8002d9c <HAL_RCC_OscConfig+0x498>
 8002dba:	e01e      	b.n	8002dfa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	69db      	ldr	r3, [r3, #28]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d107      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e019      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	40007000 	.word	0x40007000
 8002dd0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dd4:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <HAL_RCC_OscConfig+0x500>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d106      	bne.n	8002df6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d001      	beq.n	8002dfa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e000      	b.n	8002dfc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3718      	adds	r7, #24
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40021000 	.word	0x40021000

08002e08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e0d0      	b.n	8002fbe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e1c:	4b6a      	ldr	r3, [pc, #424]	; (8002fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d910      	bls.n	8002e4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e2a:	4b67      	ldr	r3, [pc, #412]	; (8002fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f023 0207 	bic.w	r2, r3, #7
 8002e32:	4965      	ldr	r1, [pc, #404]	; (8002fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e3a:	4b63      	ldr	r3, [pc, #396]	; (8002fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0307 	and.w	r3, r3, #7
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d001      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e0b8      	b.n	8002fbe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0302 	and.w	r3, r3, #2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d020      	beq.n	8002e9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0304 	and.w	r3, r3, #4
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d005      	beq.n	8002e70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e64:	4b59      	ldr	r3, [pc, #356]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	4a58      	ldr	r2, [pc, #352]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002e6a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002e6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0308 	and.w	r3, r3, #8
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d005      	beq.n	8002e88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e7c:	4b53      	ldr	r3, [pc, #332]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	4a52      	ldr	r2, [pc, #328]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002e82:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002e86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e88:	4b50      	ldr	r3, [pc, #320]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	494d      	ldr	r1, [pc, #308]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d040      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d107      	bne.n	8002ebe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eae:	4b47      	ldr	r3, [pc, #284]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d115      	bne.n	8002ee6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e07f      	b.n	8002fbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d107      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ec6:	4b41      	ldr	r3, [pc, #260]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d109      	bne.n	8002ee6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e073      	b.n	8002fbe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed6:	4b3d      	ldr	r3, [pc, #244]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e06b      	b.n	8002fbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ee6:	4b39      	ldr	r3, [pc, #228]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f023 0203 	bic.w	r2, r3, #3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	4936      	ldr	r1, [pc, #216]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ef8:	f7fe fb3a 	bl	8001570 <HAL_GetTick>
 8002efc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002efe:	e00a      	b.n	8002f16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f00:	f7fe fb36 	bl	8001570 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e053      	b.n	8002fbe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f16:	4b2d      	ldr	r3, [pc, #180]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f003 020c 	and.w	r2, r3, #12
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d1eb      	bne.n	8002f00 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f28:	4b27      	ldr	r3, [pc, #156]	; (8002fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0307 	and.w	r3, r3, #7
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d210      	bcs.n	8002f58 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f36:	4b24      	ldr	r3, [pc, #144]	; (8002fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f023 0207 	bic.w	r2, r3, #7
 8002f3e:	4922      	ldr	r1, [pc, #136]	; (8002fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f46:	4b20      	ldr	r3, [pc, #128]	; (8002fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0307 	and.w	r3, r3, #7
 8002f4e:	683a      	ldr	r2, [r7, #0]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d001      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e032      	b.n	8002fbe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0304 	and.w	r3, r3, #4
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d008      	beq.n	8002f76 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f64:	4b19      	ldr	r3, [pc, #100]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	4916      	ldr	r1, [pc, #88]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0308 	and.w	r3, r3, #8
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d009      	beq.n	8002f96 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f82:	4b12      	ldr	r3, [pc, #72]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	490e      	ldr	r1, [pc, #56]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f96:	f000 f821 	bl	8002fdc <HAL_RCC_GetSysClockFreq>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	4b0b      	ldr	r3, [pc, #44]	; (8002fcc <HAL_RCC_ClockConfig+0x1c4>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	091b      	lsrs	r3, r3, #4
 8002fa2:	f003 030f 	and.w	r3, r3, #15
 8002fa6:	490a      	ldr	r1, [pc, #40]	; (8002fd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fa8:	5ccb      	ldrb	r3, [r1, r3]
 8002faa:	fa22 f303 	lsr.w	r3, r2, r3
 8002fae:	4a09      	ldr	r2, [pc, #36]	; (8002fd4 <HAL_RCC_ClockConfig+0x1cc>)
 8002fb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002fb2:	4b09      	ldr	r3, [pc, #36]	; (8002fd8 <HAL_RCC_ClockConfig+0x1d0>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7fe fa98 	bl	80014ec <HAL_InitTick>

  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	40022000 	.word	0x40022000
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	08005378 	.word	0x08005378
 8002fd4:	20000030 	.word	0x20000030
 8002fd8:	20000034 	.word	0x20000034

08002fdc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b087      	sub	sp, #28
 8002fe0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60fb      	str	r3, [r7, #12]
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60bb      	str	r3, [r7, #8]
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
 8002fee:	2300      	movs	r3, #0
 8002ff0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ff6:	4b1e      	ldr	r3, [pc, #120]	; (8003070 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f003 030c 	and.w	r3, r3, #12
 8003002:	2b04      	cmp	r3, #4
 8003004:	d002      	beq.n	800300c <HAL_RCC_GetSysClockFreq+0x30>
 8003006:	2b08      	cmp	r3, #8
 8003008:	d003      	beq.n	8003012 <HAL_RCC_GetSysClockFreq+0x36>
 800300a:	e027      	b.n	800305c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800300c:	4b19      	ldr	r3, [pc, #100]	; (8003074 <HAL_RCC_GetSysClockFreq+0x98>)
 800300e:	613b      	str	r3, [r7, #16]
      break;
 8003010:	e027      	b.n	8003062 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	0c9b      	lsrs	r3, r3, #18
 8003016:	f003 030f 	and.w	r3, r3, #15
 800301a:	4a17      	ldr	r2, [pc, #92]	; (8003078 <HAL_RCC_GetSysClockFreq+0x9c>)
 800301c:	5cd3      	ldrb	r3, [r2, r3]
 800301e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d010      	beq.n	800304c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800302a:	4b11      	ldr	r3, [pc, #68]	; (8003070 <HAL_RCC_GetSysClockFreq+0x94>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	0c5b      	lsrs	r3, r3, #17
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	4a11      	ldr	r2, [pc, #68]	; (800307c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003036:	5cd3      	ldrb	r3, [r2, r3]
 8003038:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a0d      	ldr	r2, [pc, #52]	; (8003074 <HAL_RCC_GetSysClockFreq+0x98>)
 800303e:	fb03 f202 	mul.w	r2, r3, r2
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	fbb2 f3f3 	udiv	r3, r2, r3
 8003048:	617b      	str	r3, [r7, #20]
 800304a:	e004      	b.n	8003056 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a0c      	ldr	r2, [pc, #48]	; (8003080 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003050:	fb02 f303 	mul.w	r3, r2, r3
 8003054:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	613b      	str	r3, [r7, #16]
      break;
 800305a:	e002      	b.n	8003062 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800305c:	4b05      	ldr	r3, [pc, #20]	; (8003074 <HAL_RCC_GetSysClockFreq+0x98>)
 800305e:	613b      	str	r3, [r7, #16]
      break;
 8003060:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003062:	693b      	ldr	r3, [r7, #16]
}
 8003064:	4618      	mov	r0, r3
 8003066:	371c      	adds	r7, #28
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	40021000 	.word	0x40021000
 8003074:	007a1200 	.word	0x007a1200
 8003078:	08005390 	.word	0x08005390
 800307c:	080053a0 	.word	0x080053a0
 8003080:	003d0900 	.word	0x003d0900

08003084 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003088:	4b02      	ldr	r3, [pc, #8]	; (8003094 <HAL_RCC_GetHCLKFreq+0x10>)
 800308a:	681b      	ldr	r3, [r3, #0]
}
 800308c:	4618      	mov	r0, r3
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr
 8003094:	20000030 	.word	0x20000030

08003098 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800309c:	f7ff fff2 	bl	8003084 <HAL_RCC_GetHCLKFreq>
 80030a0:	4602      	mov	r2, r0
 80030a2:	4b05      	ldr	r3, [pc, #20]	; (80030b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	0a1b      	lsrs	r3, r3, #8
 80030a8:	f003 0307 	and.w	r3, r3, #7
 80030ac:	4903      	ldr	r1, [pc, #12]	; (80030bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80030ae:	5ccb      	ldrb	r3, [r1, r3]
 80030b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40021000 	.word	0x40021000
 80030bc:	08005388 	.word	0x08005388

080030c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030c4:	f7ff ffde 	bl	8003084 <HAL_RCC_GetHCLKFreq>
 80030c8:	4602      	mov	r2, r0
 80030ca:	4b05      	ldr	r3, [pc, #20]	; (80030e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	0adb      	lsrs	r3, r3, #11
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	4903      	ldr	r1, [pc, #12]	; (80030e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030d6:	5ccb      	ldrb	r3, [r1, r3]
 80030d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030dc:	4618      	mov	r0, r3
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40021000 	.word	0x40021000
 80030e4:	08005388 	.word	0x08005388

080030e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80030f0:	4b0a      	ldr	r3, [pc, #40]	; (800311c <RCC_Delay+0x34>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a0a      	ldr	r2, [pc, #40]	; (8003120 <RCC_Delay+0x38>)
 80030f6:	fba2 2303 	umull	r2, r3, r2, r3
 80030fa:	0a5b      	lsrs	r3, r3, #9
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	fb02 f303 	mul.w	r3, r2, r3
 8003102:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003104:	bf00      	nop
  }
  while (Delay --);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1e5a      	subs	r2, r3, #1
 800310a:	60fa      	str	r2, [r7, #12]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1f9      	bne.n	8003104 <RCC_Delay+0x1c>
}
 8003110:	bf00      	nop
 8003112:	bf00      	nop
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr
 800311c:	20000030 	.word	0x20000030
 8003120:	10624dd3 	.word	0x10624dd3

08003124 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d101      	bne.n	8003136 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e041      	b.n	80031ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d106      	bne.n	8003150 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7fe f80c 	bl	8001168 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2202      	movs	r2, #2
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	3304      	adds	r3, #4
 8003160:	4619      	mov	r1, r3
 8003162:	4610      	mov	r0, r2
 8003164:	f000 fa74 	bl	8003650 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3708      	adds	r7, #8
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
	...

080031c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d001      	beq.n	80031dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e03a      	b.n	8003252 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2202      	movs	r2, #2
 80031e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68da      	ldr	r2, [r3, #12]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f042 0201 	orr.w	r2, r2, #1
 80031f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a18      	ldr	r2, [pc, #96]	; (800325c <HAL_TIM_Base_Start_IT+0x98>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d00e      	beq.n	800321c <HAL_TIM_Base_Start_IT+0x58>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003206:	d009      	beq.n	800321c <HAL_TIM_Base_Start_IT+0x58>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a14      	ldr	r2, [pc, #80]	; (8003260 <HAL_TIM_Base_Start_IT+0x9c>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d004      	beq.n	800321c <HAL_TIM_Base_Start_IT+0x58>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a13      	ldr	r2, [pc, #76]	; (8003264 <HAL_TIM_Base_Start_IT+0xa0>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d111      	bne.n	8003240 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2b06      	cmp	r3, #6
 800322c:	d010      	beq.n	8003250 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f042 0201 	orr.w	r2, r2, #1
 800323c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800323e:	e007      	b.n	8003250 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0201 	orr.w	r2, r2, #1
 800324e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	3714      	adds	r7, #20
 8003256:	46bd      	mov	sp, r7
 8003258:	bc80      	pop	{r7}
 800325a:	4770      	bx	lr
 800325c:	40012c00 	.word	0x40012c00
 8003260:	40000400 	.word	0x40000400
 8003264:	40000800 	.word	0x40000800

08003268 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b02      	cmp	r3, #2
 800327c:	d122      	bne.n	80032c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b02      	cmp	r3, #2
 800328a:	d11b      	bne.n	80032c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f06f 0202 	mvn.w	r2, #2
 8003294:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2201      	movs	r2, #1
 800329a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	f003 0303 	and.w	r3, r3, #3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f9b4 	bl	8003618 <HAL_TIM_IC_CaptureCallback>
 80032b0:	e005      	b.n	80032be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 f9a7 	bl	8003606 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 f9b6 	bl	800362a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	f003 0304 	and.w	r3, r3, #4
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	d122      	bne.n	8003318 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b04      	cmp	r3, #4
 80032de:	d11b      	bne.n	8003318 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f06f 0204 	mvn.w	r2, #4
 80032e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2202      	movs	r2, #2
 80032ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f98a 	bl	8003618 <HAL_TIM_IC_CaptureCallback>
 8003304:	e005      	b.n	8003312 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 f97d 	bl	8003606 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 f98c 	bl	800362a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	2b08      	cmp	r3, #8
 8003324:	d122      	bne.n	800336c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f003 0308 	and.w	r3, r3, #8
 8003330:	2b08      	cmp	r3, #8
 8003332:	d11b      	bne.n	800336c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f06f 0208 	mvn.w	r2, #8
 800333c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2204      	movs	r2, #4
 8003342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	f003 0303 	and.w	r3, r3, #3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f960 	bl	8003618 <HAL_TIM_IC_CaptureCallback>
 8003358:	e005      	b.n	8003366 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f953 	bl	8003606 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 f962 	bl	800362a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	f003 0310 	and.w	r3, r3, #16
 8003376:	2b10      	cmp	r3, #16
 8003378:	d122      	bne.n	80033c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	f003 0310 	and.w	r3, r3, #16
 8003384:	2b10      	cmp	r3, #16
 8003386:	d11b      	bne.n	80033c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f06f 0210 	mvn.w	r2, #16
 8003390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2208      	movs	r2, #8
 8003396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	69db      	ldr	r3, [r3, #28]
 800339e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f936 	bl	8003618 <HAL_TIM_IC_CaptureCallback>
 80033ac:	e005      	b.n	80033ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 f929 	bl	8003606 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f000 f938 	bl	800362a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d10e      	bne.n	80033ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d107      	bne.n	80033ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f06f 0201 	mvn.w	r2, #1
 80033e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7fd fdfe 	bl	8000fe8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033f6:	2b80      	cmp	r3, #128	; 0x80
 80033f8:	d10e      	bne.n	8003418 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003404:	2b80      	cmp	r3, #128	; 0x80
 8003406:	d107      	bne.n	8003418 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f000 fa7b 	bl	800390e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003422:	2b40      	cmp	r3, #64	; 0x40
 8003424:	d10e      	bne.n	8003444 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003430:	2b40      	cmp	r3, #64	; 0x40
 8003432:	d107      	bne.n	8003444 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800343c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 f8fc 	bl	800363c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	f003 0320 	and.w	r3, r3, #32
 800344e:	2b20      	cmp	r3, #32
 8003450:	d10e      	bne.n	8003470 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	f003 0320 	and.w	r3, r3, #32
 800345c:	2b20      	cmp	r3, #32
 800345e:	d107      	bne.n	8003470 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f06f 0220 	mvn.w	r2, #32
 8003468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 fa46 	bl	80038fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003470:	bf00      	nop
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003482:	2300      	movs	r3, #0
 8003484:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800348c:	2b01      	cmp	r3, #1
 800348e:	d101      	bne.n	8003494 <HAL_TIM_ConfigClockSource+0x1c>
 8003490:	2302      	movs	r3, #2
 8003492:	e0b4      	b.n	80035fe <HAL_TIM_ConfigClockSource+0x186>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2202      	movs	r2, #2
 80034a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80034b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034cc:	d03e      	beq.n	800354c <HAL_TIM_ConfigClockSource+0xd4>
 80034ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034d2:	f200 8087 	bhi.w	80035e4 <HAL_TIM_ConfigClockSource+0x16c>
 80034d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034da:	f000 8086 	beq.w	80035ea <HAL_TIM_ConfigClockSource+0x172>
 80034de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034e2:	d87f      	bhi.n	80035e4 <HAL_TIM_ConfigClockSource+0x16c>
 80034e4:	2b70      	cmp	r3, #112	; 0x70
 80034e6:	d01a      	beq.n	800351e <HAL_TIM_ConfigClockSource+0xa6>
 80034e8:	2b70      	cmp	r3, #112	; 0x70
 80034ea:	d87b      	bhi.n	80035e4 <HAL_TIM_ConfigClockSource+0x16c>
 80034ec:	2b60      	cmp	r3, #96	; 0x60
 80034ee:	d050      	beq.n	8003592 <HAL_TIM_ConfigClockSource+0x11a>
 80034f0:	2b60      	cmp	r3, #96	; 0x60
 80034f2:	d877      	bhi.n	80035e4 <HAL_TIM_ConfigClockSource+0x16c>
 80034f4:	2b50      	cmp	r3, #80	; 0x50
 80034f6:	d03c      	beq.n	8003572 <HAL_TIM_ConfigClockSource+0xfa>
 80034f8:	2b50      	cmp	r3, #80	; 0x50
 80034fa:	d873      	bhi.n	80035e4 <HAL_TIM_ConfigClockSource+0x16c>
 80034fc:	2b40      	cmp	r3, #64	; 0x40
 80034fe:	d058      	beq.n	80035b2 <HAL_TIM_ConfigClockSource+0x13a>
 8003500:	2b40      	cmp	r3, #64	; 0x40
 8003502:	d86f      	bhi.n	80035e4 <HAL_TIM_ConfigClockSource+0x16c>
 8003504:	2b30      	cmp	r3, #48	; 0x30
 8003506:	d064      	beq.n	80035d2 <HAL_TIM_ConfigClockSource+0x15a>
 8003508:	2b30      	cmp	r3, #48	; 0x30
 800350a:	d86b      	bhi.n	80035e4 <HAL_TIM_ConfigClockSource+0x16c>
 800350c:	2b20      	cmp	r3, #32
 800350e:	d060      	beq.n	80035d2 <HAL_TIM_ConfigClockSource+0x15a>
 8003510:	2b20      	cmp	r3, #32
 8003512:	d867      	bhi.n	80035e4 <HAL_TIM_ConfigClockSource+0x16c>
 8003514:	2b00      	cmp	r3, #0
 8003516:	d05c      	beq.n	80035d2 <HAL_TIM_ConfigClockSource+0x15a>
 8003518:	2b10      	cmp	r3, #16
 800351a:	d05a      	beq.n	80035d2 <HAL_TIM_ConfigClockSource+0x15a>
 800351c:	e062      	b.n	80035e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800352e:	f000 f968 	bl	8003802 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003540:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	609a      	str	r2, [r3, #8]
      break;
 800354a:	e04f      	b.n	80035ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800355c:	f000 f951 	bl	8003802 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	689a      	ldr	r2, [r3, #8]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800356e:	609a      	str	r2, [r3, #8]
      break;
 8003570:	e03c      	b.n	80035ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800357e:	461a      	mov	r2, r3
 8003580:	f000 f8c8 	bl	8003714 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2150      	movs	r1, #80	; 0x50
 800358a:	4618      	mov	r0, r3
 800358c:	f000 f91f 	bl	80037ce <TIM_ITRx_SetConfig>
      break;
 8003590:	e02c      	b.n	80035ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800359e:	461a      	mov	r2, r3
 80035a0:	f000 f8e6 	bl	8003770 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2160      	movs	r1, #96	; 0x60
 80035aa:	4618      	mov	r0, r3
 80035ac:	f000 f90f 	bl	80037ce <TIM_ITRx_SetConfig>
      break;
 80035b0:	e01c      	b.n	80035ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035be:	461a      	mov	r2, r3
 80035c0:	f000 f8a8 	bl	8003714 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2140      	movs	r1, #64	; 0x40
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 f8ff 	bl	80037ce <TIM_ITRx_SetConfig>
      break;
 80035d0:	e00c      	b.n	80035ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4619      	mov	r1, r3
 80035dc:	4610      	mov	r0, r2
 80035de:	f000 f8f6 	bl	80037ce <TIM_ITRx_SetConfig>
      break;
 80035e2:	e003      	b.n	80035ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	73fb      	strb	r3, [r7, #15]
      break;
 80035e8:	e000      	b.n	80035ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80035ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80035fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3710      	adds	r7, #16
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003606:	b480      	push	{r7}
 8003608:	b083      	sub	sp, #12
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr

08003618 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr

0800362a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800362a:	b480      	push	{r7}
 800362c:	b083      	sub	sp, #12
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003632:	bf00      	nop
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr

0800363c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	bc80      	pop	{r7}
 800364c:	4770      	bx	lr
	...

08003650 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003650:	b480      	push	{r7}
 8003652:	b085      	sub	sp, #20
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a29      	ldr	r2, [pc, #164]	; (8003708 <TIM_Base_SetConfig+0xb8>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d00b      	beq.n	8003680 <TIM_Base_SetConfig+0x30>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800366e:	d007      	beq.n	8003680 <TIM_Base_SetConfig+0x30>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a26      	ldr	r2, [pc, #152]	; (800370c <TIM_Base_SetConfig+0xbc>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d003      	beq.n	8003680 <TIM_Base_SetConfig+0x30>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a25      	ldr	r2, [pc, #148]	; (8003710 <TIM_Base_SetConfig+0xc0>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d108      	bne.n	8003692 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003686:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	4313      	orrs	r3, r2
 8003690:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a1c      	ldr	r2, [pc, #112]	; (8003708 <TIM_Base_SetConfig+0xb8>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d00b      	beq.n	80036b2 <TIM_Base_SetConfig+0x62>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036a0:	d007      	beq.n	80036b2 <TIM_Base_SetConfig+0x62>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a19      	ldr	r2, [pc, #100]	; (800370c <TIM_Base_SetConfig+0xbc>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d003      	beq.n	80036b2 <TIM_Base_SetConfig+0x62>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a18      	ldr	r2, [pc, #96]	; (8003710 <TIM_Base_SetConfig+0xc0>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d108      	bne.n	80036c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4a07      	ldr	r2, [pc, #28]	; (8003708 <TIM_Base_SetConfig+0xb8>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d103      	bne.n	80036f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	691a      	ldr	r2, [r3, #16]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	615a      	str	r2, [r3, #20]
}
 80036fe:	bf00      	nop
 8003700:	3714      	adds	r7, #20
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr
 8003708:	40012c00 	.word	0x40012c00
 800370c:	40000400 	.word	0x40000400
 8003710:	40000800 	.word	0x40000800

08003714 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003714:	b480      	push	{r7}
 8003716:	b087      	sub	sp, #28
 8003718:	af00      	add	r7, sp, #0
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	60b9      	str	r1, [r7, #8]
 800371e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a1b      	ldr	r3, [r3, #32]
 8003724:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	f023 0201 	bic.w	r2, r3, #1
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800373e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	011b      	lsls	r3, r3, #4
 8003744:	693a      	ldr	r2, [r7, #16]
 8003746:	4313      	orrs	r3, r2
 8003748:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	f023 030a 	bic.w	r3, r3, #10
 8003750:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003752:	697a      	ldr	r2, [r7, #20]
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	4313      	orrs	r3, r2
 8003758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	697a      	ldr	r2, [r7, #20]
 8003764:	621a      	str	r2, [r3, #32]
}
 8003766:	bf00      	nop
 8003768:	371c      	adds	r7, #28
 800376a:	46bd      	mov	sp, r7
 800376c:	bc80      	pop	{r7}
 800376e:	4770      	bx	lr

08003770 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003770:	b480      	push	{r7}
 8003772:	b087      	sub	sp, #28
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6a1b      	ldr	r3, [r3, #32]
 8003780:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	f023 0210 	bic.w	r2, r3, #16
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800379a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	031b      	lsls	r3, r3, #12
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80037ac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	011b      	lsls	r3, r3, #4
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	621a      	str	r2, [r3, #32]
}
 80037c4:	bf00      	nop
 80037c6:	371c      	adds	r7, #28
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bc80      	pop	{r7}
 80037cc:	4770      	bx	lr

080037ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b085      	sub	sp, #20
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
 80037d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	f043 0307 	orr.w	r3, r3, #7
 80037f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	68fa      	ldr	r2, [r7, #12]
 80037f6:	609a      	str	r2, [r3, #8]
}
 80037f8:	bf00      	nop
 80037fa:	3714      	adds	r7, #20
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bc80      	pop	{r7}
 8003800:	4770      	bx	lr

08003802 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003802:	b480      	push	{r7}
 8003804:	b087      	sub	sp, #28
 8003806:	af00      	add	r7, sp, #0
 8003808:	60f8      	str	r0, [r7, #12]
 800380a:	60b9      	str	r1, [r7, #8]
 800380c:	607a      	str	r2, [r7, #4]
 800380e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800381c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	021a      	lsls	r2, r3, #8
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	431a      	orrs	r2, r3
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	4313      	orrs	r3, r2
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	4313      	orrs	r3, r2
 800382e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	609a      	str	r2, [r3, #8]
}
 8003836:	bf00      	nop
 8003838:	371c      	adds	r7, #28
 800383a:	46bd      	mov	sp, r7
 800383c:	bc80      	pop	{r7}
 800383e:	4770      	bx	lr

08003840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003850:	2b01      	cmp	r3, #1
 8003852:	d101      	bne.n	8003858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003854:	2302      	movs	r3, #2
 8003856:	e046      	b.n	80038e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800387e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	4313      	orrs	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a16      	ldr	r2, [pc, #88]	; (80038f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d00e      	beq.n	80038ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038a4:	d009      	beq.n	80038ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a12      	ldr	r2, [pc, #72]	; (80038f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d004      	beq.n	80038ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a10      	ldr	r2, [pc, #64]	; (80038f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d10c      	bne.n	80038d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68ba      	ldr	r2, [r7, #8]
 80038d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3714      	adds	r7, #20
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bc80      	pop	{r7}
 80038ee:	4770      	bx	lr
 80038f0:	40012c00 	.word	0x40012c00
 80038f4:	40000400 	.word	0x40000400
 80038f8:	40000800 	.word	0x40000800

080038fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	bc80      	pop	{r7}
 800390c:	4770      	bx	lr

0800390e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800390e:	b480      	push	{r7}
 8003910:	b083      	sub	sp, #12
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003916:	bf00      	nop
 8003918:	370c      	adds	r7, #12
 800391a:	46bd      	mov	sp, r7
 800391c:	bc80      	pop	{r7}
 800391e:	4770      	bx	lr

08003920 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d101      	bne.n	8003932 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e042      	b.n	80039b8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d106      	bne.n	800394c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f7fd fc34 	bl	80011b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2224      	movs	r2, #36	; 0x24
 8003950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68da      	ldr	r2, [r3, #12]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003962:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 fc7f 	bl	8004268 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	691a      	ldr	r2, [r3, #16]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003978:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695a      	ldr	r2, [r3, #20]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003988:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68da      	ldr	r2, [r3, #12]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003998:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2220      	movs	r2, #32
 80039a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2220      	movs	r2, #32
 80039ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3708      	adds	r7, #8
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b0ba      	sub	sp, #232	; 0xe8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80039e6:	2300      	movs	r3, #0
 80039e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80039ec:	2300      	movs	r3, #0
 80039ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80039f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039f6:	f003 030f 	and.w	r3, r3, #15
 80039fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80039fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10f      	bne.n	8003a26 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a0a:	f003 0320 	and.w	r3, r3, #32
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d009      	beq.n	8003a26 <HAL_UART_IRQHandler+0x66>
 8003a12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a16:	f003 0320 	and.w	r3, r3, #32
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f000 fb63 	bl	80040ea <UART_Receive_IT>
      return;
 8003a24:	e25b      	b.n	8003ede <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 80de 	beq.w	8003bec <HAL_UART_IRQHandler+0x22c>
 8003a30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d106      	bne.n	8003a4a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a40:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f000 80d1 	beq.w	8003bec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00b      	beq.n	8003a6e <HAL_UART_IRQHandler+0xae>
 8003a56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d005      	beq.n	8003a6e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a66:	f043 0201 	orr.w	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a72:	f003 0304 	and.w	r3, r3, #4
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00b      	beq.n	8003a92 <HAL_UART_IRQHandler+0xd2>
 8003a7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d005      	beq.n	8003a92 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a8a:	f043 0202 	orr.w	r2, r3, #2
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00b      	beq.n	8003ab6 <HAL_UART_IRQHandler+0xf6>
 8003a9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d005      	beq.n	8003ab6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aae:	f043 0204 	orr.w	r2, r3, #4
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d011      	beq.n	8003ae6 <HAL_UART_IRQHandler+0x126>
 8003ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ac6:	f003 0320 	and.w	r3, r3, #32
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d105      	bne.n	8003ada <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ace:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d005      	beq.n	8003ae6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ade:	f043 0208 	orr.w	r2, r3, #8
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f000 81f2 	beq.w	8003ed4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003af0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003af4:	f003 0320 	and.w	r3, r3, #32
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d008      	beq.n	8003b0e <HAL_UART_IRQHandler+0x14e>
 8003afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b00:	f003 0320 	and.w	r3, r3, #32
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d002      	beq.n	8003b0e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 faee 	bl	80040ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	695b      	ldr	r3, [r3, #20]
 8003b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	bf14      	ite	ne
 8003b1c:	2301      	movne	r3, #1
 8003b1e:	2300      	moveq	r3, #0
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d103      	bne.n	8003b3a <HAL_UART_IRQHandler+0x17a>
 8003b32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d04f      	beq.n	8003bda <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f9f8 	bl	8003f30 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d041      	beq.n	8003bd2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	3314      	adds	r3, #20
 8003b54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003b5c:	e853 3f00 	ldrex	r3, [r3]
 8003b60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003b64:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	3314      	adds	r3, #20
 8003b76:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003b7a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003b7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b82:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003b86:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003b8a:	e841 2300 	strex	r3, r2, [r1]
 8003b8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003b92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1d9      	bne.n	8003b4e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d013      	beq.n	8003bca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba6:	4a7e      	ldr	r2, [pc, #504]	; (8003da0 <HAL_UART_IRQHandler+0x3e0>)
 8003ba8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fe fc94 	bl	80024dc <HAL_DMA_Abort_IT>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d016      	beq.n	8003be8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003bc4:	4610      	mov	r0, r2
 8003bc6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bc8:	e00e      	b.n	8003be8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f99c 	bl	8003f08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bd0:	e00a      	b.n	8003be8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 f998 	bl	8003f08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bd8:	e006      	b.n	8003be8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 f994 	bl	8003f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003be6:	e175      	b.n	8003ed4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003be8:	bf00      	nop
    return;
 8003bea:	e173      	b.n	8003ed4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	f040 814f 	bne.w	8003e94 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bfa:	f003 0310 	and.w	r3, r3, #16
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f000 8148 	beq.w	8003e94 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c08:	f003 0310 	and.w	r3, r3, #16
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 8141 	beq.w	8003e94 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c12:	2300      	movs	r3, #0
 8003c14:	60bb      	str	r3, [r7, #8]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	60bb      	str	r3, [r7, #8]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	60bb      	str	r3, [r7, #8]
 8003c26:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f000 80b6 	beq.w	8003da4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c44:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f000 8145 	beq.w	8003ed8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003c56:	429a      	cmp	r2, r3
 8003c58:	f080 813e 	bcs.w	8003ed8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003c62:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	2b20      	cmp	r3, #32
 8003c6c:	f000 8088 	beq.w	8003d80 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	330c      	adds	r3, #12
 8003c76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c7e:	e853 3f00 	ldrex	r3, [r3]
 8003c82:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003c86:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c8e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	330c      	adds	r3, #12
 8003c98:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003c9c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003ca0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003ca8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003cac:	e841 2300 	strex	r3, r2, [r1]
 8003cb0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003cb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1d9      	bne.n	8003c70 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	3314      	adds	r3, #20
 8003cc2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cc6:	e853 3f00 	ldrex	r3, [r3]
 8003cca:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003ccc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003cce:	f023 0301 	bic.w	r3, r3, #1
 8003cd2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	3314      	adds	r3, #20
 8003cdc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003ce0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003ce4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003ce8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003cec:	e841 2300 	strex	r3, r2, [r1]
 8003cf0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003cf2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1e1      	bne.n	8003cbc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	3314      	adds	r3, #20
 8003cfe:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d02:	e853 3f00 	ldrex	r3, [r3]
 8003d06:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003d08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	3314      	adds	r3, #20
 8003d18:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003d1c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003d1e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d20:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003d22:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003d24:	e841 2300 	strex	r3, r2, [r1]
 8003d28:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003d2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1e3      	bne.n	8003cf8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2220      	movs	r2, #32
 8003d34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	330c      	adds	r3, #12
 8003d44:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d48:	e853 3f00 	ldrex	r3, [r3]
 8003d4c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003d4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d50:	f023 0310 	bic.w	r3, r3, #16
 8003d54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	330c      	adds	r3, #12
 8003d5e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003d62:	65ba      	str	r2, [r7, #88]	; 0x58
 8003d64:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d66:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003d68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d6a:	e841 2300 	strex	r3, r2, [r1]
 8003d6e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003d70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1e3      	bne.n	8003d3e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7fe fb73 	bl	8002466 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2202      	movs	r2, #2
 8003d84:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	4619      	mov	r1, r3
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f000 f8bf 	bl	8003f1a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003d9c:	e09c      	b.n	8003ed8 <HAL_UART_IRQHandler+0x518>
 8003d9e:	bf00      	nop
 8003da0:	08003ff5 	.word	0x08003ff5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f000 808e 	beq.w	8003edc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003dc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 8089 	beq.w	8003edc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	330c      	adds	r3, #12
 8003dd0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dd4:	e853 3f00 	ldrex	r3, [r3]
 8003dd8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003dda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ddc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003de0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	330c      	adds	r3, #12
 8003dea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003dee:	647a      	str	r2, [r7, #68]	; 0x44
 8003df0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003df4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003df6:	e841 2300 	strex	r3, r2, [r1]
 8003dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1e3      	bne.n	8003dca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3314      	adds	r3, #20
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0c:	e853 3f00 	ldrex	r3, [r3]
 8003e10:	623b      	str	r3, [r7, #32]
   return(result);
 8003e12:	6a3b      	ldr	r3, [r7, #32]
 8003e14:	f023 0301 	bic.w	r3, r3, #1
 8003e18:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	3314      	adds	r3, #20
 8003e22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003e26:	633a      	str	r2, [r7, #48]	; 0x30
 8003e28:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003e2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e2e:	e841 2300 	strex	r3, r2, [r1]
 8003e32:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1e3      	bne.n	8003e02 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	330c      	adds	r3, #12
 8003e4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	e853 3f00 	ldrex	r3, [r3]
 8003e56:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f023 0310 	bic.w	r3, r3, #16
 8003e5e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	330c      	adds	r3, #12
 8003e68:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003e6c:	61fa      	str	r2, [r7, #28]
 8003e6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e70:	69b9      	ldr	r1, [r7, #24]
 8003e72:	69fa      	ldr	r2, [r7, #28]
 8003e74:	e841 2300 	strex	r3, r2, [r1]
 8003e78:	617b      	str	r3, [r7, #20]
   return(result);
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1e3      	bne.n	8003e48 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2202      	movs	r2, #2
 8003e84:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 f844 	bl	8003f1a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e92:	e023      	b.n	8003edc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d009      	beq.n	8003eb4 <HAL_UART_IRQHandler+0x4f4>
 8003ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d003      	beq.n	8003eb4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 f8b5 	bl	800401c <UART_Transmit_IT>
    return;
 8003eb2:	e014      	b.n	8003ede <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00e      	beq.n	8003ede <HAL_UART_IRQHandler+0x51e>
 8003ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d008      	beq.n	8003ede <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	f000 f8f4 	bl	80040ba <UART_EndTransmit_IT>
    return;
 8003ed2:	e004      	b.n	8003ede <HAL_UART_IRQHandler+0x51e>
    return;
 8003ed4:	bf00      	nop
 8003ed6:	e002      	b.n	8003ede <HAL_UART_IRQHandler+0x51e>
      return;
 8003ed8:	bf00      	nop
 8003eda:	e000      	b.n	8003ede <HAL_UART_IRQHandler+0x51e>
      return;
 8003edc:	bf00      	nop
  }
}
 8003ede:	37e8      	adds	r7, #232	; 0xe8
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bc80      	pop	{r7}
 8003ef4:	4770      	bx	lr

08003ef6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003efe:	bf00      	nop
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr

08003f08 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bc80      	pop	{r7}
 8003f18:	4770      	bx	lr

08003f1a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
 8003f22:	460b      	mov	r3, r1
 8003f24:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f26:	bf00      	nop
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bc80      	pop	{r7}
 8003f2e:	4770      	bx	lr

08003f30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b095      	sub	sp, #84	; 0x54
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	330c      	adds	r3, #12
 8003f3e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f42:	e853 3f00 	ldrex	r3, [r3]
 8003f46:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	330c      	adds	r3, #12
 8003f56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f58:	643a      	str	r2, [r7, #64]	; 0x40
 8003f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003f5e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f60:	e841 2300 	strex	r3, r2, [r1]
 8003f64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1e5      	bne.n	8003f38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	3314      	adds	r3, #20
 8003f72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f74:	6a3b      	ldr	r3, [r7, #32]
 8003f76:	e853 3f00 	ldrex	r3, [r3]
 8003f7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	f023 0301 	bic.w	r3, r3, #1
 8003f82:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	3314      	adds	r3, #20
 8003f8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f8c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f94:	e841 2300 	strex	r3, r2, [r1]
 8003f98:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1e5      	bne.n	8003f6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d119      	bne.n	8003fdc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	330c      	adds	r3, #12
 8003fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	e853 3f00 	ldrex	r3, [r3]
 8003fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f023 0310 	bic.w	r3, r3, #16
 8003fbe:	647b      	str	r3, [r7, #68]	; 0x44
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	330c      	adds	r3, #12
 8003fc6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003fc8:	61ba      	str	r2, [r7, #24]
 8003fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fcc:	6979      	ldr	r1, [r7, #20]
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	e841 2300 	strex	r3, r2, [r1]
 8003fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1e5      	bne.n	8003fa8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003fea:	bf00      	nop
 8003fec:	3754      	adds	r7, #84	; 0x54
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bc80      	pop	{r7}
 8003ff2:	4770      	bx	lr

08003ff4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004000:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f7ff ff7a 	bl	8003f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004014:	bf00      	nop
 8004016:	3710      	adds	r7, #16
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b21      	cmp	r3, #33	; 0x21
 800402e:	d13e      	bne.n	80040ae <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004038:	d114      	bne.n	8004064 <UART_Transmit_IT+0x48>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d110      	bne.n	8004064 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	881b      	ldrh	r3, [r3, #0]
 800404c:	461a      	mov	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004056:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	1c9a      	adds	r2, r3, #2
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	621a      	str	r2, [r3, #32]
 8004062:	e008      	b.n	8004076 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a1b      	ldr	r3, [r3, #32]
 8004068:	1c59      	adds	r1, r3, #1
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	6211      	str	r1, [r2, #32]
 800406e:	781a      	ldrb	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800407a:	b29b      	uxth	r3, r3
 800407c:	3b01      	subs	r3, #1
 800407e:	b29b      	uxth	r3, r3
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	4619      	mov	r1, r3
 8004084:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004086:	2b00      	cmp	r3, #0
 8004088:	d10f      	bne.n	80040aa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68da      	ldr	r2, [r3, #12]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004098:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68da      	ldr	r2, [r3, #12]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040a8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80040aa:	2300      	movs	r3, #0
 80040ac:	e000      	b.n	80040b0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80040ae:	2302      	movs	r3, #2
  }
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3714      	adds	r7, #20
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bc80      	pop	{r7}
 80040b8:	4770      	bx	lr

080040ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b082      	sub	sp, #8
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68da      	ldr	r2, [r3, #12]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2220      	movs	r2, #32
 80040d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7ff ff02 	bl	8003ee4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}

080040ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80040ea:	b580      	push	{r7, lr}
 80040ec:	b08c      	sub	sp, #48	; 0x30
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b22      	cmp	r3, #34	; 0x22
 80040fc:	f040 80ae 	bne.w	800425c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004108:	d117      	bne.n	800413a <UART_Receive_IT+0x50>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d113      	bne.n	800413a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004112:	2300      	movs	r3, #0
 8004114:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800411a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	b29b      	uxth	r3, r3
 8004124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004128:	b29a      	uxth	r2, r3
 800412a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800412c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004132:	1c9a      	adds	r2, r3, #2
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	629a      	str	r2, [r3, #40]	; 0x28
 8004138:	e026      	b.n	8004188 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800413e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004140:	2300      	movs	r3, #0
 8004142:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800414c:	d007      	beq.n	800415e <UART_Receive_IT+0x74>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10a      	bne.n	800416c <UART_Receive_IT+0x82>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d106      	bne.n	800416c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	b2da      	uxtb	r2, r3
 8004166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004168:	701a      	strb	r2, [r3, #0]
 800416a:	e008      	b.n	800417e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	b2db      	uxtb	r3, r3
 8004174:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004178:	b2da      	uxtb	r2, r3
 800417a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800417c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004182:	1c5a      	adds	r2, r3, #1
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800418c:	b29b      	uxth	r3, r3
 800418e:	3b01      	subs	r3, #1
 8004190:	b29b      	uxth	r3, r3
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	4619      	mov	r1, r3
 8004196:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004198:	2b00      	cmp	r3, #0
 800419a:	d15d      	bne.n	8004258 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68da      	ldr	r2, [r3, #12]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f022 0220 	bic.w	r2, r2, #32
 80041aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68da      	ldr	r2, [r3, #12]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	695a      	ldr	r2, [r3, #20]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f022 0201 	bic.w	r2, r2, #1
 80041ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d135      	bne.n	800424e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	330c      	adds	r3, #12
 80041ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	e853 3f00 	ldrex	r3, [r3]
 80041f6:	613b      	str	r3, [r7, #16]
   return(result);
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	f023 0310 	bic.w	r3, r3, #16
 80041fe:	627b      	str	r3, [r7, #36]	; 0x24
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	330c      	adds	r3, #12
 8004206:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004208:	623a      	str	r2, [r7, #32]
 800420a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800420c:	69f9      	ldr	r1, [r7, #28]
 800420e:	6a3a      	ldr	r2, [r7, #32]
 8004210:	e841 2300 	strex	r3, r2, [r1]
 8004214:	61bb      	str	r3, [r7, #24]
   return(result);
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d1e5      	bne.n	80041e8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0310 	and.w	r3, r3, #16
 8004226:	2b10      	cmp	r3, #16
 8004228:	d10a      	bne.n	8004240 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	60fb      	str	r3, [r7, #12]
 800423e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004244:	4619      	mov	r1, r3
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7ff fe67 	bl	8003f1a <HAL_UARTEx_RxEventCallback>
 800424c:	e002      	b.n	8004254 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f7ff fe51 	bl	8003ef6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004254:	2300      	movs	r3, #0
 8004256:	e002      	b.n	800425e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004258:	2300      	movs	r3, #0
 800425a:	e000      	b.n	800425e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800425c:	2302      	movs	r3, #2
  }
}
 800425e:	4618      	mov	r0, r3
 8004260:	3730      	adds	r7, #48	; 0x30
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
	...

08004268 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68da      	ldr	r2, [r3, #12]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	689a      	ldr	r2, [r3, #8]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	431a      	orrs	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80042a2:	f023 030c 	bic.w	r3, r3, #12
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	6812      	ldr	r2, [r2, #0]
 80042aa:	68b9      	ldr	r1, [r7, #8]
 80042ac:	430b      	orrs	r3, r1
 80042ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	699a      	ldr	r2, [r3, #24]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a2c      	ldr	r2, [pc, #176]	; (800437c <UART_SetConfig+0x114>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d103      	bne.n	80042d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80042d0:	f7fe fef6 	bl	80030c0 <HAL_RCC_GetPCLK2Freq>
 80042d4:	60f8      	str	r0, [r7, #12]
 80042d6:	e002      	b.n	80042de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80042d8:	f7fe fede 	bl	8003098 <HAL_RCC_GetPCLK1Freq>
 80042dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	4613      	mov	r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	4413      	add	r3, r2
 80042e6:	009a      	lsls	r2, r3, #2
 80042e8:	441a      	add	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042f4:	4a22      	ldr	r2, [pc, #136]	; (8004380 <UART_SetConfig+0x118>)
 80042f6:	fba2 2303 	umull	r2, r3, r2, r3
 80042fa:	095b      	lsrs	r3, r3, #5
 80042fc:	0119      	lsls	r1, r3, #4
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	4613      	mov	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	009a      	lsls	r2, r3, #2
 8004308:	441a      	add	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	fbb2 f2f3 	udiv	r2, r2, r3
 8004314:	4b1a      	ldr	r3, [pc, #104]	; (8004380 <UART_SetConfig+0x118>)
 8004316:	fba3 0302 	umull	r0, r3, r3, r2
 800431a:	095b      	lsrs	r3, r3, #5
 800431c:	2064      	movs	r0, #100	; 0x64
 800431e:	fb00 f303 	mul.w	r3, r0, r3
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	011b      	lsls	r3, r3, #4
 8004326:	3332      	adds	r3, #50	; 0x32
 8004328:	4a15      	ldr	r2, [pc, #84]	; (8004380 <UART_SetConfig+0x118>)
 800432a:	fba2 2303 	umull	r2, r3, r2, r3
 800432e:	095b      	lsrs	r3, r3, #5
 8004330:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004334:	4419      	add	r1, r3
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	4613      	mov	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4413      	add	r3, r2
 800433e:	009a      	lsls	r2, r3, #2
 8004340:	441a      	add	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	fbb2 f2f3 	udiv	r2, r2, r3
 800434c:	4b0c      	ldr	r3, [pc, #48]	; (8004380 <UART_SetConfig+0x118>)
 800434e:	fba3 0302 	umull	r0, r3, r3, r2
 8004352:	095b      	lsrs	r3, r3, #5
 8004354:	2064      	movs	r0, #100	; 0x64
 8004356:	fb00 f303 	mul.w	r3, r0, r3
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	3332      	adds	r3, #50	; 0x32
 8004360:	4a07      	ldr	r2, [pc, #28]	; (8004380 <UART_SetConfig+0x118>)
 8004362:	fba2 2303 	umull	r2, r3, r2, r3
 8004366:	095b      	lsrs	r3, r3, #5
 8004368:	f003 020f 	and.w	r2, r3, #15
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	440a      	add	r2, r1
 8004372:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004374:	bf00      	nop
 8004376:	3710      	adds	r7, #16
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40013800 	.word	0x40013800
 8004380:	51eb851f 	.word	0x51eb851f

08004384 <rand>:
 8004384:	4b16      	ldr	r3, [pc, #88]	; (80043e0 <rand+0x5c>)
 8004386:	b510      	push	{r4, lr}
 8004388:	681c      	ldr	r4, [r3, #0]
 800438a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800438c:	b9b3      	cbnz	r3, 80043bc <rand+0x38>
 800438e:	2018      	movs	r0, #24
 8004390:	f000 fa1e 	bl	80047d0 <malloc>
 8004394:	4602      	mov	r2, r0
 8004396:	6320      	str	r0, [r4, #48]	; 0x30
 8004398:	b920      	cbnz	r0, 80043a4 <rand+0x20>
 800439a:	2152      	movs	r1, #82	; 0x52
 800439c:	4b11      	ldr	r3, [pc, #68]	; (80043e4 <rand+0x60>)
 800439e:	4812      	ldr	r0, [pc, #72]	; (80043e8 <rand+0x64>)
 80043a0:	f000 f9b0 	bl	8004704 <__assert_func>
 80043a4:	4911      	ldr	r1, [pc, #68]	; (80043ec <rand+0x68>)
 80043a6:	4b12      	ldr	r3, [pc, #72]	; (80043f0 <rand+0x6c>)
 80043a8:	e9c0 1300 	strd	r1, r3, [r0]
 80043ac:	4b11      	ldr	r3, [pc, #68]	; (80043f4 <rand+0x70>)
 80043ae:	2100      	movs	r1, #0
 80043b0:	6083      	str	r3, [r0, #8]
 80043b2:	230b      	movs	r3, #11
 80043b4:	8183      	strh	r3, [r0, #12]
 80043b6:	2001      	movs	r0, #1
 80043b8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80043bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80043be:	480e      	ldr	r0, [pc, #56]	; (80043f8 <rand+0x74>)
 80043c0:	690b      	ldr	r3, [r1, #16]
 80043c2:	694c      	ldr	r4, [r1, #20]
 80043c4:	4358      	muls	r0, r3
 80043c6:	4a0d      	ldr	r2, [pc, #52]	; (80043fc <rand+0x78>)
 80043c8:	fb02 0004 	mla	r0, r2, r4, r0
 80043cc:	fba3 3202 	umull	r3, r2, r3, r2
 80043d0:	3301      	adds	r3, #1
 80043d2:	eb40 0002 	adc.w	r0, r0, r2
 80043d6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80043da:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80043de:	bd10      	pop	{r4, pc}
 80043e0:	20000094 	.word	0x20000094
 80043e4:	080053a2 	.word	0x080053a2
 80043e8:	080053b9 	.word	0x080053b9
 80043ec:	abcd330e 	.word	0xabcd330e
 80043f0:	e66d1234 	.word	0xe66d1234
 80043f4:	0005deec 	.word	0x0005deec
 80043f8:	5851f42d 	.word	0x5851f42d
 80043fc:	4c957f2d 	.word	0x4c957f2d

08004400 <std>:
 8004400:	2300      	movs	r3, #0
 8004402:	b510      	push	{r4, lr}
 8004404:	4604      	mov	r4, r0
 8004406:	e9c0 3300 	strd	r3, r3, [r0]
 800440a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800440e:	6083      	str	r3, [r0, #8]
 8004410:	8181      	strh	r1, [r0, #12]
 8004412:	6643      	str	r3, [r0, #100]	; 0x64
 8004414:	81c2      	strh	r2, [r0, #14]
 8004416:	6183      	str	r3, [r0, #24]
 8004418:	4619      	mov	r1, r3
 800441a:	2208      	movs	r2, #8
 800441c:	305c      	adds	r0, #92	; 0x5c
 800441e:	f000 f8f4 	bl	800460a <memset>
 8004422:	4b0d      	ldr	r3, [pc, #52]	; (8004458 <std+0x58>)
 8004424:	6224      	str	r4, [r4, #32]
 8004426:	6263      	str	r3, [r4, #36]	; 0x24
 8004428:	4b0c      	ldr	r3, [pc, #48]	; (800445c <std+0x5c>)
 800442a:	62a3      	str	r3, [r4, #40]	; 0x28
 800442c:	4b0c      	ldr	r3, [pc, #48]	; (8004460 <std+0x60>)
 800442e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004430:	4b0c      	ldr	r3, [pc, #48]	; (8004464 <std+0x64>)
 8004432:	6323      	str	r3, [r4, #48]	; 0x30
 8004434:	4b0c      	ldr	r3, [pc, #48]	; (8004468 <std+0x68>)
 8004436:	429c      	cmp	r4, r3
 8004438:	d006      	beq.n	8004448 <std+0x48>
 800443a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800443e:	4294      	cmp	r4, r2
 8004440:	d002      	beq.n	8004448 <std+0x48>
 8004442:	33d0      	adds	r3, #208	; 0xd0
 8004444:	429c      	cmp	r4, r3
 8004446:	d105      	bne.n	8004454 <std+0x54>
 8004448:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800444c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004450:	f000 b954 	b.w	80046fc <__retarget_lock_init_recursive>
 8004454:	bd10      	pop	{r4, pc}
 8004456:	bf00      	nop
 8004458:	08004585 	.word	0x08004585
 800445c:	080045a7 	.word	0x080045a7
 8004460:	080045df 	.word	0x080045df
 8004464:	08004603 	.word	0x08004603
 8004468:	2000020c 	.word	0x2000020c

0800446c <stdio_exit_handler>:
 800446c:	4a02      	ldr	r2, [pc, #8]	; (8004478 <stdio_exit_handler+0xc>)
 800446e:	4903      	ldr	r1, [pc, #12]	; (800447c <stdio_exit_handler+0x10>)
 8004470:	4803      	ldr	r0, [pc, #12]	; (8004480 <stdio_exit_handler+0x14>)
 8004472:	f000 b869 	b.w	8004548 <_fwalk_sglue>
 8004476:	bf00      	nop
 8004478:	2000003c 	.word	0x2000003c
 800447c:	08004a3d 	.word	0x08004a3d
 8004480:	20000048 	.word	0x20000048

08004484 <cleanup_stdio>:
 8004484:	6841      	ldr	r1, [r0, #4]
 8004486:	4b0c      	ldr	r3, [pc, #48]	; (80044b8 <cleanup_stdio+0x34>)
 8004488:	b510      	push	{r4, lr}
 800448a:	4299      	cmp	r1, r3
 800448c:	4604      	mov	r4, r0
 800448e:	d001      	beq.n	8004494 <cleanup_stdio+0x10>
 8004490:	f000 fad4 	bl	8004a3c <_fflush_r>
 8004494:	68a1      	ldr	r1, [r4, #8]
 8004496:	4b09      	ldr	r3, [pc, #36]	; (80044bc <cleanup_stdio+0x38>)
 8004498:	4299      	cmp	r1, r3
 800449a:	d002      	beq.n	80044a2 <cleanup_stdio+0x1e>
 800449c:	4620      	mov	r0, r4
 800449e:	f000 facd 	bl	8004a3c <_fflush_r>
 80044a2:	68e1      	ldr	r1, [r4, #12]
 80044a4:	4b06      	ldr	r3, [pc, #24]	; (80044c0 <cleanup_stdio+0x3c>)
 80044a6:	4299      	cmp	r1, r3
 80044a8:	d004      	beq.n	80044b4 <cleanup_stdio+0x30>
 80044aa:	4620      	mov	r0, r4
 80044ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044b0:	f000 bac4 	b.w	8004a3c <_fflush_r>
 80044b4:	bd10      	pop	{r4, pc}
 80044b6:	bf00      	nop
 80044b8:	2000020c 	.word	0x2000020c
 80044bc:	20000274 	.word	0x20000274
 80044c0:	200002dc 	.word	0x200002dc

080044c4 <global_stdio_init.part.0>:
 80044c4:	b510      	push	{r4, lr}
 80044c6:	4b0b      	ldr	r3, [pc, #44]	; (80044f4 <global_stdio_init.part.0+0x30>)
 80044c8:	4c0b      	ldr	r4, [pc, #44]	; (80044f8 <global_stdio_init.part.0+0x34>)
 80044ca:	4a0c      	ldr	r2, [pc, #48]	; (80044fc <global_stdio_init.part.0+0x38>)
 80044cc:	4620      	mov	r0, r4
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	2104      	movs	r1, #4
 80044d2:	2200      	movs	r2, #0
 80044d4:	f7ff ff94 	bl	8004400 <std>
 80044d8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80044dc:	2201      	movs	r2, #1
 80044de:	2109      	movs	r1, #9
 80044e0:	f7ff ff8e 	bl	8004400 <std>
 80044e4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80044e8:	2202      	movs	r2, #2
 80044ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044ee:	2112      	movs	r1, #18
 80044f0:	f7ff bf86 	b.w	8004400 <std>
 80044f4:	20000344 	.word	0x20000344
 80044f8:	2000020c 	.word	0x2000020c
 80044fc:	0800446d 	.word	0x0800446d

08004500 <__sfp_lock_acquire>:
 8004500:	4801      	ldr	r0, [pc, #4]	; (8004508 <__sfp_lock_acquire+0x8>)
 8004502:	f000 b8fc 	b.w	80046fe <__retarget_lock_acquire_recursive>
 8004506:	bf00      	nop
 8004508:	2000034d 	.word	0x2000034d

0800450c <__sfp_lock_release>:
 800450c:	4801      	ldr	r0, [pc, #4]	; (8004514 <__sfp_lock_release+0x8>)
 800450e:	f000 b8f7 	b.w	8004700 <__retarget_lock_release_recursive>
 8004512:	bf00      	nop
 8004514:	2000034d 	.word	0x2000034d

08004518 <__sinit>:
 8004518:	b510      	push	{r4, lr}
 800451a:	4604      	mov	r4, r0
 800451c:	f7ff fff0 	bl	8004500 <__sfp_lock_acquire>
 8004520:	6a23      	ldr	r3, [r4, #32]
 8004522:	b11b      	cbz	r3, 800452c <__sinit+0x14>
 8004524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004528:	f7ff bff0 	b.w	800450c <__sfp_lock_release>
 800452c:	4b04      	ldr	r3, [pc, #16]	; (8004540 <__sinit+0x28>)
 800452e:	6223      	str	r3, [r4, #32]
 8004530:	4b04      	ldr	r3, [pc, #16]	; (8004544 <__sinit+0x2c>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1f5      	bne.n	8004524 <__sinit+0xc>
 8004538:	f7ff ffc4 	bl	80044c4 <global_stdio_init.part.0>
 800453c:	e7f2      	b.n	8004524 <__sinit+0xc>
 800453e:	bf00      	nop
 8004540:	08004485 	.word	0x08004485
 8004544:	20000344 	.word	0x20000344

08004548 <_fwalk_sglue>:
 8004548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800454c:	4607      	mov	r7, r0
 800454e:	4688      	mov	r8, r1
 8004550:	4614      	mov	r4, r2
 8004552:	2600      	movs	r6, #0
 8004554:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004558:	f1b9 0901 	subs.w	r9, r9, #1
 800455c:	d505      	bpl.n	800456a <_fwalk_sglue+0x22>
 800455e:	6824      	ldr	r4, [r4, #0]
 8004560:	2c00      	cmp	r4, #0
 8004562:	d1f7      	bne.n	8004554 <_fwalk_sglue+0xc>
 8004564:	4630      	mov	r0, r6
 8004566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800456a:	89ab      	ldrh	r3, [r5, #12]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d907      	bls.n	8004580 <_fwalk_sglue+0x38>
 8004570:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004574:	3301      	adds	r3, #1
 8004576:	d003      	beq.n	8004580 <_fwalk_sglue+0x38>
 8004578:	4629      	mov	r1, r5
 800457a:	4638      	mov	r0, r7
 800457c:	47c0      	blx	r8
 800457e:	4306      	orrs	r6, r0
 8004580:	3568      	adds	r5, #104	; 0x68
 8004582:	e7e9      	b.n	8004558 <_fwalk_sglue+0x10>

08004584 <__sread>:
 8004584:	b510      	push	{r4, lr}
 8004586:	460c      	mov	r4, r1
 8004588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800458c:	f000 f868 	bl	8004660 <_read_r>
 8004590:	2800      	cmp	r0, #0
 8004592:	bfab      	itete	ge
 8004594:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004596:	89a3      	ldrhlt	r3, [r4, #12]
 8004598:	181b      	addge	r3, r3, r0
 800459a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800459e:	bfac      	ite	ge
 80045a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80045a2:	81a3      	strhlt	r3, [r4, #12]
 80045a4:	bd10      	pop	{r4, pc}

080045a6 <__swrite>:
 80045a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045aa:	461f      	mov	r7, r3
 80045ac:	898b      	ldrh	r3, [r1, #12]
 80045ae:	4605      	mov	r5, r0
 80045b0:	05db      	lsls	r3, r3, #23
 80045b2:	460c      	mov	r4, r1
 80045b4:	4616      	mov	r6, r2
 80045b6:	d505      	bpl.n	80045c4 <__swrite+0x1e>
 80045b8:	2302      	movs	r3, #2
 80045ba:	2200      	movs	r2, #0
 80045bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045c0:	f000 f83c 	bl	800463c <_lseek_r>
 80045c4:	89a3      	ldrh	r3, [r4, #12]
 80045c6:	4632      	mov	r2, r6
 80045c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045cc:	81a3      	strh	r3, [r4, #12]
 80045ce:	4628      	mov	r0, r5
 80045d0:	463b      	mov	r3, r7
 80045d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045da:	f000 b853 	b.w	8004684 <_write_r>

080045de <__sseek>:
 80045de:	b510      	push	{r4, lr}
 80045e0:	460c      	mov	r4, r1
 80045e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045e6:	f000 f829 	bl	800463c <_lseek_r>
 80045ea:	1c43      	adds	r3, r0, #1
 80045ec:	89a3      	ldrh	r3, [r4, #12]
 80045ee:	bf15      	itete	ne
 80045f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80045f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80045f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80045fa:	81a3      	strheq	r3, [r4, #12]
 80045fc:	bf18      	it	ne
 80045fe:	81a3      	strhne	r3, [r4, #12]
 8004600:	bd10      	pop	{r4, pc}

08004602 <__sclose>:
 8004602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004606:	f000 b809 	b.w	800461c <_close_r>

0800460a <memset>:
 800460a:	4603      	mov	r3, r0
 800460c:	4402      	add	r2, r0
 800460e:	4293      	cmp	r3, r2
 8004610:	d100      	bne.n	8004614 <memset+0xa>
 8004612:	4770      	bx	lr
 8004614:	f803 1b01 	strb.w	r1, [r3], #1
 8004618:	e7f9      	b.n	800460e <memset+0x4>
	...

0800461c <_close_r>:
 800461c:	b538      	push	{r3, r4, r5, lr}
 800461e:	2300      	movs	r3, #0
 8004620:	4d05      	ldr	r5, [pc, #20]	; (8004638 <_close_r+0x1c>)
 8004622:	4604      	mov	r4, r0
 8004624:	4608      	mov	r0, r1
 8004626:	602b      	str	r3, [r5, #0]
 8004628:	f7fc feb8 	bl	800139c <_close>
 800462c:	1c43      	adds	r3, r0, #1
 800462e:	d102      	bne.n	8004636 <_close_r+0x1a>
 8004630:	682b      	ldr	r3, [r5, #0]
 8004632:	b103      	cbz	r3, 8004636 <_close_r+0x1a>
 8004634:	6023      	str	r3, [r4, #0]
 8004636:	bd38      	pop	{r3, r4, r5, pc}
 8004638:	20000348 	.word	0x20000348

0800463c <_lseek_r>:
 800463c:	b538      	push	{r3, r4, r5, lr}
 800463e:	4604      	mov	r4, r0
 8004640:	4608      	mov	r0, r1
 8004642:	4611      	mov	r1, r2
 8004644:	2200      	movs	r2, #0
 8004646:	4d05      	ldr	r5, [pc, #20]	; (800465c <_lseek_r+0x20>)
 8004648:	602a      	str	r2, [r5, #0]
 800464a:	461a      	mov	r2, r3
 800464c:	f7fc feca 	bl	80013e4 <_lseek>
 8004650:	1c43      	adds	r3, r0, #1
 8004652:	d102      	bne.n	800465a <_lseek_r+0x1e>
 8004654:	682b      	ldr	r3, [r5, #0]
 8004656:	b103      	cbz	r3, 800465a <_lseek_r+0x1e>
 8004658:	6023      	str	r3, [r4, #0]
 800465a:	bd38      	pop	{r3, r4, r5, pc}
 800465c:	20000348 	.word	0x20000348

08004660 <_read_r>:
 8004660:	b538      	push	{r3, r4, r5, lr}
 8004662:	4604      	mov	r4, r0
 8004664:	4608      	mov	r0, r1
 8004666:	4611      	mov	r1, r2
 8004668:	2200      	movs	r2, #0
 800466a:	4d05      	ldr	r5, [pc, #20]	; (8004680 <_read_r+0x20>)
 800466c:	602a      	str	r2, [r5, #0]
 800466e:	461a      	mov	r2, r3
 8004670:	f7fc fe5b 	bl	800132a <_read>
 8004674:	1c43      	adds	r3, r0, #1
 8004676:	d102      	bne.n	800467e <_read_r+0x1e>
 8004678:	682b      	ldr	r3, [r5, #0]
 800467a:	b103      	cbz	r3, 800467e <_read_r+0x1e>
 800467c:	6023      	str	r3, [r4, #0]
 800467e:	bd38      	pop	{r3, r4, r5, pc}
 8004680:	20000348 	.word	0x20000348

08004684 <_write_r>:
 8004684:	b538      	push	{r3, r4, r5, lr}
 8004686:	4604      	mov	r4, r0
 8004688:	4608      	mov	r0, r1
 800468a:	4611      	mov	r1, r2
 800468c:	2200      	movs	r2, #0
 800468e:	4d05      	ldr	r5, [pc, #20]	; (80046a4 <_write_r+0x20>)
 8004690:	602a      	str	r2, [r5, #0]
 8004692:	461a      	mov	r2, r3
 8004694:	f7fc fe66 	bl	8001364 <_write>
 8004698:	1c43      	adds	r3, r0, #1
 800469a:	d102      	bne.n	80046a2 <_write_r+0x1e>
 800469c:	682b      	ldr	r3, [r5, #0]
 800469e:	b103      	cbz	r3, 80046a2 <_write_r+0x1e>
 80046a0:	6023      	str	r3, [r4, #0]
 80046a2:	bd38      	pop	{r3, r4, r5, pc}
 80046a4:	20000348 	.word	0x20000348

080046a8 <__errno>:
 80046a8:	4b01      	ldr	r3, [pc, #4]	; (80046b0 <__errno+0x8>)
 80046aa:	6818      	ldr	r0, [r3, #0]
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	20000094 	.word	0x20000094

080046b4 <__libc_init_array>:
 80046b4:	b570      	push	{r4, r5, r6, lr}
 80046b6:	2600      	movs	r6, #0
 80046b8:	4d0c      	ldr	r5, [pc, #48]	; (80046ec <__libc_init_array+0x38>)
 80046ba:	4c0d      	ldr	r4, [pc, #52]	; (80046f0 <__libc_init_array+0x3c>)
 80046bc:	1b64      	subs	r4, r4, r5
 80046be:	10a4      	asrs	r4, r4, #2
 80046c0:	42a6      	cmp	r6, r4
 80046c2:	d109      	bne.n	80046d8 <__libc_init_array+0x24>
 80046c4:	f000 fe4c 	bl	8005360 <_init>
 80046c8:	2600      	movs	r6, #0
 80046ca:	4d0a      	ldr	r5, [pc, #40]	; (80046f4 <__libc_init_array+0x40>)
 80046cc:	4c0a      	ldr	r4, [pc, #40]	; (80046f8 <__libc_init_array+0x44>)
 80046ce:	1b64      	subs	r4, r4, r5
 80046d0:	10a4      	asrs	r4, r4, #2
 80046d2:	42a6      	cmp	r6, r4
 80046d4:	d105      	bne.n	80046e2 <__libc_init_array+0x2e>
 80046d6:	bd70      	pop	{r4, r5, r6, pc}
 80046d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80046dc:	4798      	blx	r3
 80046de:	3601      	adds	r6, #1
 80046e0:	e7ee      	b.n	80046c0 <__libc_init_array+0xc>
 80046e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80046e6:	4798      	blx	r3
 80046e8:	3601      	adds	r6, #1
 80046ea:	e7f2      	b.n	80046d2 <__libc_init_array+0x1e>
 80046ec:	08005480 	.word	0x08005480
 80046f0:	08005480 	.word	0x08005480
 80046f4:	08005480 	.word	0x08005480
 80046f8:	08005484 	.word	0x08005484

080046fc <__retarget_lock_init_recursive>:
 80046fc:	4770      	bx	lr

080046fe <__retarget_lock_acquire_recursive>:
 80046fe:	4770      	bx	lr

08004700 <__retarget_lock_release_recursive>:
 8004700:	4770      	bx	lr
	...

08004704 <__assert_func>:
 8004704:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004706:	4614      	mov	r4, r2
 8004708:	461a      	mov	r2, r3
 800470a:	4b09      	ldr	r3, [pc, #36]	; (8004730 <__assert_func+0x2c>)
 800470c:	4605      	mov	r5, r0
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68d8      	ldr	r0, [r3, #12]
 8004712:	b14c      	cbz	r4, 8004728 <__assert_func+0x24>
 8004714:	4b07      	ldr	r3, [pc, #28]	; (8004734 <__assert_func+0x30>)
 8004716:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800471a:	9100      	str	r1, [sp, #0]
 800471c:	462b      	mov	r3, r5
 800471e:	4906      	ldr	r1, [pc, #24]	; (8004738 <__assert_func+0x34>)
 8004720:	f000 f9b4 	bl	8004a8c <fiprintf>
 8004724:	f000 f9d4 	bl	8004ad0 <abort>
 8004728:	4b04      	ldr	r3, [pc, #16]	; (800473c <__assert_func+0x38>)
 800472a:	461c      	mov	r4, r3
 800472c:	e7f3      	b.n	8004716 <__assert_func+0x12>
 800472e:	bf00      	nop
 8004730:	20000094 	.word	0x20000094
 8004734:	08005411 	.word	0x08005411
 8004738:	0800541e 	.word	0x0800541e
 800473c:	0800544c 	.word	0x0800544c

08004740 <_free_r>:
 8004740:	b538      	push	{r3, r4, r5, lr}
 8004742:	4605      	mov	r5, r0
 8004744:	2900      	cmp	r1, #0
 8004746:	d040      	beq.n	80047ca <_free_r+0x8a>
 8004748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800474c:	1f0c      	subs	r4, r1, #4
 800474e:	2b00      	cmp	r3, #0
 8004750:	bfb8      	it	lt
 8004752:	18e4      	addlt	r4, r4, r3
 8004754:	f000 f8e4 	bl	8004920 <__malloc_lock>
 8004758:	4a1c      	ldr	r2, [pc, #112]	; (80047cc <_free_r+0x8c>)
 800475a:	6813      	ldr	r3, [r2, #0]
 800475c:	b933      	cbnz	r3, 800476c <_free_r+0x2c>
 800475e:	6063      	str	r3, [r4, #4]
 8004760:	6014      	str	r4, [r2, #0]
 8004762:	4628      	mov	r0, r5
 8004764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004768:	f000 b8e0 	b.w	800492c <__malloc_unlock>
 800476c:	42a3      	cmp	r3, r4
 800476e:	d908      	bls.n	8004782 <_free_r+0x42>
 8004770:	6820      	ldr	r0, [r4, #0]
 8004772:	1821      	adds	r1, r4, r0
 8004774:	428b      	cmp	r3, r1
 8004776:	bf01      	itttt	eq
 8004778:	6819      	ldreq	r1, [r3, #0]
 800477a:	685b      	ldreq	r3, [r3, #4]
 800477c:	1809      	addeq	r1, r1, r0
 800477e:	6021      	streq	r1, [r4, #0]
 8004780:	e7ed      	b.n	800475e <_free_r+0x1e>
 8004782:	461a      	mov	r2, r3
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	b10b      	cbz	r3, 800478c <_free_r+0x4c>
 8004788:	42a3      	cmp	r3, r4
 800478a:	d9fa      	bls.n	8004782 <_free_r+0x42>
 800478c:	6811      	ldr	r1, [r2, #0]
 800478e:	1850      	adds	r0, r2, r1
 8004790:	42a0      	cmp	r0, r4
 8004792:	d10b      	bne.n	80047ac <_free_r+0x6c>
 8004794:	6820      	ldr	r0, [r4, #0]
 8004796:	4401      	add	r1, r0
 8004798:	1850      	adds	r0, r2, r1
 800479a:	4283      	cmp	r3, r0
 800479c:	6011      	str	r1, [r2, #0]
 800479e:	d1e0      	bne.n	8004762 <_free_r+0x22>
 80047a0:	6818      	ldr	r0, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	4408      	add	r0, r1
 80047a6:	6010      	str	r0, [r2, #0]
 80047a8:	6053      	str	r3, [r2, #4]
 80047aa:	e7da      	b.n	8004762 <_free_r+0x22>
 80047ac:	d902      	bls.n	80047b4 <_free_r+0x74>
 80047ae:	230c      	movs	r3, #12
 80047b0:	602b      	str	r3, [r5, #0]
 80047b2:	e7d6      	b.n	8004762 <_free_r+0x22>
 80047b4:	6820      	ldr	r0, [r4, #0]
 80047b6:	1821      	adds	r1, r4, r0
 80047b8:	428b      	cmp	r3, r1
 80047ba:	bf01      	itttt	eq
 80047bc:	6819      	ldreq	r1, [r3, #0]
 80047be:	685b      	ldreq	r3, [r3, #4]
 80047c0:	1809      	addeq	r1, r1, r0
 80047c2:	6021      	streq	r1, [r4, #0]
 80047c4:	6063      	str	r3, [r4, #4]
 80047c6:	6054      	str	r4, [r2, #4]
 80047c8:	e7cb      	b.n	8004762 <_free_r+0x22>
 80047ca:	bd38      	pop	{r3, r4, r5, pc}
 80047cc:	20000350 	.word	0x20000350

080047d0 <malloc>:
 80047d0:	4b02      	ldr	r3, [pc, #8]	; (80047dc <malloc+0xc>)
 80047d2:	4601      	mov	r1, r0
 80047d4:	6818      	ldr	r0, [r3, #0]
 80047d6:	f000 b823 	b.w	8004820 <_malloc_r>
 80047da:	bf00      	nop
 80047dc:	20000094 	.word	0x20000094

080047e0 <sbrk_aligned>:
 80047e0:	b570      	push	{r4, r5, r6, lr}
 80047e2:	4e0e      	ldr	r6, [pc, #56]	; (800481c <sbrk_aligned+0x3c>)
 80047e4:	460c      	mov	r4, r1
 80047e6:	6831      	ldr	r1, [r6, #0]
 80047e8:	4605      	mov	r5, r0
 80047ea:	b911      	cbnz	r1, 80047f2 <sbrk_aligned+0x12>
 80047ec:	f000 f960 	bl	8004ab0 <_sbrk_r>
 80047f0:	6030      	str	r0, [r6, #0]
 80047f2:	4621      	mov	r1, r4
 80047f4:	4628      	mov	r0, r5
 80047f6:	f000 f95b 	bl	8004ab0 <_sbrk_r>
 80047fa:	1c43      	adds	r3, r0, #1
 80047fc:	d00a      	beq.n	8004814 <sbrk_aligned+0x34>
 80047fe:	1cc4      	adds	r4, r0, #3
 8004800:	f024 0403 	bic.w	r4, r4, #3
 8004804:	42a0      	cmp	r0, r4
 8004806:	d007      	beq.n	8004818 <sbrk_aligned+0x38>
 8004808:	1a21      	subs	r1, r4, r0
 800480a:	4628      	mov	r0, r5
 800480c:	f000 f950 	bl	8004ab0 <_sbrk_r>
 8004810:	3001      	adds	r0, #1
 8004812:	d101      	bne.n	8004818 <sbrk_aligned+0x38>
 8004814:	f04f 34ff 	mov.w	r4, #4294967295
 8004818:	4620      	mov	r0, r4
 800481a:	bd70      	pop	{r4, r5, r6, pc}
 800481c:	20000354 	.word	0x20000354

08004820 <_malloc_r>:
 8004820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004824:	1ccd      	adds	r5, r1, #3
 8004826:	f025 0503 	bic.w	r5, r5, #3
 800482a:	3508      	adds	r5, #8
 800482c:	2d0c      	cmp	r5, #12
 800482e:	bf38      	it	cc
 8004830:	250c      	movcc	r5, #12
 8004832:	2d00      	cmp	r5, #0
 8004834:	4607      	mov	r7, r0
 8004836:	db01      	blt.n	800483c <_malloc_r+0x1c>
 8004838:	42a9      	cmp	r1, r5
 800483a:	d905      	bls.n	8004848 <_malloc_r+0x28>
 800483c:	230c      	movs	r3, #12
 800483e:	2600      	movs	r6, #0
 8004840:	603b      	str	r3, [r7, #0]
 8004842:	4630      	mov	r0, r6
 8004844:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004848:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800491c <_malloc_r+0xfc>
 800484c:	f000 f868 	bl	8004920 <__malloc_lock>
 8004850:	f8d8 3000 	ldr.w	r3, [r8]
 8004854:	461c      	mov	r4, r3
 8004856:	bb5c      	cbnz	r4, 80048b0 <_malloc_r+0x90>
 8004858:	4629      	mov	r1, r5
 800485a:	4638      	mov	r0, r7
 800485c:	f7ff ffc0 	bl	80047e0 <sbrk_aligned>
 8004860:	1c43      	adds	r3, r0, #1
 8004862:	4604      	mov	r4, r0
 8004864:	d155      	bne.n	8004912 <_malloc_r+0xf2>
 8004866:	f8d8 4000 	ldr.w	r4, [r8]
 800486a:	4626      	mov	r6, r4
 800486c:	2e00      	cmp	r6, #0
 800486e:	d145      	bne.n	80048fc <_malloc_r+0xdc>
 8004870:	2c00      	cmp	r4, #0
 8004872:	d048      	beq.n	8004906 <_malloc_r+0xe6>
 8004874:	6823      	ldr	r3, [r4, #0]
 8004876:	4631      	mov	r1, r6
 8004878:	4638      	mov	r0, r7
 800487a:	eb04 0903 	add.w	r9, r4, r3
 800487e:	f000 f917 	bl	8004ab0 <_sbrk_r>
 8004882:	4581      	cmp	r9, r0
 8004884:	d13f      	bne.n	8004906 <_malloc_r+0xe6>
 8004886:	6821      	ldr	r1, [r4, #0]
 8004888:	4638      	mov	r0, r7
 800488a:	1a6d      	subs	r5, r5, r1
 800488c:	4629      	mov	r1, r5
 800488e:	f7ff ffa7 	bl	80047e0 <sbrk_aligned>
 8004892:	3001      	adds	r0, #1
 8004894:	d037      	beq.n	8004906 <_malloc_r+0xe6>
 8004896:	6823      	ldr	r3, [r4, #0]
 8004898:	442b      	add	r3, r5
 800489a:	6023      	str	r3, [r4, #0]
 800489c:	f8d8 3000 	ldr.w	r3, [r8]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d038      	beq.n	8004916 <_malloc_r+0xf6>
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	42a2      	cmp	r2, r4
 80048a8:	d12b      	bne.n	8004902 <_malloc_r+0xe2>
 80048aa:	2200      	movs	r2, #0
 80048ac:	605a      	str	r2, [r3, #4]
 80048ae:	e00f      	b.n	80048d0 <_malloc_r+0xb0>
 80048b0:	6822      	ldr	r2, [r4, #0]
 80048b2:	1b52      	subs	r2, r2, r5
 80048b4:	d41f      	bmi.n	80048f6 <_malloc_r+0xd6>
 80048b6:	2a0b      	cmp	r2, #11
 80048b8:	d917      	bls.n	80048ea <_malloc_r+0xca>
 80048ba:	1961      	adds	r1, r4, r5
 80048bc:	42a3      	cmp	r3, r4
 80048be:	6025      	str	r5, [r4, #0]
 80048c0:	bf18      	it	ne
 80048c2:	6059      	strne	r1, [r3, #4]
 80048c4:	6863      	ldr	r3, [r4, #4]
 80048c6:	bf08      	it	eq
 80048c8:	f8c8 1000 	streq.w	r1, [r8]
 80048cc:	5162      	str	r2, [r4, r5]
 80048ce:	604b      	str	r3, [r1, #4]
 80048d0:	4638      	mov	r0, r7
 80048d2:	f104 060b 	add.w	r6, r4, #11
 80048d6:	f000 f829 	bl	800492c <__malloc_unlock>
 80048da:	f026 0607 	bic.w	r6, r6, #7
 80048de:	1d23      	adds	r3, r4, #4
 80048e0:	1af2      	subs	r2, r6, r3
 80048e2:	d0ae      	beq.n	8004842 <_malloc_r+0x22>
 80048e4:	1b9b      	subs	r3, r3, r6
 80048e6:	50a3      	str	r3, [r4, r2]
 80048e8:	e7ab      	b.n	8004842 <_malloc_r+0x22>
 80048ea:	42a3      	cmp	r3, r4
 80048ec:	6862      	ldr	r2, [r4, #4]
 80048ee:	d1dd      	bne.n	80048ac <_malloc_r+0x8c>
 80048f0:	f8c8 2000 	str.w	r2, [r8]
 80048f4:	e7ec      	b.n	80048d0 <_malloc_r+0xb0>
 80048f6:	4623      	mov	r3, r4
 80048f8:	6864      	ldr	r4, [r4, #4]
 80048fa:	e7ac      	b.n	8004856 <_malloc_r+0x36>
 80048fc:	4634      	mov	r4, r6
 80048fe:	6876      	ldr	r6, [r6, #4]
 8004900:	e7b4      	b.n	800486c <_malloc_r+0x4c>
 8004902:	4613      	mov	r3, r2
 8004904:	e7cc      	b.n	80048a0 <_malloc_r+0x80>
 8004906:	230c      	movs	r3, #12
 8004908:	4638      	mov	r0, r7
 800490a:	603b      	str	r3, [r7, #0]
 800490c:	f000 f80e 	bl	800492c <__malloc_unlock>
 8004910:	e797      	b.n	8004842 <_malloc_r+0x22>
 8004912:	6025      	str	r5, [r4, #0]
 8004914:	e7dc      	b.n	80048d0 <_malloc_r+0xb0>
 8004916:	605b      	str	r3, [r3, #4]
 8004918:	deff      	udf	#255	; 0xff
 800491a:	bf00      	nop
 800491c:	20000350 	.word	0x20000350

08004920 <__malloc_lock>:
 8004920:	4801      	ldr	r0, [pc, #4]	; (8004928 <__malloc_lock+0x8>)
 8004922:	f7ff beec 	b.w	80046fe <__retarget_lock_acquire_recursive>
 8004926:	bf00      	nop
 8004928:	2000034c 	.word	0x2000034c

0800492c <__malloc_unlock>:
 800492c:	4801      	ldr	r0, [pc, #4]	; (8004934 <__malloc_unlock+0x8>)
 800492e:	f7ff bee7 	b.w	8004700 <__retarget_lock_release_recursive>
 8004932:	bf00      	nop
 8004934:	2000034c 	.word	0x2000034c

08004938 <__sflush_r>:
 8004938:	898a      	ldrh	r2, [r1, #12]
 800493a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800493c:	4605      	mov	r5, r0
 800493e:	0710      	lsls	r0, r2, #28
 8004940:	460c      	mov	r4, r1
 8004942:	d457      	bmi.n	80049f4 <__sflush_r+0xbc>
 8004944:	684b      	ldr	r3, [r1, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	dc04      	bgt.n	8004954 <__sflush_r+0x1c>
 800494a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800494c:	2b00      	cmp	r3, #0
 800494e:	dc01      	bgt.n	8004954 <__sflush_r+0x1c>
 8004950:	2000      	movs	r0, #0
 8004952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004954:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004956:	2e00      	cmp	r6, #0
 8004958:	d0fa      	beq.n	8004950 <__sflush_r+0x18>
 800495a:	2300      	movs	r3, #0
 800495c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004960:	682f      	ldr	r7, [r5, #0]
 8004962:	6a21      	ldr	r1, [r4, #32]
 8004964:	602b      	str	r3, [r5, #0]
 8004966:	d032      	beq.n	80049ce <__sflush_r+0x96>
 8004968:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800496a:	89a3      	ldrh	r3, [r4, #12]
 800496c:	075a      	lsls	r2, r3, #29
 800496e:	d505      	bpl.n	800497c <__sflush_r+0x44>
 8004970:	6863      	ldr	r3, [r4, #4]
 8004972:	1ac0      	subs	r0, r0, r3
 8004974:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004976:	b10b      	cbz	r3, 800497c <__sflush_r+0x44>
 8004978:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800497a:	1ac0      	subs	r0, r0, r3
 800497c:	2300      	movs	r3, #0
 800497e:	4602      	mov	r2, r0
 8004980:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004982:	4628      	mov	r0, r5
 8004984:	6a21      	ldr	r1, [r4, #32]
 8004986:	47b0      	blx	r6
 8004988:	1c43      	adds	r3, r0, #1
 800498a:	89a3      	ldrh	r3, [r4, #12]
 800498c:	d106      	bne.n	800499c <__sflush_r+0x64>
 800498e:	6829      	ldr	r1, [r5, #0]
 8004990:	291d      	cmp	r1, #29
 8004992:	d82b      	bhi.n	80049ec <__sflush_r+0xb4>
 8004994:	4a28      	ldr	r2, [pc, #160]	; (8004a38 <__sflush_r+0x100>)
 8004996:	410a      	asrs	r2, r1
 8004998:	07d6      	lsls	r6, r2, #31
 800499a:	d427      	bmi.n	80049ec <__sflush_r+0xb4>
 800499c:	2200      	movs	r2, #0
 800499e:	6062      	str	r2, [r4, #4]
 80049a0:	6922      	ldr	r2, [r4, #16]
 80049a2:	04d9      	lsls	r1, r3, #19
 80049a4:	6022      	str	r2, [r4, #0]
 80049a6:	d504      	bpl.n	80049b2 <__sflush_r+0x7a>
 80049a8:	1c42      	adds	r2, r0, #1
 80049aa:	d101      	bne.n	80049b0 <__sflush_r+0x78>
 80049ac:	682b      	ldr	r3, [r5, #0]
 80049ae:	b903      	cbnz	r3, 80049b2 <__sflush_r+0x7a>
 80049b0:	6560      	str	r0, [r4, #84]	; 0x54
 80049b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80049b4:	602f      	str	r7, [r5, #0]
 80049b6:	2900      	cmp	r1, #0
 80049b8:	d0ca      	beq.n	8004950 <__sflush_r+0x18>
 80049ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80049be:	4299      	cmp	r1, r3
 80049c0:	d002      	beq.n	80049c8 <__sflush_r+0x90>
 80049c2:	4628      	mov	r0, r5
 80049c4:	f7ff febc 	bl	8004740 <_free_r>
 80049c8:	2000      	movs	r0, #0
 80049ca:	6360      	str	r0, [r4, #52]	; 0x34
 80049cc:	e7c1      	b.n	8004952 <__sflush_r+0x1a>
 80049ce:	2301      	movs	r3, #1
 80049d0:	4628      	mov	r0, r5
 80049d2:	47b0      	blx	r6
 80049d4:	1c41      	adds	r1, r0, #1
 80049d6:	d1c8      	bne.n	800496a <__sflush_r+0x32>
 80049d8:	682b      	ldr	r3, [r5, #0]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d0c5      	beq.n	800496a <__sflush_r+0x32>
 80049de:	2b1d      	cmp	r3, #29
 80049e0:	d001      	beq.n	80049e6 <__sflush_r+0xae>
 80049e2:	2b16      	cmp	r3, #22
 80049e4:	d101      	bne.n	80049ea <__sflush_r+0xb2>
 80049e6:	602f      	str	r7, [r5, #0]
 80049e8:	e7b2      	b.n	8004950 <__sflush_r+0x18>
 80049ea:	89a3      	ldrh	r3, [r4, #12]
 80049ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049f0:	81a3      	strh	r3, [r4, #12]
 80049f2:	e7ae      	b.n	8004952 <__sflush_r+0x1a>
 80049f4:	690f      	ldr	r7, [r1, #16]
 80049f6:	2f00      	cmp	r7, #0
 80049f8:	d0aa      	beq.n	8004950 <__sflush_r+0x18>
 80049fa:	0793      	lsls	r3, r2, #30
 80049fc:	bf18      	it	ne
 80049fe:	2300      	movne	r3, #0
 8004a00:	680e      	ldr	r6, [r1, #0]
 8004a02:	bf08      	it	eq
 8004a04:	694b      	ldreq	r3, [r1, #20]
 8004a06:	1bf6      	subs	r6, r6, r7
 8004a08:	600f      	str	r7, [r1, #0]
 8004a0a:	608b      	str	r3, [r1, #8]
 8004a0c:	2e00      	cmp	r6, #0
 8004a0e:	dd9f      	ble.n	8004950 <__sflush_r+0x18>
 8004a10:	4633      	mov	r3, r6
 8004a12:	463a      	mov	r2, r7
 8004a14:	4628      	mov	r0, r5
 8004a16:	6a21      	ldr	r1, [r4, #32]
 8004a18:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004a1c:	47e0      	blx	ip
 8004a1e:	2800      	cmp	r0, #0
 8004a20:	dc06      	bgt.n	8004a30 <__sflush_r+0xf8>
 8004a22:	89a3      	ldrh	r3, [r4, #12]
 8004a24:	f04f 30ff 	mov.w	r0, #4294967295
 8004a28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a2c:	81a3      	strh	r3, [r4, #12]
 8004a2e:	e790      	b.n	8004952 <__sflush_r+0x1a>
 8004a30:	4407      	add	r7, r0
 8004a32:	1a36      	subs	r6, r6, r0
 8004a34:	e7ea      	b.n	8004a0c <__sflush_r+0xd4>
 8004a36:	bf00      	nop
 8004a38:	dfbffffe 	.word	0xdfbffffe

08004a3c <_fflush_r>:
 8004a3c:	b538      	push	{r3, r4, r5, lr}
 8004a3e:	690b      	ldr	r3, [r1, #16]
 8004a40:	4605      	mov	r5, r0
 8004a42:	460c      	mov	r4, r1
 8004a44:	b913      	cbnz	r3, 8004a4c <_fflush_r+0x10>
 8004a46:	2500      	movs	r5, #0
 8004a48:	4628      	mov	r0, r5
 8004a4a:	bd38      	pop	{r3, r4, r5, pc}
 8004a4c:	b118      	cbz	r0, 8004a56 <_fflush_r+0x1a>
 8004a4e:	6a03      	ldr	r3, [r0, #32]
 8004a50:	b90b      	cbnz	r3, 8004a56 <_fflush_r+0x1a>
 8004a52:	f7ff fd61 	bl	8004518 <__sinit>
 8004a56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d0f3      	beq.n	8004a46 <_fflush_r+0xa>
 8004a5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004a60:	07d0      	lsls	r0, r2, #31
 8004a62:	d404      	bmi.n	8004a6e <_fflush_r+0x32>
 8004a64:	0599      	lsls	r1, r3, #22
 8004a66:	d402      	bmi.n	8004a6e <_fflush_r+0x32>
 8004a68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a6a:	f7ff fe48 	bl	80046fe <__retarget_lock_acquire_recursive>
 8004a6e:	4628      	mov	r0, r5
 8004a70:	4621      	mov	r1, r4
 8004a72:	f7ff ff61 	bl	8004938 <__sflush_r>
 8004a76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a78:	4605      	mov	r5, r0
 8004a7a:	07da      	lsls	r2, r3, #31
 8004a7c:	d4e4      	bmi.n	8004a48 <_fflush_r+0xc>
 8004a7e:	89a3      	ldrh	r3, [r4, #12]
 8004a80:	059b      	lsls	r3, r3, #22
 8004a82:	d4e1      	bmi.n	8004a48 <_fflush_r+0xc>
 8004a84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a86:	f7ff fe3b 	bl	8004700 <__retarget_lock_release_recursive>
 8004a8a:	e7dd      	b.n	8004a48 <_fflush_r+0xc>

08004a8c <fiprintf>:
 8004a8c:	b40e      	push	{r1, r2, r3}
 8004a8e:	b503      	push	{r0, r1, lr}
 8004a90:	4601      	mov	r1, r0
 8004a92:	ab03      	add	r3, sp, #12
 8004a94:	4805      	ldr	r0, [pc, #20]	; (8004aac <fiprintf+0x20>)
 8004a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a9a:	6800      	ldr	r0, [r0, #0]
 8004a9c:	9301      	str	r3, [sp, #4]
 8004a9e:	f000 f845 	bl	8004b2c <_vfiprintf_r>
 8004aa2:	b002      	add	sp, #8
 8004aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004aa8:	b003      	add	sp, #12
 8004aaa:	4770      	bx	lr
 8004aac:	20000094 	.word	0x20000094

08004ab0 <_sbrk_r>:
 8004ab0:	b538      	push	{r3, r4, r5, lr}
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	4d05      	ldr	r5, [pc, #20]	; (8004acc <_sbrk_r+0x1c>)
 8004ab6:	4604      	mov	r4, r0
 8004ab8:	4608      	mov	r0, r1
 8004aba:	602b      	str	r3, [r5, #0]
 8004abc:	f7fc fc9e 	bl	80013fc <_sbrk>
 8004ac0:	1c43      	adds	r3, r0, #1
 8004ac2:	d102      	bne.n	8004aca <_sbrk_r+0x1a>
 8004ac4:	682b      	ldr	r3, [r5, #0]
 8004ac6:	b103      	cbz	r3, 8004aca <_sbrk_r+0x1a>
 8004ac8:	6023      	str	r3, [r4, #0]
 8004aca:	bd38      	pop	{r3, r4, r5, pc}
 8004acc:	20000348 	.word	0x20000348

08004ad0 <abort>:
 8004ad0:	2006      	movs	r0, #6
 8004ad2:	b508      	push	{r3, lr}
 8004ad4:	f000 fb96 	bl	8005204 <raise>
 8004ad8:	2001      	movs	r0, #1
 8004ada:	f7fc fc1c 	bl	8001316 <_exit>

08004ade <__sfputc_r>:
 8004ade:	6893      	ldr	r3, [r2, #8]
 8004ae0:	b410      	push	{r4}
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	6093      	str	r3, [r2, #8]
 8004ae8:	da07      	bge.n	8004afa <__sfputc_r+0x1c>
 8004aea:	6994      	ldr	r4, [r2, #24]
 8004aec:	42a3      	cmp	r3, r4
 8004aee:	db01      	blt.n	8004af4 <__sfputc_r+0x16>
 8004af0:	290a      	cmp	r1, #10
 8004af2:	d102      	bne.n	8004afa <__sfputc_r+0x1c>
 8004af4:	bc10      	pop	{r4}
 8004af6:	f000 bac7 	b.w	8005088 <__swbuf_r>
 8004afa:	6813      	ldr	r3, [r2, #0]
 8004afc:	1c58      	adds	r0, r3, #1
 8004afe:	6010      	str	r0, [r2, #0]
 8004b00:	7019      	strb	r1, [r3, #0]
 8004b02:	4608      	mov	r0, r1
 8004b04:	bc10      	pop	{r4}
 8004b06:	4770      	bx	lr

08004b08 <__sfputs_r>:
 8004b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b0a:	4606      	mov	r6, r0
 8004b0c:	460f      	mov	r7, r1
 8004b0e:	4614      	mov	r4, r2
 8004b10:	18d5      	adds	r5, r2, r3
 8004b12:	42ac      	cmp	r4, r5
 8004b14:	d101      	bne.n	8004b1a <__sfputs_r+0x12>
 8004b16:	2000      	movs	r0, #0
 8004b18:	e007      	b.n	8004b2a <__sfputs_r+0x22>
 8004b1a:	463a      	mov	r2, r7
 8004b1c:	4630      	mov	r0, r6
 8004b1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b22:	f7ff ffdc 	bl	8004ade <__sfputc_r>
 8004b26:	1c43      	adds	r3, r0, #1
 8004b28:	d1f3      	bne.n	8004b12 <__sfputs_r+0xa>
 8004b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004b2c <_vfiprintf_r>:
 8004b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b30:	460d      	mov	r5, r1
 8004b32:	4614      	mov	r4, r2
 8004b34:	4698      	mov	r8, r3
 8004b36:	4606      	mov	r6, r0
 8004b38:	b09d      	sub	sp, #116	; 0x74
 8004b3a:	b118      	cbz	r0, 8004b44 <_vfiprintf_r+0x18>
 8004b3c:	6a03      	ldr	r3, [r0, #32]
 8004b3e:	b90b      	cbnz	r3, 8004b44 <_vfiprintf_r+0x18>
 8004b40:	f7ff fcea 	bl	8004518 <__sinit>
 8004b44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b46:	07d9      	lsls	r1, r3, #31
 8004b48:	d405      	bmi.n	8004b56 <_vfiprintf_r+0x2a>
 8004b4a:	89ab      	ldrh	r3, [r5, #12]
 8004b4c:	059a      	lsls	r2, r3, #22
 8004b4e:	d402      	bmi.n	8004b56 <_vfiprintf_r+0x2a>
 8004b50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b52:	f7ff fdd4 	bl	80046fe <__retarget_lock_acquire_recursive>
 8004b56:	89ab      	ldrh	r3, [r5, #12]
 8004b58:	071b      	lsls	r3, r3, #28
 8004b5a:	d501      	bpl.n	8004b60 <_vfiprintf_r+0x34>
 8004b5c:	692b      	ldr	r3, [r5, #16]
 8004b5e:	b99b      	cbnz	r3, 8004b88 <_vfiprintf_r+0x5c>
 8004b60:	4629      	mov	r1, r5
 8004b62:	4630      	mov	r0, r6
 8004b64:	f000 face 	bl	8005104 <__swsetup_r>
 8004b68:	b170      	cbz	r0, 8004b88 <_vfiprintf_r+0x5c>
 8004b6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b6c:	07dc      	lsls	r4, r3, #31
 8004b6e:	d504      	bpl.n	8004b7a <_vfiprintf_r+0x4e>
 8004b70:	f04f 30ff 	mov.w	r0, #4294967295
 8004b74:	b01d      	add	sp, #116	; 0x74
 8004b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b7a:	89ab      	ldrh	r3, [r5, #12]
 8004b7c:	0598      	lsls	r0, r3, #22
 8004b7e:	d4f7      	bmi.n	8004b70 <_vfiprintf_r+0x44>
 8004b80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b82:	f7ff fdbd 	bl	8004700 <__retarget_lock_release_recursive>
 8004b86:	e7f3      	b.n	8004b70 <_vfiprintf_r+0x44>
 8004b88:	2300      	movs	r3, #0
 8004b8a:	9309      	str	r3, [sp, #36]	; 0x24
 8004b8c:	2320      	movs	r3, #32
 8004b8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b92:	2330      	movs	r3, #48	; 0x30
 8004b94:	f04f 0901 	mov.w	r9, #1
 8004b98:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8004d4c <_vfiprintf_r+0x220>
 8004ba0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ba4:	4623      	mov	r3, r4
 8004ba6:	469a      	mov	sl, r3
 8004ba8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bac:	b10a      	cbz	r2, 8004bb2 <_vfiprintf_r+0x86>
 8004bae:	2a25      	cmp	r2, #37	; 0x25
 8004bb0:	d1f9      	bne.n	8004ba6 <_vfiprintf_r+0x7a>
 8004bb2:	ebba 0b04 	subs.w	fp, sl, r4
 8004bb6:	d00b      	beq.n	8004bd0 <_vfiprintf_r+0xa4>
 8004bb8:	465b      	mov	r3, fp
 8004bba:	4622      	mov	r2, r4
 8004bbc:	4629      	mov	r1, r5
 8004bbe:	4630      	mov	r0, r6
 8004bc0:	f7ff ffa2 	bl	8004b08 <__sfputs_r>
 8004bc4:	3001      	adds	r0, #1
 8004bc6:	f000 80a9 	beq.w	8004d1c <_vfiprintf_r+0x1f0>
 8004bca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004bcc:	445a      	add	r2, fp
 8004bce:	9209      	str	r2, [sp, #36]	; 0x24
 8004bd0:	f89a 3000 	ldrb.w	r3, [sl]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f000 80a1 	beq.w	8004d1c <_vfiprintf_r+0x1f0>
 8004bda:	2300      	movs	r3, #0
 8004bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8004be0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004be4:	f10a 0a01 	add.w	sl, sl, #1
 8004be8:	9304      	str	r3, [sp, #16]
 8004bea:	9307      	str	r3, [sp, #28]
 8004bec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004bf0:	931a      	str	r3, [sp, #104]	; 0x68
 8004bf2:	4654      	mov	r4, sl
 8004bf4:	2205      	movs	r2, #5
 8004bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bfa:	4854      	ldr	r0, [pc, #336]	; (8004d4c <_vfiprintf_r+0x220>)
 8004bfc:	f000 fb1e 	bl	800523c <memchr>
 8004c00:	9a04      	ldr	r2, [sp, #16]
 8004c02:	b9d8      	cbnz	r0, 8004c3c <_vfiprintf_r+0x110>
 8004c04:	06d1      	lsls	r1, r2, #27
 8004c06:	bf44      	itt	mi
 8004c08:	2320      	movmi	r3, #32
 8004c0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c0e:	0713      	lsls	r3, r2, #28
 8004c10:	bf44      	itt	mi
 8004c12:	232b      	movmi	r3, #43	; 0x2b
 8004c14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c18:	f89a 3000 	ldrb.w	r3, [sl]
 8004c1c:	2b2a      	cmp	r3, #42	; 0x2a
 8004c1e:	d015      	beq.n	8004c4c <_vfiprintf_r+0x120>
 8004c20:	4654      	mov	r4, sl
 8004c22:	2000      	movs	r0, #0
 8004c24:	f04f 0c0a 	mov.w	ip, #10
 8004c28:	9a07      	ldr	r2, [sp, #28]
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c30:	3b30      	subs	r3, #48	; 0x30
 8004c32:	2b09      	cmp	r3, #9
 8004c34:	d94d      	bls.n	8004cd2 <_vfiprintf_r+0x1a6>
 8004c36:	b1b0      	cbz	r0, 8004c66 <_vfiprintf_r+0x13a>
 8004c38:	9207      	str	r2, [sp, #28]
 8004c3a:	e014      	b.n	8004c66 <_vfiprintf_r+0x13a>
 8004c3c:	eba0 0308 	sub.w	r3, r0, r8
 8004c40:	fa09 f303 	lsl.w	r3, r9, r3
 8004c44:	4313      	orrs	r3, r2
 8004c46:	46a2      	mov	sl, r4
 8004c48:	9304      	str	r3, [sp, #16]
 8004c4a:	e7d2      	b.n	8004bf2 <_vfiprintf_r+0xc6>
 8004c4c:	9b03      	ldr	r3, [sp, #12]
 8004c4e:	1d19      	adds	r1, r3, #4
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	9103      	str	r1, [sp, #12]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	bfbb      	ittet	lt
 8004c58:	425b      	neglt	r3, r3
 8004c5a:	f042 0202 	orrlt.w	r2, r2, #2
 8004c5e:	9307      	strge	r3, [sp, #28]
 8004c60:	9307      	strlt	r3, [sp, #28]
 8004c62:	bfb8      	it	lt
 8004c64:	9204      	strlt	r2, [sp, #16]
 8004c66:	7823      	ldrb	r3, [r4, #0]
 8004c68:	2b2e      	cmp	r3, #46	; 0x2e
 8004c6a:	d10c      	bne.n	8004c86 <_vfiprintf_r+0x15a>
 8004c6c:	7863      	ldrb	r3, [r4, #1]
 8004c6e:	2b2a      	cmp	r3, #42	; 0x2a
 8004c70:	d134      	bne.n	8004cdc <_vfiprintf_r+0x1b0>
 8004c72:	9b03      	ldr	r3, [sp, #12]
 8004c74:	3402      	adds	r4, #2
 8004c76:	1d1a      	adds	r2, r3, #4
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	9203      	str	r2, [sp, #12]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	bfb8      	it	lt
 8004c80:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c84:	9305      	str	r3, [sp, #20]
 8004c86:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004d50 <_vfiprintf_r+0x224>
 8004c8a:	2203      	movs	r2, #3
 8004c8c:	4650      	mov	r0, sl
 8004c8e:	7821      	ldrb	r1, [r4, #0]
 8004c90:	f000 fad4 	bl	800523c <memchr>
 8004c94:	b138      	cbz	r0, 8004ca6 <_vfiprintf_r+0x17a>
 8004c96:	2240      	movs	r2, #64	; 0x40
 8004c98:	9b04      	ldr	r3, [sp, #16]
 8004c9a:	eba0 000a 	sub.w	r0, r0, sl
 8004c9e:	4082      	lsls	r2, r0
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	3401      	adds	r4, #1
 8004ca4:	9304      	str	r3, [sp, #16]
 8004ca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004caa:	2206      	movs	r2, #6
 8004cac:	4829      	ldr	r0, [pc, #164]	; (8004d54 <_vfiprintf_r+0x228>)
 8004cae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004cb2:	f000 fac3 	bl	800523c <memchr>
 8004cb6:	2800      	cmp	r0, #0
 8004cb8:	d03f      	beq.n	8004d3a <_vfiprintf_r+0x20e>
 8004cba:	4b27      	ldr	r3, [pc, #156]	; (8004d58 <_vfiprintf_r+0x22c>)
 8004cbc:	bb1b      	cbnz	r3, 8004d06 <_vfiprintf_r+0x1da>
 8004cbe:	9b03      	ldr	r3, [sp, #12]
 8004cc0:	3307      	adds	r3, #7
 8004cc2:	f023 0307 	bic.w	r3, r3, #7
 8004cc6:	3308      	adds	r3, #8
 8004cc8:	9303      	str	r3, [sp, #12]
 8004cca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ccc:	443b      	add	r3, r7
 8004cce:	9309      	str	r3, [sp, #36]	; 0x24
 8004cd0:	e768      	b.n	8004ba4 <_vfiprintf_r+0x78>
 8004cd2:	460c      	mov	r4, r1
 8004cd4:	2001      	movs	r0, #1
 8004cd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cda:	e7a6      	b.n	8004c2a <_vfiprintf_r+0xfe>
 8004cdc:	2300      	movs	r3, #0
 8004cde:	f04f 0c0a 	mov.w	ip, #10
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	3401      	adds	r4, #1
 8004ce6:	9305      	str	r3, [sp, #20]
 8004ce8:	4620      	mov	r0, r4
 8004cea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cee:	3a30      	subs	r2, #48	; 0x30
 8004cf0:	2a09      	cmp	r2, #9
 8004cf2:	d903      	bls.n	8004cfc <_vfiprintf_r+0x1d0>
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d0c6      	beq.n	8004c86 <_vfiprintf_r+0x15a>
 8004cf8:	9105      	str	r1, [sp, #20]
 8004cfa:	e7c4      	b.n	8004c86 <_vfiprintf_r+0x15a>
 8004cfc:	4604      	mov	r4, r0
 8004cfe:	2301      	movs	r3, #1
 8004d00:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d04:	e7f0      	b.n	8004ce8 <_vfiprintf_r+0x1bc>
 8004d06:	ab03      	add	r3, sp, #12
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	462a      	mov	r2, r5
 8004d0c:	4630      	mov	r0, r6
 8004d0e:	4b13      	ldr	r3, [pc, #76]	; (8004d5c <_vfiprintf_r+0x230>)
 8004d10:	a904      	add	r1, sp, #16
 8004d12:	f3af 8000 	nop.w
 8004d16:	4607      	mov	r7, r0
 8004d18:	1c78      	adds	r0, r7, #1
 8004d1a:	d1d6      	bne.n	8004cca <_vfiprintf_r+0x19e>
 8004d1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d1e:	07d9      	lsls	r1, r3, #31
 8004d20:	d405      	bmi.n	8004d2e <_vfiprintf_r+0x202>
 8004d22:	89ab      	ldrh	r3, [r5, #12]
 8004d24:	059a      	lsls	r2, r3, #22
 8004d26:	d402      	bmi.n	8004d2e <_vfiprintf_r+0x202>
 8004d28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d2a:	f7ff fce9 	bl	8004700 <__retarget_lock_release_recursive>
 8004d2e:	89ab      	ldrh	r3, [r5, #12]
 8004d30:	065b      	lsls	r3, r3, #25
 8004d32:	f53f af1d 	bmi.w	8004b70 <_vfiprintf_r+0x44>
 8004d36:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d38:	e71c      	b.n	8004b74 <_vfiprintf_r+0x48>
 8004d3a:	ab03      	add	r3, sp, #12
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	462a      	mov	r2, r5
 8004d40:	4630      	mov	r0, r6
 8004d42:	4b06      	ldr	r3, [pc, #24]	; (8004d5c <_vfiprintf_r+0x230>)
 8004d44:	a904      	add	r1, sp, #16
 8004d46:	f000 f87d 	bl	8004e44 <_printf_i>
 8004d4a:	e7e4      	b.n	8004d16 <_vfiprintf_r+0x1ea>
 8004d4c:	0800544d 	.word	0x0800544d
 8004d50:	08005453 	.word	0x08005453
 8004d54:	08005457 	.word	0x08005457
 8004d58:	00000000 	.word	0x00000000
 8004d5c:	08004b09 	.word	0x08004b09

08004d60 <_printf_common>:
 8004d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d64:	4616      	mov	r6, r2
 8004d66:	4699      	mov	r9, r3
 8004d68:	688a      	ldr	r2, [r1, #8]
 8004d6a:	690b      	ldr	r3, [r1, #16]
 8004d6c:	4607      	mov	r7, r0
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	bfb8      	it	lt
 8004d72:	4613      	movlt	r3, r2
 8004d74:	6033      	str	r3, [r6, #0]
 8004d76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d7a:	460c      	mov	r4, r1
 8004d7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d80:	b10a      	cbz	r2, 8004d86 <_printf_common+0x26>
 8004d82:	3301      	adds	r3, #1
 8004d84:	6033      	str	r3, [r6, #0]
 8004d86:	6823      	ldr	r3, [r4, #0]
 8004d88:	0699      	lsls	r1, r3, #26
 8004d8a:	bf42      	ittt	mi
 8004d8c:	6833      	ldrmi	r3, [r6, #0]
 8004d8e:	3302      	addmi	r3, #2
 8004d90:	6033      	strmi	r3, [r6, #0]
 8004d92:	6825      	ldr	r5, [r4, #0]
 8004d94:	f015 0506 	ands.w	r5, r5, #6
 8004d98:	d106      	bne.n	8004da8 <_printf_common+0x48>
 8004d9a:	f104 0a19 	add.w	sl, r4, #25
 8004d9e:	68e3      	ldr	r3, [r4, #12]
 8004da0:	6832      	ldr	r2, [r6, #0]
 8004da2:	1a9b      	subs	r3, r3, r2
 8004da4:	42ab      	cmp	r3, r5
 8004da6:	dc2b      	bgt.n	8004e00 <_printf_common+0xa0>
 8004da8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004dac:	1e13      	subs	r3, r2, #0
 8004dae:	6822      	ldr	r2, [r4, #0]
 8004db0:	bf18      	it	ne
 8004db2:	2301      	movne	r3, #1
 8004db4:	0692      	lsls	r2, r2, #26
 8004db6:	d430      	bmi.n	8004e1a <_printf_common+0xba>
 8004db8:	4649      	mov	r1, r9
 8004dba:	4638      	mov	r0, r7
 8004dbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004dc0:	47c0      	blx	r8
 8004dc2:	3001      	adds	r0, #1
 8004dc4:	d023      	beq.n	8004e0e <_printf_common+0xae>
 8004dc6:	6823      	ldr	r3, [r4, #0]
 8004dc8:	6922      	ldr	r2, [r4, #16]
 8004dca:	f003 0306 	and.w	r3, r3, #6
 8004dce:	2b04      	cmp	r3, #4
 8004dd0:	bf14      	ite	ne
 8004dd2:	2500      	movne	r5, #0
 8004dd4:	6833      	ldreq	r3, [r6, #0]
 8004dd6:	f04f 0600 	mov.w	r6, #0
 8004dda:	bf08      	it	eq
 8004ddc:	68e5      	ldreq	r5, [r4, #12]
 8004dde:	f104 041a 	add.w	r4, r4, #26
 8004de2:	bf08      	it	eq
 8004de4:	1aed      	subeq	r5, r5, r3
 8004de6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004dea:	bf08      	it	eq
 8004dec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004df0:	4293      	cmp	r3, r2
 8004df2:	bfc4      	itt	gt
 8004df4:	1a9b      	subgt	r3, r3, r2
 8004df6:	18ed      	addgt	r5, r5, r3
 8004df8:	42b5      	cmp	r5, r6
 8004dfa:	d11a      	bne.n	8004e32 <_printf_common+0xd2>
 8004dfc:	2000      	movs	r0, #0
 8004dfe:	e008      	b.n	8004e12 <_printf_common+0xb2>
 8004e00:	2301      	movs	r3, #1
 8004e02:	4652      	mov	r2, sl
 8004e04:	4649      	mov	r1, r9
 8004e06:	4638      	mov	r0, r7
 8004e08:	47c0      	blx	r8
 8004e0a:	3001      	adds	r0, #1
 8004e0c:	d103      	bne.n	8004e16 <_printf_common+0xb6>
 8004e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e16:	3501      	adds	r5, #1
 8004e18:	e7c1      	b.n	8004d9e <_printf_common+0x3e>
 8004e1a:	2030      	movs	r0, #48	; 0x30
 8004e1c:	18e1      	adds	r1, r4, r3
 8004e1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e22:	1c5a      	adds	r2, r3, #1
 8004e24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e28:	4422      	add	r2, r4
 8004e2a:	3302      	adds	r3, #2
 8004e2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e30:	e7c2      	b.n	8004db8 <_printf_common+0x58>
 8004e32:	2301      	movs	r3, #1
 8004e34:	4622      	mov	r2, r4
 8004e36:	4649      	mov	r1, r9
 8004e38:	4638      	mov	r0, r7
 8004e3a:	47c0      	blx	r8
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	d0e6      	beq.n	8004e0e <_printf_common+0xae>
 8004e40:	3601      	adds	r6, #1
 8004e42:	e7d9      	b.n	8004df8 <_printf_common+0x98>

08004e44 <_printf_i>:
 8004e44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e48:	7e0f      	ldrb	r7, [r1, #24]
 8004e4a:	4691      	mov	r9, r2
 8004e4c:	2f78      	cmp	r7, #120	; 0x78
 8004e4e:	4680      	mov	r8, r0
 8004e50:	460c      	mov	r4, r1
 8004e52:	469a      	mov	sl, r3
 8004e54:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004e56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004e5a:	d807      	bhi.n	8004e6c <_printf_i+0x28>
 8004e5c:	2f62      	cmp	r7, #98	; 0x62
 8004e5e:	d80a      	bhi.n	8004e76 <_printf_i+0x32>
 8004e60:	2f00      	cmp	r7, #0
 8004e62:	f000 80d5 	beq.w	8005010 <_printf_i+0x1cc>
 8004e66:	2f58      	cmp	r7, #88	; 0x58
 8004e68:	f000 80c1 	beq.w	8004fee <_printf_i+0x1aa>
 8004e6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e74:	e03a      	b.n	8004eec <_printf_i+0xa8>
 8004e76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e7a:	2b15      	cmp	r3, #21
 8004e7c:	d8f6      	bhi.n	8004e6c <_printf_i+0x28>
 8004e7e:	a101      	add	r1, pc, #4	; (adr r1, 8004e84 <_printf_i+0x40>)
 8004e80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e84:	08004edd 	.word	0x08004edd
 8004e88:	08004ef1 	.word	0x08004ef1
 8004e8c:	08004e6d 	.word	0x08004e6d
 8004e90:	08004e6d 	.word	0x08004e6d
 8004e94:	08004e6d 	.word	0x08004e6d
 8004e98:	08004e6d 	.word	0x08004e6d
 8004e9c:	08004ef1 	.word	0x08004ef1
 8004ea0:	08004e6d 	.word	0x08004e6d
 8004ea4:	08004e6d 	.word	0x08004e6d
 8004ea8:	08004e6d 	.word	0x08004e6d
 8004eac:	08004e6d 	.word	0x08004e6d
 8004eb0:	08004ff7 	.word	0x08004ff7
 8004eb4:	08004f1d 	.word	0x08004f1d
 8004eb8:	08004fb1 	.word	0x08004fb1
 8004ebc:	08004e6d 	.word	0x08004e6d
 8004ec0:	08004e6d 	.word	0x08004e6d
 8004ec4:	08005019 	.word	0x08005019
 8004ec8:	08004e6d 	.word	0x08004e6d
 8004ecc:	08004f1d 	.word	0x08004f1d
 8004ed0:	08004e6d 	.word	0x08004e6d
 8004ed4:	08004e6d 	.word	0x08004e6d
 8004ed8:	08004fb9 	.word	0x08004fb9
 8004edc:	682b      	ldr	r3, [r5, #0]
 8004ede:	1d1a      	adds	r2, r3, #4
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	602a      	str	r2, [r5, #0]
 8004ee4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ee8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004eec:	2301      	movs	r3, #1
 8004eee:	e0a0      	b.n	8005032 <_printf_i+0x1ee>
 8004ef0:	6820      	ldr	r0, [r4, #0]
 8004ef2:	682b      	ldr	r3, [r5, #0]
 8004ef4:	0607      	lsls	r7, r0, #24
 8004ef6:	f103 0104 	add.w	r1, r3, #4
 8004efa:	6029      	str	r1, [r5, #0]
 8004efc:	d501      	bpl.n	8004f02 <_printf_i+0xbe>
 8004efe:	681e      	ldr	r6, [r3, #0]
 8004f00:	e003      	b.n	8004f0a <_printf_i+0xc6>
 8004f02:	0646      	lsls	r6, r0, #25
 8004f04:	d5fb      	bpl.n	8004efe <_printf_i+0xba>
 8004f06:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004f0a:	2e00      	cmp	r6, #0
 8004f0c:	da03      	bge.n	8004f16 <_printf_i+0xd2>
 8004f0e:	232d      	movs	r3, #45	; 0x2d
 8004f10:	4276      	negs	r6, r6
 8004f12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f16:	230a      	movs	r3, #10
 8004f18:	4859      	ldr	r0, [pc, #356]	; (8005080 <_printf_i+0x23c>)
 8004f1a:	e012      	b.n	8004f42 <_printf_i+0xfe>
 8004f1c:	682b      	ldr	r3, [r5, #0]
 8004f1e:	6820      	ldr	r0, [r4, #0]
 8004f20:	1d19      	adds	r1, r3, #4
 8004f22:	6029      	str	r1, [r5, #0]
 8004f24:	0605      	lsls	r5, r0, #24
 8004f26:	d501      	bpl.n	8004f2c <_printf_i+0xe8>
 8004f28:	681e      	ldr	r6, [r3, #0]
 8004f2a:	e002      	b.n	8004f32 <_printf_i+0xee>
 8004f2c:	0641      	lsls	r1, r0, #25
 8004f2e:	d5fb      	bpl.n	8004f28 <_printf_i+0xe4>
 8004f30:	881e      	ldrh	r6, [r3, #0]
 8004f32:	2f6f      	cmp	r7, #111	; 0x6f
 8004f34:	bf0c      	ite	eq
 8004f36:	2308      	moveq	r3, #8
 8004f38:	230a      	movne	r3, #10
 8004f3a:	4851      	ldr	r0, [pc, #324]	; (8005080 <_printf_i+0x23c>)
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f42:	6865      	ldr	r5, [r4, #4]
 8004f44:	2d00      	cmp	r5, #0
 8004f46:	bfa8      	it	ge
 8004f48:	6821      	ldrge	r1, [r4, #0]
 8004f4a:	60a5      	str	r5, [r4, #8]
 8004f4c:	bfa4      	itt	ge
 8004f4e:	f021 0104 	bicge.w	r1, r1, #4
 8004f52:	6021      	strge	r1, [r4, #0]
 8004f54:	b90e      	cbnz	r6, 8004f5a <_printf_i+0x116>
 8004f56:	2d00      	cmp	r5, #0
 8004f58:	d04b      	beq.n	8004ff2 <_printf_i+0x1ae>
 8004f5a:	4615      	mov	r5, r2
 8004f5c:	fbb6 f1f3 	udiv	r1, r6, r3
 8004f60:	fb03 6711 	mls	r7, r3, r1, r6
 8004f64:	5dc7      	ldrb	r7, [r0, r7]
 8004f66:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004f6a:	4637      	mov	r7, r6
 8004f6c:	42bb      	cmp	r3, r7
 8004f6e:	460e      	mov	r6, r1
 8004f70:	d9f4      	bls.n	8004f5c <_printf_i+0x118>
 8004f72:	2b08      	cmp	r3, #8
 8004f74:	d10b      	bne.n	8004f8e <_printf_i+0x14a>
 8004f76:	6823      	ldr	r3, [r4, #0]
 8004f78:	07de      	lsls	r6, r3, #31
 8004f7a:	d508      	bpl.n	8004f8e <_printf_i+0x14a>
 8004f7c:	6923      	ldr	r3, [r4, #16]
 8004f7e:	6861      	ldr	r1, [r4, #4]
 8004f80:	4299      	cmp	r1, r3
 8004f82:	bfde      	ittt	le
 8004f84:	2330      	movle	r3, #48	; 0x30
 8004f86:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f8a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f8e:	1b52      	subs	r2, r2, r5
 8004f90:	6122      	str	r2, [r4, #16]
 8004f92:	464b      	mov	r3, r9
 8004f94:	4621      	mov	r1, r4
 8004f96:	4640      	mov	r0, r8
 8004f98:	f8cd a000 	str.w	sl, [sp]
 8004f9c:	aa03      	add	r2, sp, #12
 8004f9e:	f7ff fedf 	bl	8004d60 <_printf_common>
 8004fa2:	3001      	adds	r0, #1
 8004fa4:	d14a      	bne.n	800503c <_printf_i+0x1f8>
 8004fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8004faa:	b004      	add	sp, #16
 8004fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fb0:	6823      	ldr	r3, [r4, #0]
 8004fb2:	f043 0320 	orr.w	r3, r3, #32
 8004fb6:	6023      	str	r3, [r4, #0]
 8004fb8:	2778      	movs	r7, #120	; 0x78
 8004fba:	4832      	ldr	r0, [pc, #200]	; (8005084 <_printf_i+0x240>)
 8004fbc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004fc0:	6823      	ldr	r3, [r4, #0]
 8004fc2:	6829      	ldr	r1, [r5, #0]
 8004fc4:	061f      	lsls	r7, r3, #24
 8004fc6:	f851 6b04 	ldr.w	r6, [r1], #4
 8004fca:	d402      	bmi.n	8004fd2 <_printf_i+0x18e>
 8004fcc:	065f      	lsls	r7, r3, #25
 8004fce:	bf48      	it	mi
 8004fd0:	b2b6      	uxthmi	r6, r6
 8004fd2:	07df      	lsls	r7, r3, #31
 8004fd4:	bf48      	it	mi
 8004fd6:	f043 0320 	orrmi.w	r3, r3, #32
 8004fda:	6029      	str	r1, [r5, #0]
 8004fdc:	bf48      	it	mi
 8004fde:	6023      	strmi	r3, [r4, #0]
 8004fe0:	b91e      	cbnz	r6, 8004fea <_printf_i+0x1a6>
 8004fe2:	6823      	ldr	r3, [r4, #0]
 8004fe4:	f023 0320 	bic.w	r3, r3, #32
 8004fe8:	6023      	str	r3, [r4, #0]
 8004fea:	2310      	movs	r3, #16
 8004fec:	e7a6      	b.n	8004f3c <_printf_i+0xf8>
 8004fee:	4824      	ldr	r0, [pc, #144]	; (8005080 <_printf_i+0x23c>)
 8004ff0:	e7e4      	b.n	8004fbc <_printf_i+0x178>
 8004ff2:	4615      	mov	r5, r2
 8004ff4:	e7bd      	b.n	8004f72 <_printf_i+0x12e>
 8004ff6:	682b      	ldr	r3, [r5, #0]
 8004ff8:	6826      	ldr	r6, [r4, #0]
 8004ffa:	1d18      	adds	r0, r3, #4
 8004ffc:	6961      	ldr	r1, [r4, #20]
 8004ffe:	6028      	str	r0, [r5, #0]
 8005000:	0635      	lsls	r5, r6, #24
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	d501      	bpl.n	800500a <_printf_i+0x1c6>
 8005006:	6019      	str	r1, [r3, #0]
 8005008:	e002      	b.n	8005010 <_printf_i+0x1cc>
 800500a:	0670      	lsls	r0, r6, #25
 800500c:	d5fb      	bpl.n	8005006 <_printf_i+0x1c2>
 800500e:	8019      	strh	r1, [r3, #0]
 8005010:	2300      	movs	r3, #0
 8005012:	4615      	mov	r5, r2
 8005014:	6123      	str	r3, [r4, #16]
 8005016:	e7bc      	b.n	8004f92 <_printf_i+0x14e>
 8005018:	682b      	ldr	r3, [r5, #0]
 800501a:	2100      	movs	r1, #0
 800501c:	1d1a      	adds	r2, r3, #4
 800501e:	602a      	str	r2, [r5, #0]
 8005020:	681d      	ldr	r5, [r3, #0]
 8005022:	6862      	ldr	r2, [r4, #4]
 8005024:	4628      	mov	r0, r5
 8005026:	f000 f909 	bl	800523c <memchr>
 800502a:	b108      	cbz	r0, 8005030 <_printf_i+0x1ec>
 800502c:	1b40      	subs	r0, r0, r5
 800502e:	6060      	str	r0, [r4, #4]
 8005030:	6863      	ldr	r3, [r4, #4]
 8005032:	6123      	str	r3, [r4, #16]
 8005034:	2300      	movs	r3, #0
 8005036:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800503a:	e7aa      	b.n	8004f92 <_printf_i+0x14e>
 800503c:	462a      	mov	r2, r5
 800503e:	4649      	mov	r1, r9
 8005040:	4640      	mov	r0, r8
 8005042:	6923      	ldr	r3, [r4, #16]
 8005044:	47d0      	blx	sl
 8005046:	3001      	adds	r0, #1
 8005048:	d0ad      	beq.n	8004fa6 <_printf_i+0x162>
 800504a:	6823      	ldr	r3, [r4, #0]
 800504c:	079b      	lsls	r3, r3, #30
 800504e:	d413      	bmi.n	8005078 <_printf_i+0x234>
 8005050:	68e0      	ldr	r0, [r4, #12]
 8005052:	9b03      	ldr	r3, [sp, #12]
 8005054:	4298      	cmp	r0, r3
 8005056:	bfb8      	it	lt
 8005058:	4618      	movlt	r0, r3
 800505a:	e7a6      	b.n	8004faa <_printf_i+0x166>
 800505c:	2301      	movs	r3, #1
 800505e:	4632      	mov	r2, r6
 8005060:	4649      	mov	r1, r9
 8005062:	4640      	mov	r0, r8
 8005064:	47d0      	blx	sl
 8005066:	3001      	adds	r0, #1
 8005068:	d09d      	beq.n	8004fa6 <_printf_i+0x162>
 800506a:	3501      	adds	r5, #1
 800506c:	68e3      	ldr	r3, [r4, #12]
 800506e:	9903      	ldr	r1, [sp, #12]
 8005070:	1a5b      	subs	r3, r3, r1
 8005072:	42ab      	cmp	r3, r5
 8005074:	dcf2      	bgt.n	800505c <_printf_i+0x218>
 8005076:	e7eb      	b.n	8005050 <_printf_i+0x20c>
 8005078:	2500      	movs	r5, #0
 800507a:	f104 0619 	add.w	r6, r4, #25
 800507e:	e7f5      	b.n	800506c <_printf_i+0x228>
 8005080:	0800545e 	.word	0x0800545e
 8005084:	0800546f 	.word	0x0800546f

08005088 <__swbuf_r>:
 8005088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800508a:	460e      	mov	r6, r1
 800508c:	4614      	mov	r4, r2
 800508e:	4605      	mov	r5, r0
 8005090:	b118      	cbz	r0, 800509a <__swbuf_r+0x12>
 8005092:	6a03      	ldr	r3, [r0, #32]
 8005094:	b90b      	cbnz	r3, 800509a <__swbuf_r+0x12>
 8005096:	f7ff fa3f 	bl	8004518 <__sinit>
 800509a:	69a3      	ldr	r3, [r4, #24]
 800509c:	60a3      	str	r3, [r4, #8]
 800509e:	89a3      	ldrh	r3, [r4, #12]
 80050a0:	071a      	lsls	r2, r3, #28
 80050a2:	d525      	bpl.n	80050f0 <__swbuf_r+0x68>
 80050a4:	6923      	ldr	r3, [r4, #16]
 80050a6:	b31b      	cbz	r3, 80050f0 <__swbuf_r+0x68>
 80050a8:	6823      	ldr	r3, [r4, #0]
 80050aa:	6922      	ldr	r2, [r4, #16]
 80050ac:	b2f6      	uxtb	r6, r6
 80050ae:	1a98      	subs	r0, r3, r2
 80050b0:	6963      	ldr	r3, [r4, #20]
 80050b2:	4637      	mov	r7, r6
 80050b4:	4283      	cmp	r3, r0
 80050b6:	dc04      	bgt.n	80050c2 <__swbuf_r+0x3a>
 80050b8:	4621      	mov	r1, r4
 80050ba:	4628      	mov	r0, r5
 80050bc:	f7ff fcbe 	bl	8004a3c <_fflush_r>
 80050c0:	b9e0      	cbnz	r0, 80050fc <__swbuf_r+0x74>
 80050c2:	68a3      	ldr	r3, [r4, #8]
 80050c4:	3b01      	subs	r3, #1
 80050c6:	60a3      	str	r3, [r4, #8]
 80050c8:	6823      	ldr	r3, [r4, #0]
 80050ca:	1c5a      	adds	r2, r3, #1
 80050cc:	6022      	str	r2, [r4, #0]
 80050ce:	701e      	strb	r6, [r3, #0]
 80050d0:	6962      	ldr	r2, [r4, #20]
 80050d2:	1c43      	adds	r3, r0, #1
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d004      	beq.n	80050e2 <__swbuf_r+0x5a>
 80050d8:	89a3      	ldrh	r3, [r4, #12]
 80050da:	07db      	lsls	r3, r3, #31
 80050dc:	d506      	bpl.n	80050ec <__swbuf_r+0x64>
 80050de:	2e0a      	cmp	r6, #10
 80050e0:	d104      	bne.n	80050ec <__swbuf_r+0x64>
 80050e2:	4621      	mov	r1, r4
 80050e4:	4628      	mov	r0, r5
 80050e6:	f7ff fca9 	bl	8004a3c <_fflush_r>
 80050ea:	b938      	cbnz	r0, 80050fc <__swbuf_r+0x74>
 80050ec:	4638      	mov	r0, r7
 80050ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050f0:	4621      	mov	r1, r4
 80050f2:	4628      	mov	r0, r5
 80050f4:	f000 f806 	bl	8005104 <__swsetup_r>
 80050f8:	2800      	cmp	r0, #0
 80050fa:	d0d5      	beq.n	80050a8 <__swbuf_r+0x20>
 80050fc:	f04f 37ff 	mov.w	r7, #4294967295
 8005100:	e7f4      	b.n	80050ec <__swbuf_r+0x64>
	...

08005104 <__swsetup_r>:
 8005104:	b538      	push	{r3, r4, r5, lr}
 8005106:	4b2a      	ldr	r3, [pc, #168]	; (80051b0 <__swsetup_r+0xac>)
 8005108:	4605      	mov	r5, r0
 800510a:	6818      	ldr	r0, [r3, #0]
 800510c:	460c      	mov	r4, r1
 800510e:	b118      	cbz	r0, 8005118 <__swsetup_r+0x14>
 8005110:	6a03      	ldr	r3, [r0, #32]
 8005112:	b90b      	cbnz	r3, 8005118 <__swsetup_r+0x14>
 8005114:	f7ff fa00 	bl	8004518 <__sinit>
 8005118:	89a3      	ldrh	r3, [r4, #12]
 800511a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800511e:	0718      	lsls	r0, r3, #28
 8005120:	d422      	bmi.n	8005168 <__swsetup_r+0x64>
 8005122:	06d9      	lsls	r1, r3, #27
 8005124:	d407      	bmi.n	8005136 <__swsetup_r+0x32>
 8005126:	2309      	movs	r3, #9
 8005128:	602b      	str	r3, [r5, #0]
 800512a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800512e:	f04f 30ff 	mov.w	r0, #4294967295
 8005132:	81a3      	strh	r3, [r4, #12]
 8005134:	e034      	b.n	80051a0 <__swsetup_r+0x9c>
 8005136:	0758      	lsls	r0, r3, #29
 8005138:	d512      	bpl.n	8005160 <__swsetup_r+0x5c>
 800513a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800513c:	b141      	cbz	r1, 8005150 <__swsetup_r+0x4c>
 800513e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005142:	4299      	cmp	r1, r3
 8005144:	d002      	beq.n	800514c <__swsetup_r+0x48>
 8005146:	4628      	mov	r0, r5
 8005148:	f7ff fafa 	bl	8004740 <_free_r>
 800514c:	2300      	movs	r3, #0
 800514e:	6363      	str	r3, [r4, #52]	; 0x34
 8005150:	89a3      	ldrh	r3, [r4, #12]
 8005152:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005156:	81a3      	strh	r3, [r4, #12]
 8005158:	2300      	movs	r3, #0
 800515a:	6063      	str	r3, [r4, #4]
 800515c:	6923      	ldr	r3, [r4, #16]
 800515e:	6023      	str	r3, [r4, #0]
 8005160:	89a3      	ldrh	r3, [r4, #12]
 8005162:	f043 0308 	orr.w	r3, r3, #8
 8005166:	81a3      	strh	r3, [r4, #12]
 8005168:	6923      	ldr	r3, [r4, #16]
 800516a:	b94b      	cbnz	r3, 8005180 <__swsetup_r+0x7c>
 800516c:	89a3      	ldrh	r3, [r4, #12]
 800516e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005172:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005176:	d003      	beq.n	8005180 <__swsetup_r+0x7c>
 8005178:	4621      	mov	r1, r4
 800517a:	4628      	mov	r0, r5
 800517c:	f000 f891 	bl	80052a2 <__smakebuf_r>
 8005180:	89a0      	ldrh	r0, [r4, #12]
 8005182:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005186:	f010 0301 	ands.w	r3, r0, #1
 800518a:	d00a      	beq.n	80051a2 <__swsetup_r+0x9e>
 800518c:	2300      	movs	r3, #0
 800518e:	60a3      	str	r3, [r4, #8]
 8005190:	6963      	ldr	r3, [r4, #20]
 8005192:	425b      	negs	r3, r3
 8005194:	61a3      	str	r3, [r4, #24]
 8005196:	6923      	ldr	r3, [r4, #16]
 8005198:	b943      	cbnz	r3, 80051ac <__swsetup_r+0xa8>
 800519a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800519e:	d1c4      	bne.n	800512a <__swsetup_r+0x26>
 80051a0:	bd38      	pop	{r3, r4, r5, pc}
 80051a2:	0781      	lsls	r1, r0, #30
 80051a4:	bf58      	it	pl
 80051a6:	6963      	ldrpl	r3, [r4, #20]
 80051a8:	60a3      	str	r3, [r4, #8]
 80051aa:	e7f4      	b.n	8005196 <__swsetup_r+0x92>
 80051ac:	2000      	movs	r0, #0
 80051ae:	e7f7      	b.n	80051a0 <__swsetup_r+0x9c>
 80051b0:	20000094 	.word	0x20000094

080051b4 <_raise_r>:
 80051b4:	291f      	cmp	r1, #31
 80051b6:	b538      	push	{r3, r4, r5, lr}
 80051b8:	4604      	mov	r4, r0
 80051ba:	460d      	mov	r5, r1
 80051bc:	d904      	bls.n	80051c8 <_raise_r+0x14>
 80051be:	2316      	movs	r3, #22
 80051c0:	6003      	str	r3, [r0, #0]
 80051c2:	f04f 30ff 	mov.w	r0, #4294967295
 80051c6:	bd38      	pop	{r3, r4, r5, pc}
 80051c8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80051ca:	b112      	cbz	r2, 80051d2 <_raise_r+0x1e>
 80051cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80051d0:	b94b      	cbnz	r3, 80051e6 <_raise_r+0x32>
 80051d2:	4620      	mov	r0, r4
 80051d4:	f000 f830 	bl	8005238 <_getpid_r>
 80051d8:	462a      	mov	r2, r5
 80051da:	4601      	mov	r1, r0
 80051dc:	4620      	mov	r0, r4
 80051de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051e2:	f000 b817 	b.w	8005214 <_kill_r>
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d00a      	beq.n	8005200 <_raise_r+0x4c>
 80051ea:	1c59      	adds	r1, r3, #1
 80051ec:	d103      	bne.n	80051f6 <_raise_r+0x42>
 80051ee:	2316      	movs	r3, #22
 80051f0:	6003      	str	r3, [r0, #0]
 80051f2:	2001      	movs	r0, #1
 80051f4:	e7e7      	b.n	80051c6 <_raise_r+0x12>
 80051f6:	2400      	movs	r4, #0
 80051f8:	4628      	mov	r0, r5
 80051fa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80051fe:	4798      	blx	r3
 8005200:	2000      	movs	r0, #0
 8005202:	e7e0      	b.n	80051c6 <_raise_r+0x12>

08005204 <raise>:
 8005204:	4b02      	ldr	r3, [pc, #8]	; (8005210 <raise+0xc>)
 8005206:	4601      	mov	r1, r0
 8005208:	6818      	ldr	r0, [r3, #0]
 800520a:	f7ff bfd3 	b.w	80051b4 <_raise_r>
 800520e:	bf00      	nop
 8005210:	20000094 	.word	0x20000094

08005214 <_kill_r>:
 8005214:	b538      	push	{r3, r4, r5, lr}
 8005216:	2300      	movs	r3, #0
 8005218:	4d06      	ldr	r5, [pc, #24]	; (8005234 <_kill_r+0x20>)
 800521a:	4604      	mov	r4, r0
 800521c:	4608      	mov	r0, r1
 800521e:	4611      	mov	r1, r2
 8005220:	602b      	str	r3, [r5, #0]
 8005222:	f7fc f868 	bl	80012f6 <_kill>
 8005226:	1c43      	adds	r3, r0, #1
 8005228:	d102      	bne.n	8005230 <_kill_r+0x1c>
 800522a:	682b      	ldr	r3, [r5, #0]
 800522c:	b103      	cbz	r3, 8005230 <_kill_r+0x1c>
 800522e:	6023      	str	r3, [r4, #0]
 8005230:	bd38      	pop	{r3, r4, r5, pc}
 8005232:	bf00      	nop
 8005234:	20000348 	.word	0x20000348

08005238 <_getpid_r>:
 8005238:	f7fc b856 	b.w	80012e8 <_getpid>

0800523c <memchr>:
 800523c:	4603      	mov	r3, r0
 800523e:	b510      	push	{r4, lr}
 8005240:	b2c9      	uxtb	r1, r1
 8005242:	4402      	add	r2, r0
 8005244:	4293      	cmp	r3, r2
 8005246:	4618      	mov	r0, r3
 8005248:	d101      	bne.n	800524e <memchr+0x12>
 800524a:	2000      	movs	r0, #0
 800524c:	e003      	b.n	8005256 <memchr+0x1a>
 800524e:	7804      	ldrb	r4, [r0, #0]
 8005250:	3301      	adds	r3, #1
 8005252:	428c      	cmp	r4, r1
 8005254:	d1f6      	bne.n	8005244 <memchr+0x8>
 8005256:	bd10      	pop	{r4, pc}

08005258 <__swhatbuf_r>:
 8005258:	b570      	push	{r4, r5, r6, lr}
 800525a:	460c      	mov	r4, r1
 800525c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005260:	4615      	mov	r5, r2
 8005262:	2900      	cmp	r1, #0
 8005264:	461e      	mov	r6, r3
 8005266:	b096      	sub	sp, #88	; 0x58
 8005268:	da0c      	bge.n	8005284 <__swhatbuf_r+0x2c>
 800526a:	89a3      	ldrh	r3, [r4, #12]
 800526c:	2100      	movs	r1, #0
 800526e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005272:	bf0c      	ite	eq
 8005274:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005278:	2340      	movne	r3, #64	; 0x40
 800527a:	2000      	movs	r0, #0
 800527c:	6031      	str	r1, [r6, #0]
 800527e:	602b      	str	r3, [r5, #0]
 8005280:	b016      	add	sp, #88	; 0x58
 8005282:	bd70      	pop	{r4, r5, r6, pc}
 8005284:	466a      	mov	r2, sp
 8005286:	f000 f849 	bl	800531c <_fstat_r>
 800528a:	2800      	cmp	r0, #0
 800528c:	dbed      	blt.n	800526a <__swhatbuf_r+0x12>
 800528e:	9901      	ldr	r1, [sp, #4]
 8005290:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005294:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005298:	4259      	negs	r1, r3
 800529a:	4159      	adcs	r1, r3
 800529c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052a0:	e7eb      	b.n	800527a <__swhatbuf_r+0x22>

080052a2 <__smakebuf_r>:
 80052a2:	898b      	ldrh	r3, [r1, #12]
 80052a4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80052a6:	079d      	lsls	r5, r3, #30
 80052a8:	4606      	mov	r6, r0
 80052aa:	460c      	mov	r4, r1
 80052ac:	d507      	bpl.n	80052be <__smakebuf_r+0x1c>
 80052ae:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80052b2:	6023      	str	r3, [r4, #0]
 80052b4:	6123      	str	r3, [r4, #16]
 80052b6:	2301      	movs	r3, #1
 80052b8:	6163      	str	r3, [r4, #20]
 80052ba:	b002      	add	sp, #8
 80052bc:	bd70      	pop	{r4, r5, r6, pc}
 80052be:	466a      	mov	r2, sp
 80052c0:	ab01      	add	r3, sp, #4
 80052c2:	f7ff ffc9 	bl	8005258 <__swhatbuf_r>
 80052c6:	9900      	ldr	r1, [sp, #0]
 80052c8:	4605      	mov	r5, r0
 80052ca:	4630      	mov	r0, r6
 80052cc:	f7ff faa8 	bl	8004820 <_malloc_r>
 80052d0:	b948      	cbnz	r0, 80052e6 <__smakebuf_r+0x44>
 80052d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052d6:	059a      	lsls	r2, r3, #22
 80052d8:	d4ef      	bmi.n	80052ba <__smakebuf_r+0x18>
 80052da:	f023 0303 	bic.w	r3, r3, #3
 80052de:	f043 0302 	orr.w	r3, r3, #2
 80052e2:	81a3      	strh	r3, [r4, #12]
 80052e4:	e7e3      	b.n	80052ae <__smakebuf_r+0xc>
 80052e6:	89a3      	ldrh	r3, [r4, #12]
 80052e8:	6020      	str	r0, [r4, #0]
 80052ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052ee:	81a3      	strh	r3, [r4, #12]
 80052f0:	9b00      	ldr	r3, [sp, #0]
 80052f2:	6120      	str	r0, [r4, #16]
 80052f4:	6163      	str	r3, [r4, #20]
 80052f6:	9b01      	ldr	r3, [sp, #4]
 80052f8:	b15b      	cbz	r3, 8005312 <__smakebuf_r+0x70>
 80052fa:	4630      	mov	r0, r6
 80052fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005300:	f000 f81e 	bl	8005340 <_isatty_r>
 8005304:	b128      	cbz	r0, 8005312 <__smakebuf_r+0x70>
 8005306:	89a3      	ldrh	r3, [r4, #12]
 8005308:	f023 0303 	bic.w	r3, r3, #3
 800530c:	f043 0301 	orr.w	r3, r3, #1
 8005310:	81a3      	strh	r3, [r4, #12]
 8005312:	89a3      	ldrh	r3, [r4, #12]
 8005314:	431d      	orrs	r5, r3
 8005316:	81a5      	strh	r5, [r4, #12]
 8005318:	e7cf      	b.n	80052ba <__smakebuf_r+0x18>
	...

0800531c <_fstat_r>:
 800531c:	b538      	push	{r3, r4, r5, lr}
 800531e:	2300      	movs	r3, #0
 8005320:	4d06      	ldr	r5, [pc, #24]	; (800533c <_fstat_r+0x20>)
 8005322:	4604      	mov	r4, r0
 8005324:	4608      	mov	r0, r1
 8005326:	4611      	mov	r1, r2
 8005328:	602b      	str	r3, [r5, #0]
 800532a:	f7fc f842 	bl	80013b2 <_fstat>
 800532e:	1c43      	adds	r3, r0, #1
 8005330:	d102      	bne.n	8005338 <_fstat_r+0x1c>
 8005332:	682b      	ldr	r3, [r5, #0]
 8005334:	b103      	cbz	r3, 8005338 <_fstat_r+0x1c>
 8005336:	6023      	str	r3, [r4, #0]
 8005338:	bd38      	pop	{r3, r4, r5, pc}
 800533a:	bf00      	nop
 800533c:	20000348 	.word	0x20000348

08005340 <_isatty_r>:
 8005340:	b538      	push	{r3, r4, r5, lr}
 8005342:	2300      	movs	r3, #0
 8005344:	4d05      	ldr	r5, [pc, #20]	; (800535c <_isatty_r+0x1c>)
 8005346:	4604      	mov	r4, r0
 8005348:	4608      	mov	r0, r1
 800534a:	602b      	str	r3, [r5, #0]
 800534c:	f7fc f840 	bl	80013d0 <_isatty>
 8005350:	1c43      	adds	r3, r0, #1
 8005352:	d102      	bne.n	800535a <_isatty_r+0x1a>
 8005354:	682b      	ldr	r3, [r5, #0]
 8005356:	b103      	cbz	r3, 800535a <_isatty_r+0x1a>
 8005358:	6023      	str	r3, [r4, #0]
 800535a:	bd38      	pop	{r3, r4, r5, pc}
 800535c:	20000348 	.word	0x20000348

08005360 <_init>:
 8005360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005362:	bf00      	nop
 8005364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005366:	bc08      	pop	{r3}
 8005368:	469e      	mov	lr, r3
 800536a:	4770      	bx	lr

0800536c <_fini>:
 800536c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536e:	bf00      	nop
 8005370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005372:	bc08      	pop	{r3}
 8005374:	469e      	mov	lr, r3
 8005376:	4770      	bx	lr
