Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 22 16:17:01 2023
| Host         : CTRL-ALT-DEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.723        0.000                      0                  316        0.192        0.000                      0                  316        3.000        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_pix_VGA_Clock   {0.000 19.841}     39.683          25.200          
  clkfbout_VGA_Clock  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_pix_VGA_Clock        33.723        0.000                      0                  316        0.192        0.000                      0                  316       19.341        0.000                       0                   163  
  clkfbout_VGA_Clock                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_VGA_Clock
  To Clock:  clk_pix_VGA_Clock

Setup :            0  Failing Endpoints,  Worst Slack       33.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.723ns  (required time - arrival time)
  Source:                 m1/deb_right/ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 2.113ns (36.141%)  route 3.734ns (63.859%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.615    -0.897    m1/deb_right/CLK
    SLICE_X6Y25          FDRE                                         r  m1/deb_right/ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  m1/deb_right/ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.959     0.581    m1/deb_right/ctr_q[6]
    SLICE_X4Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.733 f  m1/deb_right/ctr_q[19]_i_4/O
                         net (fo=1, routed)           0.441     1.174    m1/deb_right/ctr_q[19]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.326     1.500 r  m1/deb_right/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.547     3.047    m1/deb_right/ctr_q[19]_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.171 r  m1/deb_right/DenialX[9]_i_6/O
                         net (fo=3, routed)           0.786     3.957    m1/deb_right/DI[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.081 r  m1/deb_right/DenialX[4]_i_5/O
                         net (fo=1, routed)           0.000     4.081    m1/deb_right/DenialX[4]_i_5_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.613 r  m1/deb_right/DenialX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1/deb_right/DenialX_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  m1/deb_right/DenialX_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.727    m1/deb_right/DenialX_reg[8]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.950 r  m1/deb_right/DenialX_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     4.950    m1/deb_right_n_1
    SLICE_X4Y30          FDRE                                         r  m1/DenialX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y30          FDRE                                         r  m1/DenialX_reg[9]/C
                         clock pessimism              0.577    38.770    
                         clock uncertainty           -0.159    38.611    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.062    38.673    m1/DenialX_reg[9]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                          -4.950    
  -------------------------------------------------------------------
                         slack                                 33.723    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 m1/deb_right/ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 2.110ns (36.108%)  route 3.734ns (63.892%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.615    -0.897    m1/deb_right/CLK
    SLICE_X6Y25          FDRE                                         r  m1/deb_right/ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  m1/deb_right/ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.959     0.581    m1/deb_right/ctr_q[6]
    SLICE_X4Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.733 f  m1/deb_right/ctr_q[19]_i_4/O
                         net (fo=1, routed)           0.441     1.174    m1/deb_right/ctr_q[19]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.326     1.500 r  m1/deb_right/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.547     3.047    m1/deb_right/ctr_q[19]_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.171 r  m1/deb_right/DenialX[9]_i_6/O
                         net (fo=3, routed)           0.786     3.957    m1/deb_right/DI[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.081 r  m1/deb_right/DenialX[4]_i_5/O
                         net (fo=1, routed)           0.000     4.081    m1/deb_right/DenialX[4]_i_5_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.613 r  m1/deb_right/DenialX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1/deb_right/DenialX_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.947 r  m1/deb_right/DenialX_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.947    m1/deb_right_n_4
    SLICE_X4Y29          FDRE                                         r  m1/DenialX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y29          FDRE                                         r  m1/DenialX_reg[6]/C
                         clock pessimism              0.577    38.770    
                         clock uncertainty           -0.159    38.611    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.062    38.673    m1/DenialX_reg[6]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                 33.726    

Slack (MET) :             33.747ns  (required time - arrival time)
  Source:                 m1/deb_right/ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 2.089ns (35.877%)  route 3.734ns (64.123%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.615    -0.897    m1/deb_right/CLK
    SLICE_X6Y25          FDRE                                         r  m1/deb_right/ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  m1/deb_right/ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.959     0.581    m1/deb_right/ctr_q[6]
    SLICE_X4Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.733 f  m1/deb_right/ctr_q[19]_i_4/O
                         net (fo=1, routed)           0.441     1.174    m1/deb_right/ctr_q[19]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.326     1.500 r  m1/deb_right/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.547     3.047    m1/deb_right/ctr_q[19]_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.171 r  m1/deb_right/DenialX[9]_i_6/O
                         net (fo=3, routed)           0.786     3.957    m1/deb_right/DI[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.081 r  m1/deb_right/DenialX[4]_i_5/O
                         net (fo=1, routed)           0.000     4.081    m1/deb_right/DenialX[4]_i_5_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.613 r  m1/deb_right/DenialX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1/deb_right/DenialX_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.926 r  m1/deb_right/DenialX_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.926    m1/deb_right_n_2
    SLICE_X4Y29          FDRE                                         r  m1/DenialX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y29          FDRE                                         r  m1/DenialX_reg[8]/C
                         clock pessimism              0.577    38.770    
                         clock uncertainty           -0.159    38.611    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.062    38.673    m1/DenialX_reg[8]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 33.747    

Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 m1/deb_right/ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 2.015ns (35.052%)  route 3.734ns (64.948%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.615    -0.897    m1/deb_right/CLK
    SLICE_X6Y25          FDRE                                         r  m1/deb_right/ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  m1/deb_right/ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.959     0.581    m1/deb_right/ctr_q[6]
    SLICE_X4Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.733 f  m1/deb_right/ctr_q[19]_i_4/O
                         net (fo=1, routed)           0.441     1.174    m1/deb_right/ctr_q[19]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.326     1.500 r  m1/deb_right/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.547     3.047    m1/deb_right/ctr_q[19]_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.171 r  m1/deb_right/DenialX[9]_i_6/O
                         net (fo=3, routed)           0.786     3.957    m1/deb_right/DI[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.081 r  m1/deb_right/DenialX[4]_i_5/O
                         net (fo=1, routed)           0.000     4.081    m1/deb_right/DenialX[4]_i_5_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.613 r  m1/deb_right/DenialX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1/deb_right/DenialX_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.852 r  m1/deb_right/DenialX_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.852    m1/deb_right_n_3
    SLICE_X4Y29          FDRE                                         r  m1/DenialX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y29          FDRE                                         r  m1/DenialX_reg[7]/C
                         clock pessimism              0.577    38.770    
                         clock uncertainty           -0.159    38.611    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.062    38.673    m1/DenialX_reg[7]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.837ns  (required time - arrival time)
  Source:                 m1/deb_right/ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.999ns (34.871%)  route 3.734ns (65.129%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.615    -0.897    m1/deb_right/CLK
    SLICE_X6Y25          FDRE                                         r  m1/deb_right/ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  m1/deb_right/ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.959     0.581    m1/deb_right/ctr_q[6]
    SLICE_X4Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.733 f  m1/deb_right/ctr_q[19]_i_4/O
                         net (fo=1, routed)           0.441     1.174    m1/deb_right/ctr_q[19]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.326     1.500 r  m1/deb_right/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.547     3.047    m1/deb_right/ctr_q[19]_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.171 r  m1/deb_right/DenialX[9]_i_6/O
                         net (fo=3, routed)           0.786     3.957    m1/deb_right/DI[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.081 r  m1/deb_right/DenialX[4]_i_5/O
                         net (fo=1, routed)           0.000     4.081    m1/deb_right/DenialX[4]_i_5_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.613 r  m1/deb_right/DenialX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.613    m1/deb_right/DenialX_reg[4]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.836 r  m1/deb_right/DenialX_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.836    m1/deb_right_n_5
    SLICE_X4Y29          FDRE                                         r  m1/DenialX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y29          FDRE                                         r  m1/DenialX_reg[5]/C
                         clock pessimism              0.577    38.770    
                         clock uncertainty           -0.159    38.611    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.062    38.673    m1/DenialX_reg[5]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                 33.837    

Slack (MET) :             33.881ns  (required time - arrival time)
  Source:                 m1/DenialX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.051ns (36.074%)  route 3.635ns (63.926%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.196 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.621    -0.891    m1/CLK
    SLICE_X4Y28          FDRE                                         r  m1/DenialX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  m1/DenialX_reg[1]/Q
                         net (fo=15, routed)          0.894     0.459    m1/Q[1]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.154     0.613 r  m1/i__carry_i_10/O
                         net (fo=3, routed)           0.961     1.574    m1/i__carry_i_10_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.327     1.901 r  m1/DenialY[8]_i_20/O
                         net (fo=3, routed)           0.964     2.865    m1/deb_up/DenialY_reg[4]_1
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.124     2.989 r  m1/deb_up/DenialY[8]_i_10/O
                         net (fo=3, routed)           0.816     3.805    m1/deb_up/DI[0]
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     3.929 r  m1/deb_up/DenialY[4]_i_5/O
                         net (fo=1, routed)           0.000     3.929    m1/deb_up/DenialY[4]_i_5_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.461 r  m1/deb_up/DenialY_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.461    m1/deb_up/DenialY_reg[4]_i_1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.795 r  m1/deb_up/DenialY_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.000     4.795    m1/deb_up_n_3
    SLICE_X5Y32          FDRE                                         r  m1/DenialY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.509    38.196    m1/CLK
    SLICE_X5Y32          FDRE                                         r  m1/DenialY_reg[6]/C
                         clock pessimism              0.577    38.773    
                         clock uncertainty           -0.159    38.614    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.062    38.676    m1/DenialY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 33.881    

Slack (MET) :             33.902ns  (required time - arrival time)
  Source:                 m1/DenialX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 2.030ns (35.837%)  route 3.635ns (64.163%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.196 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.621    -0.891    m1/CLK
    SLICE_X4Y28          FDRE                                         r  m1/DenialX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  m1/DenialX_reg[1]/Q
                         net (fo=15, routed)          0.894     0.459    m1/Q[1]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.154     0.613 r  m1/i__carry_i_10/O
                         net (fo=3, routed)           0.961     1.574    m1/i__carry_i_10_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.327     1.901 r  m1/DenialY[8]_i_20/O
                         net (fo=3, routed)           0.964     2.865    m1/deb_up/DenialY_reg[4]_1
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.124     2.989 r  m1/deb_up/DenialY[8]_i_10/O
                         net (fo=3, routed)           0.816     3.805    m1/deb_up/DI[0]
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     3.929 r  m1/deb_up/DenialY[4]_i_5/O
                         net (fo=1, routed)           0.000     3.929    m1/deb_up/DenialY[4]_i_5_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.461 r  m1/deb_up/DenialY_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.461    m1/deb_up/DenialY_reg[4]_i_1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.774 r  m1/deb_up/DenialY_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.000     4.774    m1/deb_up_n_1
    SLICE_X5Y32          FDSE                                         r  m1/DenialY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.509    38.196    m1/CLK
    SLICE_X5Y32          FDSE                                         r  m1/DenialY_reg[8]/C
                         clock pessimism              0.577    38.773    
                         clock uncertainty           -0.159    38.614    
    SLICE_X5Y32          FDSE (Setup_fdse_C_D)        0.062    38.676    m1/DenialY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                          -4.774    
  -------------------------------------------------------------------
                         slack                                 33.902    

Slack (MET) :             33.976ns  (required time - arrival time)
  Source:                 m1/DenialX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.956ns (34.987%)  route 3.635ns (65.013%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.196 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.621    -0.891    m1/CLK
    SLICE_X4Y28          FDRE                                         r  m1/DenialX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  m1/DenialX_reg[1]/Q
                         net (fo=15, routed)          0.894     0.459    m1/Q[1]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.154     0.613 r  m1/i__carry_i_10/O
                         net (fo=3, routed)           0.961     1.574    m1/i__carry_i_10_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.327     1.901 r  m1/DenialY[8]_i_20/O
                         net (fo=3, routed)           0.964     2.865    m1/deb_up/DenialY_reg[4]_1
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.124     2.989 r  m1/deb_up/DenialY[8]_i_10/O
                         net (fo=3, routed)           0.816     3.805    m1/deb_up/DI[0]
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     3.929 r  m1/deb_up/DenialY[4]_i_5/O
                         net (fo=1, routed)           0.000     3.929    m1/deb_up/DenialY[4]_i_5_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.461 r  m1/deb_up/DenialY_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.461    m1/deb_up/DenialY_reg[4]_i_1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.700 r  m1/deb_up/DenialY_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.700    m1/deb_up_n_2
    SLICE_X5Y32          FDRE                                         r  m1/DenialY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.509    38.196    m1/CLK
    SLICE_X5Y32          FDRE                                         r  m1/DenialY_reg[7]/C
                         clock pessimism              0.577    38.773    
                         clock uncertainty           -0.159    38.614    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.062    38.676    m1/DenialY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                 33.976    

Slack (MET) :             33.985ns  (required time - arrival time)
  Source:                 m1/deb_right/ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 1.850ns (33.133%)  route 3.734ns (66.867%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.192 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.615    -0.897    m1/deb_right/CLK
    SLICE_X6Y25          FDRE                                         r  m1/deb_right/ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  m1/deb_right/ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.959     0.581    m1/deb_right/ctr_q[6]
    SLICE_X4Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.733 f  m1/deb_right/ctr_q[19]_i_4/O
                         net (fo=1, routed)           0.441     1.174    m1/deb_right/ctr_q[19]_i_4_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.326     1.500 r  m1/deb_right/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.547     3.047    m1/deb_right/ctr_q[19]_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.171 r  m1/deb_right/DenialX[9]_i_6/O
                         net (fo=3, routed)           0.786     3.957    m1/deb_right/DI[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.081 r  m1/deb_right/DenialX[4]_i_5/O
                         net (fo=1, routed)           0.000     4.081    m1/deb_right/DenialX[4]_i_5_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.687 r  m1/deb_right/DenialX_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.687    m1/deb_right_n_6
    SLICE_X4Y28          FDRE                                         r  m1/DenialX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.505    38.192    m1/CLK
    SLICE_X4Y28          FDRE                                         r  m1/DenialX_reg[4]/C
                         clock pessimism              0.577    38.769    
                         clock uncertainty           -0.159    38.610    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.062    38.672    m1/DenialX_reg[4]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 33.985    

Slack (MET) :             33.992ns  (required time - arrival time)
  Source:                 m1/DenialX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.940ns (34.801%)  route 3.635ns (65.199%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.196 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.621    -0.891    m1/CLK
    SLICE_X4Y28          FDRE                                         r  m1/DenialX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  m1/DenialX_reg[1]/Q
                         net (fo=15, routed)          0.894     0.459    m1/Q[1]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.154     0.613 r  m1/i__carry_i_10/O
                         net (fo=3, routed)           0.961     1.574    m1/i__carry_i_10_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.327     1.901 r  m1/DenialY[8]_i_20/O
                         net (fo=3, routed)           0.964     2.865    m1/deb_up/DenialY_reg[4]_1
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.124     2.989 r  m1/deb_up/DenialY[8]_i_10/O
                         net (fo=3, routed)           0.816     3.805    m1/deb_up/DI[0]
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     3.929 r  m1/deb_up/DenialY[4]_i_5/O
                         net (fo=1, routed)           0.000     3.929    m1/deb_up/DenialY[4]_i_5_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.461 r  m1/deb_up/DenialY_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.461    m1/deb_up/DenialY_reg[4]_i_1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.684 r  m1/deb_up/DenialY_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.684    m1/deb_up_n_4
    SLICE_X5Y32          FDSE                                         r  m1/DenialY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.509    38.196    m1/CLK
    SLICE_X5Y32          FDSE                                         r  m1/DenialY_reg[5]/C
                         clock pessimism              0.577    38.773    
                         clock uncertainty           -0.159    38.614    
    SLICE_X5Y32          FDSE (Setup_fdse_C_D)        0.062    38.676    m1/DenialY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 33.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 display_inst/sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.585    -0.596    display_inst/CLK
    SLICE_X0Y27          FDRE                                         r  display_inst/sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  display_inst/sx_reg[0]/Q
                         net (fo=15, routed)          0.110    -0.345    display_inst/Q[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  display_inst/sx[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    display_inst/sx[3]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  display_inst/sx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.853    -0.837    display_inst/CLK
    SLICE_X1Y27          FDRE                                         r  display_inst/sx_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.492    display_inst/sx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 m1/deb_left/sync_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/deb_left/sync_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.585    -0.596    m1/deb_left/CLK
    SLICE_X0Y21          FDRE                                         r  m1/deb_left/sync_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  m1/deb_left/sync_q_reg[0]/Q
                         net (fo=1, routed)           0.174    -0.282    m1/deb_left/sync_d__0[1]
    SLICE_X0Y21          FDRE                                         r  m1/deb_left/sync_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.854    -0.836    m1/deb_left/CLK
    SLICE_X0Y21          FDRE                                         r  m1/deb_left/sync_q_reg[1]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.066    -0.530    m1/deb_left/sync_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 display_inst/sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sy_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.415%)  route 0.115ns (33.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.588    -0.593    display_inst/CLK
    SLICE_X1Y31          FDRE                                         r  display_inst/sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  display_inst/sy_reg[2]/Q
                         net (fo=20, routed)          0.115    -0.351    display_inst/sy_reg[9]_0[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.099    -0.252 r  display_inst/sy[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    display_inst/sy[6]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  display_inst/sy_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.857    -0.833    display_inst/CLK
    SLICE_X1Y31          FDRE                                         r  display_inst/sy_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.092    -0.501    display_inst/sy_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display_inst/sx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sx_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.488%)  route 0.168ns (47.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.586    -0.595    display_inst/CLK
    SLICE_X1Y29          FDRE                                         r  display_inst/sx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display_inst/sx_reg[9]/Q
                         net (fo=14, routed)          0.168    -0.286    display_inst/Q[9]
    SLICE_X1Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.241 r  display_inst/sx[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    display_inst/sx[9]
    SLICE_X1Y29          FDRE                                         r  display_inst/sx_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.855    -0.835    display_inst/CLK
    SLICE_X1Y29          FDRE                                         r  display_inst/sx_reg[9]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.503    display_inst/sx_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_inst/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.588    -0.593    display_inst/CLK
    SLICE_X1Y31          FDRE                                         r  display_inst/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  display_inst/sy_reg[0]/Q
                         net (fo=19, routed)          0.130    -0.335    display_inst/sy_reg[9]_0[0]
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.098    -0.237 r  display_inst/sy[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    display_inst/sy[3]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  display_inst/sy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.857    -0.833    display_inst/CLK
    SLICE_X1Y31          FDRE                                         r  display_inst/sy_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.092    -0.501    display_inst/sy_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 display_inst/sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sy_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.334%)  route 0.191ns (50.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.588    -0.593    display_inst/CLK
    SLICE_X1Y31          FDRE                                         r  display_inst/sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  display_inst/sy_reg[3]/Q
                         net (fo=20, routed)          0.191    -0.261    display_inst/sy_reg[9]_0[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.045    -0.216 r  display_inst/sy[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    display_inst/sy[5]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  display_inst/sy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.856    -0.834    display_inst/CLK
    SLICE_X0Y30          FDRE                                         r  display_inst/sy_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.091    -0.489    display_inst/sy_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display_inst/sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.076%)  route 0.193ns (50.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.585    -0.596    display_inst/CLK
    SLICE_X0Y27          FDRE                                         r  display_inst/sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  display_inst/sx_reg[0]/Q
                         net (fo=15, routed)          0.193    -0.262    display_inst/Q[0]
    SLICE_X1Y28          LUT3 (Prop_lut3_I2_O)        0.045    -0.217 r  display_inst/sx[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    display_inst/sx[2]
    SLICE_X1Y28          FDRE                                         r  display_inst/sx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.854    -0.836    display_inst/CLK
    SLICE_X1Y28          FDRE                                         r  display_inst/sx_reg[2]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091    -0.491    display_inst/sx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display_inst/sy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.213ns (52.192%)  route 0.195ns (47.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.588    -0.593    display_inst/CLK
    SLICE_X2Y31          FDRE                                         r  display_inst/sy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  display_inst/sy_reg[7]/Q
                         net (fo=16, routed)          0.195    -0.234    display_inst/sy_reg[9]_0[7]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.049    -0.185 r  display_inst/sy[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    display_inst/sy[8]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  display_inst/sy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.857    -0.833    display_inst/CLK
    SLICE_X2Y31          FDRE                                         r  display_inst/sy_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.132    -0.461    display_inst/sy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display_inst/sy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.588    -0.593    display_inst/CLK
    SLICE_X2Y31          FDRE                                         r  display_inst/sy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  display_inst/sy_reg[4]/Q
                         net (fo=19, routed)          0.187    -0.242    display_inst/sy_reg[9]_0[4]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.045    -0.197 r  display_inst/sy[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display_inst/sy[4]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  display_inst/sy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.857    -0.833    display_inst/CLK
    SLICE_X2Y31          FDRE                                         r  display_inst/sy_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120    -0.473    display_inst/sy_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 m1/deb_rst/sync_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/deb_rst/sync_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.560    -0.621    m1/deb_rst/CLK
    SLICE_X8Y32          FDRE                                         r  m1/deb_rst/sync_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  m1/deb_rst/sync_q_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.287    m1/deb_rst/sync_d__3[1]
    SLICE_X8Y32          FDRE                                         r  m1/deb_rst/sync_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.828    -0.862    m1/deb_rst/CLK
    SLICE_X8Y32          FDRE                                         r  m1/deb_rst/sync_q_reg[1]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.052    -0.569    m1/deb_rst/sync_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_VGA_Clock
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y0    clock_pix_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y31      display_inst/sy_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y31      display_inst/sy_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y31      display_inst/sy_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y31      display_inst/sy_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y31      display_inst/sy_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X4Y30      m1/DenialX_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X4Y33      m1/deb_down/ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X5Y34      m1/deb_down/ctr_q_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y31      display_inst/sy_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y31      display_inst/sy_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y31      display_inst/sy_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y31      display_inst/sy_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y31      display_inst/sy_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X4Y33      m1/deb_down/ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y25      m1/deb_left/ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y24      m1/deb_left/ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y24      m1/deb_left/ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y25      m1/deb_left/ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y31      display_inst/sy_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y31      display_inst/sy_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y31      display_inst/sy_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y31      display_inst/sy_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y31      display_inst/sy_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X4Y30      m1/DenialX_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X4Y33      m1/deb_down/ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y23      m1/deb_left/ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y25      m1/deb_left/ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y24      m1/deb_left/ctr_q_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_Clock
  To Clock:  clkfbout_VGA_Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_Clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_pix_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clock_pix_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBOUT



