// Seed: 1446284993
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_5;
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    input uwire id_3,
    output wand id_4,
    output supply1 id_5
);
  wire id_7;
  wire id_8;
  wor id_9, id_10;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_7
  );
  assign id_10 = id_0;
  wire id_11;
endmodule
