Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mult_jb01_behav xil_defaultlib.mult_jb01 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <soft> not found while processing module instance <sft10a_0> [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/db/mult_jb01.v:131]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
