// Seed: 2713326132
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  tri0 id_3,
    output tri0 id_4,
    input  tri0 id_5,
    output wand id_6,
    input  tri1 id_7,
    output tri  id_8
);
  wire id_10;
  wire id_11;
endmodule
module module_0 (
    output tri id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input wor id_6,
    output tri id_7,
    output wor id_8,
    input supply0 id_9,
    input uwire id_10,
    input uwire id_11,
    output wand id_12,
    input tri0 id_13,
    input wor id_14,
    input wand id_15,
    input wand id_16,
    input wand module_1,
    output wire id_18,
    output wire id_19
    , id_23,
    input tri id_20,
    output tri id_21
);
  always_ff @(posedge 1)
    if (id_13) begin : LABEL_0
      id_21 = id_16;
    end else id_18 = id_10;
  assign id_7 = id_13 ? 1 : ((1) - 1);
  module_0 modCall_1 (
      id_20,
      id_8,
      id_20,
      id_2,
      id_0,
      id_2,
      id_0,
      id_11,
      id_18
  );
  assign modCall_1.id_3 = 0;
  integer id_24 (
      .id_0(1 * id_17 * 1 * 1'b0 - 1),
      .id_1(id_1),
      .id_2(1)
  );
  assign id_19 = 1 & 1 ? id_13 : 1 !== 1 * id_14;
  nand primCall (
      id_18,
      id_2,
      id_10,
      id_3,
      id_6,
      id_11,
      id_5,
      id_15,
      id_20,
      id_1,
      id_13,
      id_16,
      id_4,
      id_9,
      id_14,
      id_23
  );
endmodule
