ls
# reg3232.vhd
# tb.do
# tb_reg3232.vhd
# transcript
# work
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:18:51 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:18:51 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:18:51 on May 18,2019
# vcom -reportprogress 300 tb_re3232.vhd 
# ** Error: (vcom-7) Failed to open design unit file "tb_re3232.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:18:51 on May 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_re3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:19:46 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:19:46 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:19:46 on May 18,2019
# vcom -reportprogress 300 tb_re3232.vhd 
# ** Error: (vcom-7) Failed to open design unit file "tb_re3232.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:19:46 on May 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_re3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:20:27 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:20:27 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:20:27 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(109): (vcom-1141) Identifier "reg32n" does not identify a component declaration.
# ** Error: tb_reg3232.vhd(120): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(120): (vcom-1136) Unknown identifier "reg32n_clock".
# ** Error: tb_reg3232.vhd(122): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(122): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(123): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(123): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(125): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(125): (vcom-1136) Unknown identifier "reg32n_we".
# ** Error: tb_reg3232.vhd(127): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(127): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(128): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(128): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(129): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(129): (vcom-1136) Unknown identifier "reg32n_write_address_unsigned".
# ** Error: tb_reg3232.vhd(130): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(130): (vcom-1136) Unknown identifier "reg32n_write_address_integer".
# ** Error: tb_reg3232.vhd(132): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(132): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(133): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(133): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(134): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(134): (vcom-1136) Unknown identifier "reg32n_read_address_unsigned".
# ** Error: tb_reg3232.vhd(135): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(135): (vcom-1136) Unknown identifier "reg32n_read_address_integer".
# ** Error: tb_reg3232.vhd(137): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(137): (vcom-1136) Unknown identifier "reg32n_q_unsigned".
# ** Error: tb_reg3232.vhd(139): VHDL Compiler exiting
# End time: 12:20:27 on May 18,2019, Elapsed time: 0:00:00
# Errors: 28, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:22:04 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:22:04 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:22:04 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(109): (vcom-1141) Identifier "reg32n" does not identify a component declaration.
# ** Error: tb_reg3232.vhd(120): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(120): (vcom-1136) Unknown identifier "reg32n_clock_logic".
# ** Error: tb_reg3232.vhd(122): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(122): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(123): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(123): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(125): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(125): (vcom-1136) Unknown identifier "reg32n_we_logic".
# ** Error: tb_reg3232.vhd(127): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(127): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(128): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(128): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(129): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(129): (vcom-1136) Unknown identifier "reg32n_write_address_unsigned".
# ** Error: tb_reg3232.vhd(130): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(130): (vcom-1136) Unknown identifier "reg32n_write_address_integer".
# ** Error: tb_reg3232.vhd(132): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(132): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(133): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(133): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(134): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(134): (vcom-1136) Unknown identifier "reg32n_read_address_unsigned".
# ** Error: tb_reg3232.vhd(135): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(135): (vcom-1136) Unknown identifier "reg32n_read_address_integer".
# ** Error: tb_reg3232.vhd(137): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(137): (vcom-1136) Unknown identifier "reg32n_q_unsigned".
# ** Error: tb_reg3232.vhd(139): VHDL Compiler exiting
# End time: 12:22:04 on May 18,2019, Elapsed time: 0:00:00
# Errors: 28, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:22:41 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:22:42 on May 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:22:42 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(111): (vcom-1136) Unknown identifier "reg32n_clock_logic".
# ** Error: tb_reg3232.vhd(112): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(113): (vcom-1136) Unknown identifier "reg32n_write_address_integer".
# ** Error: tb_reg3232.vhd(114): (vcom-1136) Unknown identifier "reg32n_read_address_integer".
# ** Error: tb_reg3232.vhd(115): (vcom-1136) Unknown identifier "reg32n_we_logic".
# ** Error: tb_reg3232.vhd(116): (vcom-1136) Unknown identifier "reg32n_q_logic_vector".
# ** Error: tb_reg3232.vhd(118): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(118): (vcom-1136) Unknown identifier "reg32n_clock_logic".
# ** Error: tb_reg3232.vhd(120): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(120): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(121): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(121): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(123): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(123): (vcom-1136) Unknown identifier "reg32n_we_logic".
# ** Error: tb_reg3232.vhd(125): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(125): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(126): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(126): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(127): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(127): (vcom-1136) Unknown identifier "reg32n_write_address_unsigned".
# ** Error: tb_reg3232.vhd(128): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(128): (vcom-1136) Unknown identifier "reg32n_write_address_integer".
# ** Error: tb_reg3232.vhd(130): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(130): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(131): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(131): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(132): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(132): (vcom-1136) Unknown identifier "reg32n_read_address_unsigned".
# ** Error: tb_reg3232.vhd(133): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(133): (vcom-1136) Unknown identifier "reg32n_read_address_integer".
# ** Error: tb_reg3232.vhd(135): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(135): (vcom-1136) Unknown identifier "reg32n_q_unsigned".
# ** Error: tb_reg3232.vhd(137): VHDL Compiler exiting
# End time: 12:22:42 on May 18,2019, Elapsed time: 0:00:00
# Errors: 33, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:24:22 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:24:22 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:24:22 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(120): (vcom-1136) Unknown identifier "sw".
# ** Error: tb_reg3232.vhd(137): VHDL Compiler exiting
# End time: 12:24:23 on May 18,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"

do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:33:13 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:33:13 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:33:13 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(106): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(106): (vcom-1136) Unknown identifier "q_logic_integer".
# ** Error: tb_reg3232.vhd(106): near ";": syntax error
# ** Error: tb_reg3232.vhd(121): near "reg3232_read_address": expecting ';'
# ** Error: tb_reg3232.vhd(127): VHDL Compiler exiting
# End time: 12:33:13 on May 18,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:33:22 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:33:22 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:33:22 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(106): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(106): (vcom-1136) Unknown identifier "q_logic_integer".
# ** Error: tb_reg3232.vhd(121): near "reg3232_read_address": expecting ';'
# ** Error: tb_reg3232.vhd(127): VHDL Compiler exiting
# End time: 12:33:22 on May 18,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:34:34 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:34:34 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:34:34 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(102): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(102): (vcom-1136) Unknown identifier "q_logic_integer".
# ** Error: tb_reg3232.vhd(117): near "reg3232_read_address": expecting ';'
# ** Error: tb_reg3232.vhd(123): VHDL Compiler exiting
# End time: 12:34:34 on May 18,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:35:21 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:35:21 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:35:21 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(102): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(102): (vcom-1136) Unknown identifier "q_logic_integer".
# ** Error: tb_reg3232.vhd(117): near "reg3232_read_address": expecting ';'
# ** Error: tb_reg3232.vhd(123): VHDL Compiler exiting
# End time: 12:35:21 on May 18,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:35:55 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:35:55 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:35:55 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(102): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(102): (vcom-1136) Unknown identifier "q_logic_integer".
# ** Error: tb_reg3232.vhd(123): VHDL Compiler exiting
# End time: 12:35:55 on May 18,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:36:33 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:36:33 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:36:33 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 12:36:33 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:36:33 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 310 ns  Iteration: 0  Process: /tb_reg3232/WR_ADDRESS File: tb_reg3232.vhd
# Fatal error in Process WR_ADDRESS at tb_reg3232.vhd line 84
# 
# HDL call sequence:
# Stopped at tb_reg3232.vhd 84 Process WR_ADDRESS
# 
# 0 ns
# 326 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:08 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:37:08 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:08 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [4] tb_reg3232.vhd(94): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: tb_reg3232.vhd(94): (vcom-1136) Unknown identifier "x55".
# ** Error: tb_reg3232.vhd(122): VHDL Compiler exiting
# End time: 12:37:08 on May 18,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:18 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:37:18 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:18 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 12:37:18 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:37:19 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 310 ns  Iteration: 0  Process: /tb_reg3232/WR_ADDRESS File: tb_reg3232.vhd
# Fatal error in Process WR_ADDRESS at tb_reg3232.vhd line 84
# 
# HDL call sequence:
# Stopped at tb_reg3232.vhd 84 Process WR_ADDRESS
# 
# 0 ns
# 326 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:32 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:37:32 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:32 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 12:37:32 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:37:33 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 310 ns  Iteration: 0  Process: /tb_reg3232/WR_ADDRESS File: tb_reg3232.vhd
# Fatal error in Process WR_ADDRESS at tb_reg3232.vhd line 84
# 
# HDL call sequence:
# Stopped at tb_reg3232.vhd 84 Process WR_ADDRESS
# 
# 0 ns
# 326 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:40:58 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:40:58 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:40:58 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 12:40:58 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:40:58 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 310 ns  Iteration: 0  Process: /tb_reg3232/WR_ADDRESS File: tb_reg3232.vhd
# Fatal error in Process WR_ADDRESS at tb_reg3232.vhd line 88
# 
# HDL call sequence:
# Stopped at tb_reg3232.vhd 88 Process WR_ADDRESS
# 
# 0 ns
# 326 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:32 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:41:32 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:32 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 12:41:32 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:41:32 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 310 ns  Iteration: 0  Process: /tb_reg3232/WR_ADDRESS File: tb_reg3232.vhd
# Fatal error in Process WR_ADDRESS at tb_reg3232.vhd line 88
# 
# HDL call sequence:
# Stopped at tb_reg3232.vhd 88 Process WR_ADDRESS
# 
# 0 ns
# 326 ns
# printing wave to file wave.ps
