<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - Pipelined\SeeBetterLogic_FX3\synlog\SeeBetterLogic_FX3_SeeBetterLogic_FX3_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>PLL|OutClock_CO_inferred_clock</data>
<data>11.2 MHz</data>
<data>9.5 MHz</data>
<data>-15.719</data>
</row>
<row>
<data>TopLevel|USBClock_CI</data>
<data>216.8 MHz</data>
<data>184.3 MHz</data>
<data>-0.814</data>
</row>
<row>
<data>System</data>
<data>1670.6 MHz</data>
<data>1420.1 MHz</data>
<data>-0.106</data>
</row>
</report_table>
