Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 15 13:26:30 2023
| Host         : CTRL-ALT-DEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.465        0.000                      0                  388        0.161        0.000                      0                  388        3.000        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_pix_VGA_Clock   {0.000 19.841}     39.683          25.200          
  clkfbout_VGA_Clock  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_pix_VGA_Clock        28.465        0.000                      0                  388        0.161        0.000                      0                  388       19.341        0.000                       0                   185  
  clkfbout_VGA_Clock                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_VGA_Clock
  To Clock:  clk_pix_VGA_Clock

Setup :            0  Failing Endpoints,  Worst Slack       28.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.465ns  (required time - arrival time)
  Source:                 BeeDisplay/BeeX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 1.718ns (15.980%)  route 9.033ns (84.020%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.127 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.623    -0.889    BeeDisplay/clk_pix
    SLICE_X6Y19          FDRE                                         r  BeeDisplay/BeeX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  BeeDisplay/BeeX_reg[7]/Q
                         net (fo=105, routed)         3.683     3.313    BeeDisplay/Q[6]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.146     3.459 f  BeeDisplay/BeeY[8]_i_165/O
                         net (fo=3, routed)           1.452     4.911    BeeDisplay/BeeY[8]_i_165_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.356     5.267 r  BeeDisplay/BeeY[8]_i_131/O
                         net (fo=2, routed)           1.126     6.393    BeeDisplay/BeeY[8]_i_131_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.326     6.719 r  BeeDisplay/BeeY[8]_i_45/O
                         net (fo=2, routed)           0.673     7.392    BeeDisplay/BeeY[8]_i_45_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.516 f  BeeDisplay/BeeY[8]_i_9/O
                         net (fo=8, routed)           0.749     8.265    BeeDisplay/deb_up/BeeY_reg[2]_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.389 f  BeeDisplay/deb_up/BeeY[8]_i_6/O
                         net (fo=1, routed)           0.517     8.906    BeeDisplay/deb_down/BeeY_reg[0]_2
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  BeeDisplay/deb_down/BeeY[8]_i_1/O
                         net (fo=9, routed)           0.833     9.862    BeeDisplay/BeeY
    SLICE_X11Y20         FDRE                                         r  BeeDisplay/BeeY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.440    38.127    BeeDisplay/clk_pix
    SLICE_X11Y20         FDRE                                         r  BeeDisplay/BeeY_reg[8]/C
                         clock pessimism              0.564    38.691    
                         clock uncertainty           -0.159    38.532    
    SLICE_X11Y20         FDRE (Setup_fdre_C_CE)      -0.205    38.327    BeeDisplay/BeeY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                 28.465    

Slack (MET) :             28.603ns  (required time - arrival time)
  Source:                 BeeDisplay/BeeX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeY_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        10.611ns  (logic 1.718ns (16.191%)  route 8.893ns (83.809%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.126 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.623    -0.889    BeeDisplay/clk_pix
    SLICE_X6Y19          FDRE                                         r  BeeDisplay/BeeX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  BeeDisplay/BeeX_reg[7]/Q
                         net (fo=105, routed)         3.683     3.313    BeeDisplay/Q[6]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.146     3.459 f  BeeDisplay/BeeY[8]_i_165/O
                         net (fo=3, routed)           1.452     4.911    BeeDisplay/BeeY[8]_i_165_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.356     5.267 r  BeeDisplay/BeeY[8]_i_131/O
                         net (fo=2, routed)           1.126     6.393    BeeDisplay/BeeY[8]_i_131_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.326     6.719 r  BeeDisplay/BeeY[8]_i_45/O
                         net (fo=2, routed)           0.673     7.392    BeeDisplay/BeeY[8]_i_45_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.516 f  BeeDisplay/BeeY[8]_i_9/O
                         net (fo=8, routed)           0.749     8.265    BeeDisplay/deb_up/BeeY_reg[2]_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.389 f  BeeDisplay/deb_up/BeeY[8]_i_6/O
                         net (fo=1, routed)           0.517     8.906    BeeDisplay/deb_down/BeeY_reg[0]_2
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  BeeDisplay/deb_down/BeeY[8]_i_1/O
                         net (fo=9, routed)           0.693     9.723    BeeDisplay/BeeY
    SLICE_X11Y21         FDSE                                         r  BeeDisplay/BeeY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.439    38.126    BeeDisplay/clk_pix
    SLICE_X11Y21         FDSE                                         r  BeeDisplay/BeeY_reg[2]/C
                         clock pessimism              0.564    38.690    
                         clock uncertainty           -0.159    38.531    
    SLICE_X11Y21         FDSE (Setup_fdse_C_CE)      -0.205    38.326    BeeDisplay/BeeY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 28.603    

Slack (MET) :             28.603ns  (required time - arrival time)
  Source:                 BeeDisplay/BeeX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeY_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        10.611ns  (logic 1.718ns (16.191%)  route 8.893ns (83.809%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.126 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.623    -0.889    BeeDisplay/clk_pix
    SLICE_X6Y19          FDRE                                         r  BeeDisplay/BeeX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  BeeDisplay/BeeX_reg[7]/Q
                         net (fo=105, routed)         3.683     3.313    BeeDisplay/Q[6]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.146     3.459 f  BeeDisplay/BeeY[8]_i_165/O
                         net (fo=3, routed)           1.452     4.911    BeeDisplay/BeeY[8]_i_165_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.356     5.267 r  BeeDisplay/BeeY[8]_i_131/O
                         net (fo=2, routed)           1.126     6.393    BeeDisplay/BeeY[8]_i_131_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.326     6.719 r  BeeDisplay/BeeY[8]_i_45/O
                         net (fo=2, routed)           0.673     7.392    BeeDisplay/BeeY[8]_i_45_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.516 f  BeeDisplay/BeeY[8]_i_9/O
                         net (fo=8, routed)           0.749     8.265    BeeDisplay/deb_up/BeeY_reg[2]_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.389 f  BeeDisplay/deb_up/BeeY[8]_i_6/O
                         net (fo=1, routed)           0.517     8.906    BeeDisplay/deb_down/BeeY_reg[0]_2
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  BeeDisplay/deb_down/BeeY[8]_i_1/O
                         net (fo=9, routed)           0.693     9.723    BeeDisplay/BeeY
    SLICE_X11Y21         FDSE                                         r  BeeDisplay/BeeY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.439    38.126    BeeDisplay/clk_pix
    SLICE_X11Y21         FDSE                                         r  BeeDisplay/BeeY_reg[4]/C
                         clock pessimism              0.564    38.690    
                         clock uncertainty           -0.159    38.531    
    SLICE_X11Y21         FDSE (Setup_fdse_C_CE)      -0.205    38.326    BeeDisplay/BeeY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 28.603    

Slack (MET) :             28.639ns  (required time - arrival time)
  Source:                 BeeDisplay/BeeX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        10.652ns  (logic 1.718ns (16.128%)  route 8.934ns (83.872%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.190 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.623    -0.889    BeeDisplay/clk_pix
    SLICE_X6Y19          FDRE                                         r  BeeDisplay/BeeX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  BeeDisplay/BeeX_reg[7]/Q
                         net (fo=105, routed)         3.683     3.313    BeeDisplay/Q[6]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.146     3.459 f  BeeDisplay/BeeY[8]_i_165/O
                         net (fo=3, routed)           1.452     4.911    BeeDisplay/BeeY[8]_i_165_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.356     5.267 r  BeeDisplay/BeeY[8]_i_131/O
                         net (fo=2, routed)           1.126     6.393    BeeDisplay/BeeY[8]_i_131_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.326     6.719 r  BeeDisplay/BeeY[8]_i_45/O
                         net (fo=2, routed)           0.673     7.392    BeeDisplay/BeeY[8]_i_45_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.516 f  BeeDisplay/BeeY[8]_i_9/O
                         net (fo=8, routed)           0.749     8.265    BeeDisplay/deb_up/BeeY_reg[2]_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.389 f  BeeDisplay/deb_up/BeeY[8]_i_6/O
                         net (fo=1, routed)           0.517     8.906    BeeDisplay/deb_down/BeeY_reg[0]_2
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  BeeDisplay/deb_down/BeeY[8]_i_1/O
                         net (fo=9, routed)           0.734     9.764    BeeDisplay/BeeY
    SLICE_X5Y22          FDRE                                         r  BeeDisplay/BeeY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.503    38.190    BeeDisplay/clk_pix
    SLICE_X5Y22          FDRE                                         r  BeeDisplay/BeeY_reg[0]/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.159    38.608    
    SLICE_X5Y22          FDRE (Setup_fdre_C_CE)      -0.205    38.403    BeeDisplay/BeeY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 28.639    

Slack (MET) :             28.639ns  (required time - arrival time)
  Source:                 BeeDisplay/BeeX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeY_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        10.652ns  (logic 1.718ns (16.128%)  route 8.934ns (83.872%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.190 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.623    -0.889    BeeDisplay/clk_pix
    SLICE_X6Y19          FDRE                                         r  BeeDisplay/BeeX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  BeeDisplay/BeeX_reg[7]/Q
                         net (fo=105, routed)         3.683     3.313    BeeDisplay/Q[6]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.146     3.459 f  BeeDisplay/BeeY[8]_i_165/O
                         net (fo=3, routed)           1.452     4.911    BeeDisplay/BeeY[8]_i_165_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.356     5.267 r  BeeDisplay/BeeY[8]_i_131/O
                         net (fo=2, routed)           1.126     6.393    BeeDisplay/BeeY[8]_i_131_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.326     6.719 r  BeeDisplay/BeeY[8]_i_45/O
                         net (fo=2, routed)           0.673     7.392    BeeDisplay/BeeY[8]_i_45_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.516 f  BeeDisplay/BeeY[8]_i_9/O
                         net (fo=8, routed)           0.749     8.265    BeeDisplay/deb_up/BeeY_reg[2]_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.389 f  BeeDisplay/deb_up/BeeY[8]_i_6/O
                         net (fo=1, routed)           0.517     8.906    BeeDisplay/deb_down/BeeY_reg[0]_2
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  BeeDisplay/deb_down/BeeY[8]_i_1/O
                         net (fo=9, routed)           0.734     9.764    BeeDisplay/BeeY
    SLICE_X5Y22          FDSE                                         r  BeeDisplay/BeeY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.503    38.190    BeeDisplay/clk_pix
    SLICE_X5Y22          FDSE                                         r  BeeDisplay/BeeY_reg[1]/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.159    38.608    
    SLICE_X5Y22          FDSE (Setup_fdse_C_CE)      -0.205    38.403    BeeDisplay/BeeY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 28.639    

Slack (MET) :             28.644ns  (required time - arrival time)
  Source:                 BeeDisplay/BeeX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeY_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        10.569ns  (logic 1.718ns (16.255%)  route 8.851ns (83.745%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.125 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.623    -0.889    BeeDisplay/clk_pix
    SLICE_X6Y19          FDRE                                         r  BeeDisplay/BeeX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  BeeDisplay/BeeX_reg[7]/Q
                         net (fo=105, routed)         3.683     3.313    BeeDisplay/Q[6]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.146     3.459 f  BeeDisplay/BeeY[8]_i_165/O
                         net (fo=3, routed)           1.452     4.911    BeeDisplay/BeeY[8]_i_165_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.356     5.267 r  BeeDisplay/BeeY[8]_i_131/O
                         net (fo=2, routed)           1.126     6.393    BeeDisplay/BeeY[8]_i_131_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.326     6.719 r  BeeDisplay/BeeY[8]_i_45/O
                         net (fo=2, routed)           0.673     7.392    BeeDisplay/BeeY[8]_i_45_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.516 f  BeeDisplay/BeeY[8]_i_9/O
                         net (fo=8, routed)           0.749     8.265    BeeDisplay/deb_up/BeeY_reg[2]_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.389 f  BeeDisplay/deb_up/BeeY[8]_i_6/O
                         net (fo=1, routed)           0.517     8.906    BeeDisplay/deb_down/BeeY_reg[0]_2
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  BeeDisplay/deb_down/BeeY[8]_i_1/O
                         net (fo=9, routed)           0.651     9.681    BeeDisplay/BeeY
    SLICE_X9Y21          FDRE                                         r  BeeDisplay/BeeY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.438    38.125    BeeDisplay/clk_pix
    SLICE_X9Y21          FDRE                                         r  BeeDisplay/BeeY_reg[5]/C
                         clock pessimism              0.564    38.689    
                         clock uncertainty           -0.159    38.530    
    SLICE_X9Y21          FDRE (Setup_fdre_C_CE)      -0.205    38.325    BeeDisplay/BeeY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                 28.644    

Slack (MET) :             28.644ns  (required time - arrival time)
  Source:                 BeeDisplay/BeeX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeY_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        10.569ns  (logic 1.718ns (16.255%)  route 8.851ns (83.745%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.125 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.623    -0.889    BeeDisplay/clk_pix
    SLICE_X6Y19          FDRE                                         r  BeeDisplay/BeeX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  BeeDisplay/BeeX_reg[7]/Q
                         net (fo=105, routed)         3.683     3.313    BeeDisplay/Q[6]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.146     3.459 f  BeeDisplay/BeeY[8]_i_165/O
                         net (fo=3, routed)           1.452     4.911    BeeDisplay/BeeY[8]_i_165_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.356     5.267 r  BeeDisplay/BeeY[8]_i_131/O
                         net (fo=2, routed)           1.126     6.393    BeeDisplay/BeeY[8]_i_131_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.326     6.719 r  BeeDisplay/BeeY[8]_i_45/O
                         net (fo=2, routed)           0.673     7.392    BeeDisplay/BeeY[8]_i_45_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.516 f  BeeDisplay/BeeY[8]_i_9/O
                         net (fo=8, routed)           0.749     8.265    BeeDisplay/deb_up/BeeY_reg[2]_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.389 f  BeeDisplay/deb_up/BeeY[8]_i_6/O
                         net (fo=1, routed)           0.517     8.906    BeeDisplay/deb_down/BeeY_reg[0]_2
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  BeeDisplay/deb_down/BeeY[8]_i_1/O
                         net (fo=9, routed)           0.651     9.681    BeeDisplay/BeeY
    SLICE_X9Y21          FDRE                                         r  BeeDisplay/BeeY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.438    38.125    BeeDisplay/clk_pix
    SLICE_X9Y21          FDRE                                         r  BeeDisplay/BeeY_reg[6]/C
                         clock pessimism              0.564    38.689    
                         clock uncertainty           -0.159    38.530    
    SLICE_X9Y21          FDRE (Setup_fdre_C_CE)      -0.205    38.325    BeeDisplay/BeeY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                 28.644    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 BeeDisplay/BeeX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeY_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        10.562ns  (logic 1.718ns (16.266%)  route 8.844ns (83.734%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.127 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.623    -0.889    BeeDisplay/clk_pix
    SLICE_X6Y19          FDRE                                         r  BeeDisplay/BeeX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  BeeDisplay/BeeX_reg[7]/Q
                         net (fo=105, routed)         3.683     3.313    BeeDisplay/Q[6]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.146     3.459 f  BeeDisplay/BeeY[8]_i_165/O
                         net (fo=3, routed)           1.452     4.911    BeeDisplay/BeeY[8]_i_165_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.356     5.267 r  BeeDisplay/BeeY[8]_i_131/O
                         net (fo=2, routed)           1.126     6.393    BeeDisplay/BeeY[8]_i_131_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.326     6.719 r  BeeDisplay/BeeY[8]_i_45/O
                         net (fo=2, routed)           0.673     7.392    BeeDisplay/BeeY[8]_i_45_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.516 f  BeeDisplay/BeeY[8]_i_9/O
                         net (fo=8, routed)           0.749     8.265    BeeDisplay/deb_up/BeeY_reg[2]_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.389 f  BeeDisplay/deb_up/BeeY[8]_i_6/O
                         net (fo=1, routed)           0.517     8.906    BeeDisplay/deb_down/BeeY_reg[0]_2
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  BeeDisplay/deb_down/BeeY[8]_i_1/O
                         net (fo=9, routed)           0.643     9.673    BeeDisplay/BeeY
    SLICE_X10Y20         FDSE                                         r  BeeDisplay/BeeY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.440    38.127    BeeDisplay/clk_pix
    SLICE_X10Y20         FDSE                                         r  BeeDisplay/BeeY_reg[3]/C
                         clock pessimism              0.564    38.691    
                         clock uncertainty           -0.159    38.532    
    SLICE_X10Y20         FDSE (Setup_fdse_C_CE)      -0.169    38.363    BeeDisplay/BeeY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                 28.690    

Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 BeeDisplay/BeeX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeY_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        10.422ns  (logic 1.718ns (16.485%)  route 8.704ns (83.515%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.126 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.623    -0.889    BeeDisplay/clk_pix
    SLICE_X6Y19          FDRE                                         r  BeeDisplay/BeeX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  BeeDisplay/BeeX_reg[7]/Q
                         net (fo=105, routed)         3.683     3.313    BeeDisplay/Q[6]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.146     3.459 f  BeeDisplay/BeeY[8]_i_165/O
                         net (fo=3, routed)           1.452     4.911    BeeDisplay/BeeY[8]_i_165_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.356     5.267 r  BeeDisplay/BeeY[8]_i_131/O
                         net (fo=2, routed)           1.126     6.393    BeeDisplay/BeeY[8]_i_131_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.326     6.719 r  BeeDisplay/BeeY[8]_i_45/O
                         net (fo=2, routed)           0.673     7.392    BeeDisplay/BeeY[8]_i_45_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.516 f  BeeDisplay/BeeY[8]_i_9/O
                         net (fo=8, routed)           0.749     8.265    BeeDisplay/deb_up/BeeY_reg[2]_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.389 f  BeeDisplay/deb_up/BeeY[8]_i_6/O
                         net (fo=1, routed)           0.517     8.906    BeeDisplay/deb_down/BeeY_reg[0]_2
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  BeeDisplay/deb_down/BeeY[8]_i_1/O
                         net (fo=9, routed)           0.503     9.533    BeeDisplay/BeeY
    SLICE_X10Y21         FDRE                                         r  BeeDisplay/BeeY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.439    38.126    BeeDisplay/clk_pix
    SLICE_X10Y21         FDRE                                         r  BeeDisplay/BeeY_reg[7]/C
                         clock pessimism              0.564    38.690    
                         clock uncertainty           -0.159    38.531    
    SLICE_X10Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.362    BeeDisplay/BeeY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                 28.829    

Slack (MET) :             29.005ns  (required time - arrival time)
  Source:                 BeeDisplay/BeeX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        10.332ns  (logic 1.594ns (15.428%)  route 8.738ns (84.572%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.125 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.623    -0.889    BeeDisplay/clk_pix
    SLICE_X6Y19          FDRE                                         r  BeeDisplay/BeeX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  BeeDisplay/BeeX_reg[7]/Q
                         net (fo=105, routed)         3.683     3.313    BeeDisplay/Q[6]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.146     3.459 r  BeeDisplay/BeeY[8]_i_165/O
                         net (fo=3, routed)           1.452     4.911    BeeDisplay/BeeY[8]_i_165_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.356     5.267 f  BeeDisplay/BeeY[8]_i_131/O
                         net (fo=2, routed)           1.126     6.393    BeeDisplay/BeeY[8]_i_131_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.326     6.719 f  BeeDisplay/BeeY[8]_i_45/O
                         net (fo=2, routed)           0.673     7.392    BeeDisplay/BeeY[8]_i_45_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  BeeDisplay/BeeY[8]_i_9/O
                         net (fo=8, routed)           1.283     8.798    BeeDisplay/deb_up/BeeY_reg[2]_2
    SLICE_X9Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.922 r  BeeDisplay/deb_up/BeeY[6]_i_1/O
                         net (fo=1, routed)           0.521     9.444    BeeDisplay/deb_up_n_2
    SLICE_X9Y21          FDRE                                         r  BeeDisplay/BeeY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         1.438    38.125    BeeDisplay/clk_pix
    SLICE_X9Y21          FDRE                                         r  BeeDisplay/BeeY_reg[6]/C
                         clock pessimism              0.564    38.689    
                         clock uncertainty           -0.159    38.530    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)       -0.081    38.449    BeeDisplay/BeeY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 29.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DiamondDisplay1/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DiamondDisplay1/BeeVRom/dataout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.317%)  route 0.233ns (58.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.563    -0.618    DiamondDisplay1/clk_pix
    SLICE_X8Y12          FDRE                                         r  DiamondDisplay1/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  DiamondDisplay1/address_reg[7]/Q
                         net (fo=1, routed)           0.233    -0.221    DiamondDisplay1/BeeVRom/Q[7]
    RAMB18_X0Y7          RAMB18E1                                     r  DiamondDisplay1/BeeVRom/dataout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.869    -0.820    DiamondDisplay1/BeeVRom/clk_pix
    RAMB18_X0Y7          RAMB18E1                                     r  DiamondDisplay1/BeeVRom/dataout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.383    DiamondDisplay1/BeeVRom/dataout_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DiamondDisplay1/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DiamondDisplay1/BeeVRom/dataout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.084%)  route 0.235ns (58.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.564    -0.617    DiamondDisplay1/clk_pix
    SLICE_X8Y11          FDRE                                         r  DiamondDisplay1/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  DiamondDisplay1/address_reg[4]/Q
                         net (fo=1, routed)           0.235    -0.218    DiamondDisplay1/BeeVRom/Q[4]
    RAMB18_X0Y7          RAMB18E1                                     r  DiamondDisplay1/BeeVRom/dataout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.869    -0.820    DiamondDisplay1/BeeVRom/clk_pix
    RAMB18_X0Y7          RAMB18E1                                     r  DiamondDisplay1/BeeVRom/dataout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.383    DiamondDisplay1/BeeVRom/dataout_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 BeeDisplay/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeVRom/dataout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.267%)  route 0.243ns (59.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.587    -0.594    BeeDisplay/clk_pix
    SLICE_X6Y17          FDRE                                         r  BeeDisplay/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  BeeDisplay/address_reg[8]/Q
                         net (fo=1, routed)           0.243    -0.187    BeeDisplay/BeeVRom/Q[8]
    RAMB18_X0Y6          RAMB18E1                                     r  BeeDisplay/BeeVRom/dataout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.869    -0.820    BeeDisplay/BeeVRom/clk_pix
    RAMB18_X0Y6          RAMB18E1                                     r  BeeDisplay/BeeVRom/dataout_reg/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.363    BeeDisplay/BeeVRom/dataout_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BeeDisplay/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeVRom/dataout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.168%)  route 0.244ns (59.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.587    -0.594    BeeDisplay/clk_pix
    SLICE_X6Y17          FDRE                                         r  BeeDisplay/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  BeeDisplay/address_reg[7]/Q
                         net (fo=1, routed)           0.244    -0.186    BeeDisplay/BeeVRom/Q[7]
    RAMB18_X0Y6          RAMB18E1                                     r  BeeDisplay/BeeVRom/dataout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.869    -0.820    BeeDisplay/BeeVRom/clk_pix
    RAMB18_X0Y6          RAMB18E1                                     r  BeeDisplay/BeeVRom/dataout_reg/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.363    BeeDisplay/BeeVRom/dataout_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 BeeDisplay/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeVRom/dataout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.675%)  route 0.249ns (60.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.587    -0.594    BeeDisplay/clk_pix
    SLICE_X6Y17          FDRE                                         r  BeeDisplay/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  BeeDisplay/address_reg[5]/Q
                         net (fo=1, routed)           0.249    -0.181    BeeDisplay/BeeVRom/Q[5]
    RAMB18_X0Y6          RAMB18E1                                     r  BeeDisplay/BeeVRom/dataout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.869    -0.820    BeeDisplay/BeeVRom/clk_pix
    RAMB18_X0Y6          RAMB18E1                                     r  BeeDisplay/BeeVRom/dataout_reg/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.363    BeeDisplay/BeeVRom/dataout_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 DiamondDisplay1/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DiamondDisplay1/BeeVRom/dataout_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.037%)  route 0.267ns (61.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.562    -0.619    DiamondDisplay1/clk_pix
    SLICE_X8Y13          FDRE                                         r  DiamondDisplay1/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  DiamondDisplay1/address_reg[2]/Q
                         net (fo=1, routed)           0.267    -0.188    DiamondDisplay1/BeeVRom/Q[2]
    RAMB18_X0Y7          RAMB18E1                                     r  DiamondDisplay1/BeeVRom/dataout_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.869    -0.820    DiamondDisplay1/BeeVRom/clk_pix
    RAMB18_X0Y7          RAMB18E1                                     r  DiamondDisplay1/BeeVRom/dataout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.383    DiamondDisplay1/BeeVRom/dataout_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DiamondDisplay1/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DiamondDisplay1/BeeVRom/dataout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.745%)  route 0.270ns (62.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.563    -0.618    DiamondDisplay1/clk_pix
    SLICE_X8Y12          FDRE                                         r  DiamondDisplay1/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  DiamondDisplay1/address_reg[8]/Q
                         net (fo=1, routed)           0.270    -0.184    DiamondDisplay1/BeeVRom/Q[8]
    RAMB18_X0Y7          RAMB18E1                                     r  DiamondDisplay1/BeeVRom/dataout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.869    -0.820    DiamondDisplay1/BeeVRom/clk_pix
    RAMB18_X0Y7          RAMB18E1                                     r  DiamondDisplay1/BeeVRom/dataout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.383    DiamondDisplay1/BeeVRom/dataout_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 display_inst/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sy_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.528%)  route 0.149ns (44.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.590    -0.591    display_inst/clk_pix
    SLICE_X7Y12          FDRE                                         r  display_inst/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  display_inst/sy_reg[0]/Q
                         net (fo=38, routed)          0.149    -0.301    display_inst/sy_reg[9]_0[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  display_inst/sy[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    display_inst/sy[6]_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  display_inst/sy_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.828    display_inst/clk_pix
    SLICE_X5Y11          FDRE                                         r  display_inst/sy_reg[6]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.092    -0.482    display_inst/sy_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 BeeDisplay/deb_up/sync_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/deb_up/sync_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.368%)  route 0.163ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.585    -0.596    BeeDisplay/deb_up/clk_pix
    SLICE_X0Y27          FDRE                                         r  BeeDisplay/deb_up/sync_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  BeeDisplay/deb_up/sync_q_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.292    BeeDisplay/deb_up/sync_d__1[1]
    SLICE_X2Y28          FDRE                                         r  BeeDisplay/deb_up/sync_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.854    -0.836    BeeDisplay/deb_up/clk_pix
    SLICE_X2Y28          FDRE                                         r  BeeDisplay/deb_up/sync_q_reg[1]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.059    -0.523    BeeDisplay/deb_up/sync_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 BeeDisplay/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            BeeDisplay/BeeVRom/dataout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.469%)  route 0.298ns (64.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.588    -0.593    BeeDisplay/clk_pix
    SLICE_X6Y16          FDRE                                         r  BeeDisplay/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  BeeDisplay/address_reg[3]/Q
                         net (fo=1, routed)           0.298    -0.131    BeeDisplay/BeeVRom/Q[3]
    RAMB18_X0Y6          RAMB18E1                                     r  BeeDisplay/BeeVRom/dataout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=183, routed)         0.869    -0.820    BeeDisplay/BeeVRom/clk_pix
    RAMB18_X0Y6          RAMB18E1                                     r  BeeDisplay/BeeVRom/dataout_reg/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.363    BeeDisplay/BeeVRom/dataout_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_VGA_Clock
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X0Y6      BeeDisplay/BeeVRom/dataout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X0Y7      DiamondDisplay1/BeeVRom/dataout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y0    clock_pix_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X5Y18      BeeDisplay/BeeSpriteOn_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X6Y16      BeeDisplay/address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X6Y16      BeeDisplay/address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X6Y16      BeeDisplay/address_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X6Y17      BeeDisplay/address_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X6Y17      BeeDisplay/address_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X5Y18      BeeDisplay/BeeSpriteOn_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y16      BeeDisplay/address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y16      BeeDisplay/address_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y16      BeeDisplay/address_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y29      BeeDisplay/deb_right/ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y29      BeeDisplay/deb_right/ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y29      BeeDisplay/deb_right/ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y29      BeeDisplay/deb_right/ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y25      BeeDisplay/deb_right/ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y25      BeeDisplay/deb_right/ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X5Y18      BeeDisplay/BeeSpriteOn_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y16      BeeDisplay/address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y16      BeeDisplay/address_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y16      BeeDisplay/address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y17      BeeDisplay/address_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y17      BeeDisplay/address_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y17      BeeDisplay/address_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y17      BeeDisplay/address_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y26      BeeDisplay/deb_right/ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y28      BeeDisplay/deb_right/ctr_q_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_Clock
  To Clock:  clkfbout_VGA_Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_Clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_pix_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clock_pix_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBOUT



