
*** Running vivado
    with args -log SPI_counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPI_counter.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source SPI_counter.tcl -notrace
Command: synth_design -top SPI_counter -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 366.539 ; gain = 82.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SPI_counter' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/counters.vhd:57]
	Parameter MUX_START bound to: 8 - type: integer 
	Parameter CONV_END bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux_adc_block' declared at 'E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:34' bound to instance 'b' of component 'mux_adc_block' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/counters.vhd:190]
INFO: [Synth 8-638] synthesizing module 'mux_adc_block' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:47]
	Parameter MUX_START bound to: 8 - type: integer 
	Parameter CONV_END bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_adc_block' (1#1) [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:47]
	Parameter MUX_START bound to: 24 - type: integer 
	Parameter CONV_END bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mux_adc_block' declared at 'E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:34' bound to instance 'b' of component 'mux_adc_block' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/counters.vhd:190]
INFO: [Synth 8-638] synthesizing module 'mux_adc_block__parameterized1' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:47]
	Parameter MUX_START bound to: 24 - type: integer 
	Parameter CONV_END bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_adc_block__parameterized1' (1#1) [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:47]
	Parameter MUX_START bound to: 40 - type: integer 
	Parameter CONV_END bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_adc_block' declared at 'E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:34' bound to instance 'b' of component 'mux_adc_block' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/counters.vhd:190]
INFO: [Synth 8-638] synthesizing module 'mux_adc_block__parameterized3' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:47]
	Parameter MUX_START bound to: 40 - type: integer 
	Parameter CONV_END bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_adc_block__parameterized3' (1#1) [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:47]
INFO: [Synth 8-3491] module 'commands' declared at 'E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/commands.vhd:34' bound to instance 'u' of component 'commands' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/counters.vhd:229]
INFO: [Synth 8-638] synthesizing module 'commands' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/commands.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'commands' (2#1) [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/commands.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element zeros_reg was removed.  [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/counters.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element adc_data_out_reg was removed.  [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/counters.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element active_read_reg was removed.  [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/counters.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element zeros_reg was removed.  [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/counters.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'SPI_counter' (3#1) [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/counters.vhd:57]
WARNING: [Synth 8-3917] design SPI_counter has port MUX_CS driven by constant 1
WARNING: [Synth 8-3917] design SPI_counter has port MUX_EN driven by constant 1
WARNING: [Synth 8-3331] design commands has unconnected port MSB[5]
WARNING: [Synth 8-3331] design commands has unconnected port MSB[4]
WARNING: [Synth 8-3331] design commands has unconnected port MSB[3]
WARNING: [Synth 8-3331] design commands has unconnected port MSB[2]
WARNING: [Synth 8-3331] design commands has unconnected port MSB[1]
WARNING: [Synth 8-3331] design commands has unconnected port MSB[0]
WARNING: [Synth 8-3331] design SPI_counter has unconnected port ADC_IN0
WARNING: [Synth 8-3331] design SPI_counter has unconnected port ADC_IN1
WARNING: [Synth 8-3331] design SPI_counter has unconnected port ADC_IN2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.867 ; gain = 121.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.867 ; gain = 121.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SPI_counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SPI_counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 705.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "delay_conv_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mux_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mux_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mux_w" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'conv_reg' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'prev_conv_reg' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'conv_reg' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'prev_conv_reg' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'conv_reg' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'prev_conv_reg' [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/mux_adc_block.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              100 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SPI_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              100 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module commands 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_adc_block 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mux_adc_block__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mux_adc_block__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "GEN_BLOCKS[0].b/mux_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_BLOCKS[1].b/mux_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_BLOCKS[2].b/mux_w" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element u/delay_conv_flag_reg was removed.  [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/commands.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element u/c_flag_reg was removed.  [E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.srcs/sources_1/new/commands.vhd:66]
WARNING: [Synth 8-3917] design SPI_counter has port MUX_CS driven by constant 1
WARNING: [Synth 8-3917] design SPI_counter has port MUX_EN driven by constant 1
WARNING: [Synth 8-3331] design SPI_counter has unconnected port ADC_IN0
WARNING: [Synth 8-3331] design SPI_counter has unconnected port ADC_IN1
WARNING: [Synth 8-3331] design SPI_counter has unconnected port ADC_IN2
INFO: [Synth 8-3886] merging instance 'u/delay_resp_reg[15]' (FD) to 'u/delay_resp_reg[14]'
INFO: [Synth 8-3886] merging instance 'u/delay_resp_reg[14]' (FD) to 'u/delay_resp_reg[13]'
INFO: [Synth 8-3886] merging instance 'u/delay_resp_reg[13]' (FD) to 'u/delay_resp_reg[12]'
INFO: [Synth 8-3886] merging instance 'u/delay_resp_reg[12]' (FD) to 'u/delay_resp_reg[11]'
INFO: [Synth 8-3886] merging instance 'u/delay_resp_reg[11]' (FD) to 'u/delay_resp_reg[10]'
INFO: [Synth 8-3886] merging instance 'u/delay_resp_reg[10]' (FD) to 'u/delay_resp_reg[9]'
INFO: [Synth 8-3886] merging instance 'u/delay_resp_reg[9]' (FD) to 'u/delay_resp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u/resp_reg[15]' (FD) to 'u/resp_reg[9]'
INFO: [Synth 8-3886] merging instance 'u/resp_reg[14]' (FD) to 'u/resp_reg[9]'
INFO: [Synth 8-3886] merging instance 'u/resp_reg[13]' (FD) to 'u/resp_reg[9]'
INFO: [Synth 8-3886] merging instance 'u/resp_reg[12]' (FD) to 'u/resp_reg[9]'
INFO: [Synth 8-3886] merging instance 'u/resp_reg[11]' (FD) to 'u/resp_reg[9]'
INFO: [Synth 8-3886] merging instance 'u/resp_reg[10]' (FD) to 'u/resp_reg[9]'
INFO: [Synth 8-3886] merging instance 'u/resp_reg[9]' (FD) to 'u/resp_reg[8]'
WARNING: [Synth 8-3332] Sequential element (readcmd_reg[13]) is unused and will be removed from module SPI_counter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     9|
|3     |LUT1   |     3|
|4     |LUT2   |    11|
|5     |LUT3   |    37|
|6     |LUT4   |     7|
|7     |LUT5   |     1|
|8     |LUT6   |    28|
|9     |FDCE   |    11|
|10    |FDRE   |   137|
|11    |LD     |     6|
|12    |IBUF   |     4|
|13    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+------------------------------+------+
|      |Instance            |Module                        |Cells |
+------+--------------------+------------------------------+------+
|1     |top                 |                              |   271|
|2     |  \GEN_BLOCKS[0].b  |mux_adc_block                 |     5|
|3     |  \GEN_BLOCKS[1].b  |mux_adc_block__parameterized1 |     3|
|4     |  \GEN_BLOCKS[2].b  |mux_adc_block__parameterized3 |     3|
|5     |  u                 |commands                      |    31|
+------+--------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 705.625 ; gain = 121.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 705.625 ; gain = 421.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

46 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 705.625 ; gain = 428.039
INFO: [Common 17-1381] The checkpoint 'E:/Nora/Xilinx/mux_adc_intan_simplified/PCB_board/PCB_board.runs/synth_1/SPI_counter.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 705.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 15 13:40:51 2017...
