5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd mem1.vcd -o mem1.cdd -v mem1.v
3 0 main main mem1.v 1 21
1 i 0 6 30008 32 96 aa aa aa aa aa aa aa aa
7 1 8 9
