{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394124773470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 11:52:53 2014 " "Processing started: Thu Mar  6 11:52:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394124773496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1394124773496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc system -c system " "Command: quartus_drc system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1394124773498 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1394124774723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1394124774723 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1394124774723 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1394124774723 ""}
{ "Info" "ISTA_SDC_FOUND" "system.sdc " "Reading SDC File: 'system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1394124774748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system.sdc 2 CLOCK_50 port " "Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port" {  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1394124774749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_50 \[get_ports \{CLOCK_50\}\] -period 50MHz " "create_clock -name CLK_50 \[get_ports \{CLOCK_50\}\] -period 50MHz" {  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1394124774750 ""}  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1394124774750 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Rise) setup and hold " "From CLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Rise) setup and hold " "From CPUCLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CLK (Rise) setup and hold " "From CPUCLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Fall) setup and hold " "From CLK (Fall) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Fall) setup and hold " "From CPUCLK (Rise) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CPUCLK (Rise) setup and hold " "From CLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CPUCLK (Rise) setup and hold " "From CLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Rise) setup and hold " "From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CPUCLK (Rise) setup and hold " "From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Fall) setup and hold " "From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124774792 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1394124774792 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 504 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 504 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_aluResult\[14\] " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_aluResult\[14\]\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1450 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_halt_out " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_halt_out\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1504 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_iMemLoad\[29\] " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_iMemLoad\[29\]\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1473 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_imemload_output\[29\] " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_imemload_output\[29\]\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1627 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_request_dmemREN_output " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_request_dmemREN_output\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1660 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[28\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[28\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1701 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_imemload_output\[16\] " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_imemload_output\[16\]\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1640 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_iMemLoad\[27\] " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_iMemLoad\[27\]\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1475 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_imemload_output\[27\] " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_imemload_output\[27\]\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1629 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[27\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[27\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1702 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1506 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_branchSelect " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_branchSelect\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1503 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_branch_output " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_branch_output\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1659 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[24\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[24\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1705 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemWEN " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemWEN\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1501 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_request_dmemWEN_output " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_request_dmemWEN_output\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1661 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[29\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[29\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1700 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_aluResult\[13\] " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_aluResult\[13\]\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1451 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_ALUop_output\[1\] " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_ALUop_output\[1\]\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[5\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[5\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1724 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_aluResult\[15\] " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_aluResult\[15\]\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1449 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_ALUsrc_output\[0\] " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_ALUsrc_output\[0\]\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1518 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[26\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[26\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1703 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_aluResult\[12\] " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_aluResult\[12\]\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1452 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_rdat_one_output\[12\] " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_rdat_one_output\[12\]\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1580 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|mem_wb_latch:MEMWB\|temp_branchDest\[3\] " "Node  \"pipeline:CPU\|datapath:DP\|mem_wb_latch:MEMWB\|temp_branchDest\[3\]\"" {  } { { "../source/mem_wb_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/mem_wb_latch.sv" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1271 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_branchDest\[3\] " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_branchDest\[3\]\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1466 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_regdst_output\[1\] " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_regdst_output\[1\]\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1527 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[31\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[31\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1698 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_pcselect\[0\] " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_pcselect\[0\]\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1336 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776145 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1394124776145 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1394124776145 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CPUCLK " "Node  \"CPUCLK\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 2986 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776149 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1394124776149 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 2 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CPUCLK " "Node  \"CPUCLK\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 2986 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776178 ""} { "Warning" "WDRC_NODES_WARNING" " CLK " "Node  \"CLK\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776178 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1394124776178 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " nRST " "Node  \"nRST\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776180 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1394124776180 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 149 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 149 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[12\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[12\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 8883 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 768 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[22\]~32 " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[22\]~32\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 4434 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 4432 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ramaddr~27 " "Node  \"ramaddr~27\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3114 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|id_ex_wen~0 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|id_ex_wen~0\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3525 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~0 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~0\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3519 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|use_after_load~6 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|use_after_load~6\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3536 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|pc_wen~3 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|pc_wen~3\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 5952 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~5 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~5\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3524 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~3 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~3\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3522 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|always1~2 " "Node  \"ram:RAM\|always1~2\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3161 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1506 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~4 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~4\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3523 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[24\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[24\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1705 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|memory_control:CC\|ccif.iwait\[0\]~0 " "Node  \"pipeline:CPU\|memory_control:CC\|ccif.iwait\[0\]~0\"" {  } { { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3529 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemWEN " "Node  \"pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemWEN\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1501 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776185 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1394124776185 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1394124776185 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " nRST~inputclkctrl " "Node  \"nRST~inputclkctrl\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 8887 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " CPUCLK~clkctrl " "Node  \"CPUCLK~clkctrl\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 8886 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|id_ex_wen~0 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|id_ex_wen~0\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3525 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[16\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[16\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1713 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[17\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[17\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1712 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[21\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[21\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1708 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[22\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[22\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1707 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[18\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[18\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1711 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[23\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[23\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1706 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[24\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[24\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1705 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[19\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[19\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1710 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 8883 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~5 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~5\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3524 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~0 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~0\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3519 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~4 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~4\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3523 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~3 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~3\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3522 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " CLK~inputclkctrl " "Node  \"CLK~inputclkctrl\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 8888 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\|Mux30~1 " "Node  \"pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\|Mux30~1\"" {  } { { "../source/alu_source_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3227 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\|Mux31~1 " "Node  \"pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\|Mux31~1\"" {  } { { "../source/alu_source_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3259 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_ALUop_output\[0\] " "Node  \"pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_ALUop_output\[0\]\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|id_ex_flush " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|id_ex_flush\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 1741 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " ramaddr~25 " "Node  \"ramaddr~25\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3112 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 768 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " ramaddr~7 " "Node  \"ramaddr~7\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 3088 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394124776192 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1394124776192 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1394124776192 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "199 508 " "Design Assistant information: finished post-fitting analysis of current design -- generated 199 information messages and 508 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1394124776194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 54 s Quartus II 32-bit " "Quartus II 32-bit Design Assistant was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394124776482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 11:52:56 2014 " "Processing ended: Thu Mar  6 11:52:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394124776482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394124776482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394124776482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1394124776482 ""}
