


                              Fusion Compiler (TM)

             Version U-2022.12-SP6 for linux64 - Aug 25, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
########################################################
#####          Placement and Optimization          #####
########################################################
# Sourcing setup script
source -echo ../../setup/icc2_dp_setup.tcl
set CURR_DIR  [pwd]
set PROY_HOME ${CURR_DIR}/../..;
set TSMC_HOME "/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME";
############################
## RTL file name and type ##
############################
set DESIGN_NAME "top"
set HDL "sverilog"
set DESIGN_LIBRARY "${DESIGN_NAME}_lib"
#################################
set time [get_date]
puts "Command Start at: ${time}"
Command Start at: Sun May 25 01:56:40 2025
####################################
### 1. Variables for design prep ###
####################################
### SDC File
set SDCNAME "${DESIGN_NAME}"
### Ref Libs
set NDM_LIBS_PATH "../../setup/ndm_libraries/ndm/"
set STD_TIME_FRAME "../../setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm"
set REFERENCE_LIBRARY "{${STD_TIME_FRAME} }"
set REFERENCE_LIBRARY 		[list   ${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sd_physical_only.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3_physical_only.ndm \
									${NDM_LIBS_PATH}/tpbn65v_physical_only.ndm \
									${NDM_LIBS_PATH}/tpin65gv_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sdml.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3ml.ndm \
									${NDM_LIBS_PATH}/ts1n65lpa2048x32m4_140a_5m.ndm ];
################################
### 2. Tech files and setup ####
################################
set TECH_FILE "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tsmcn65_9lmT2.tf"
set TECH_LIB ""
#######################
## Layers and widths ##
#######################
set STANDARD_CELLS_WIDTH 0.42
set MAX_ROUTING_LAYER   "M6"
set MIN_ROUTING_LAYER   "M2"
set TARGET_SKEW         0.1
set RTL_PATH		"${CURR_DIR}/../../../common/rtl"
set SDC_PATH		"${CURR_DIR}/../../../common/sdc"
set SDC_FILE		"${CURR_DIR}/${DESIGN_NAME}.sdc"
####################################################
set VERILOG_PATH	"${RTL_PATH}/verilog"
set SVERILOG_PATH	"${RTL_PATH}/sverilog" 
set VHDL_PATH		"${RTL_PATH}/vhdl"
set RESULTS_PATH	"${CURR_DIR}/../../results"
set REPORTS_PATH	"${CURR_DIR}/../../reports"
###########
## Paths ##
###########
set DRC_RUNSET_FILE	"${CURR_DIR}/../../DRC/ICVLN65S_9M_6X2Z.26_1a"
set GDS_MAP_FILE        "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwpcg_200a/gdsout_6X2Z.map"
set ICV                "-I /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xh018/synopsys/v9_0/ICValidator/v9_0_2"
####################
## Auto-floorplan ##
####################
set CONTROL_AUTO           "core"
# Percentage of cell area usage
set CORE_UTILIZATION_AUTO  0.5
# Move the nucleus 10 units
set CORE_OFFSET_AUTO       10
# Core shape
set SHAPE_AUTO             "R"
# Aspect ratio
set SIDE_RATIO_AUTO        {1 1.5}
# Flip the first row of the cell
set FFR_AUTO               "true"
# Using the M3 layer for pins
set LAYER_PIN_AUTO         {M3}
# Allows pins on all sides of the cell
set SIDES_AUTO             {1 2 3 4}
# Distance between pins
set PIN_SPACE_AUTO         4
######################
## Floorplan manual ##
######################
set CONTROL_M            "core"
# Percentage of cell area usage
set CORE_UTILIZATION_M   0.5
# Move the nucleus 10 units 
set CORE_OFFSET_M        10
# Core shape
set SHAPE_M              "R"
# Aspect ratio 
set SIDE_RATIO_M         {1.5 1}
# Flip the first row of the cell
set FFR_M                "true" 
# Using the M3 layer for pins
set LAYER_PIN_M          {M3}
# Allows pins on all sides of the cell
set SIDES_M              {1 2 3 4}
# Distance between pins
set PIN_SPACE_M          4 
#########################
## Configure MultiCore ##
#########################
set_host_options -name Oculi -max_cores 2
#report_host_options
source ${CURR_DIR}/../../setup/utilities.tcl
set UNSELECT_RULES "PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*"
PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*
#### ----- Open lib and create new block from previous script (04_read_floorplan_....tcl) ----- ####
# Open the design library
open_lib ${DESIGN_LIBRARY}
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/flow/work/top_lib' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sd_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpbn65v_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpin65gv_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sdml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3ml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/ts1n65lpa2048x32m4_140a_5m.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sd_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sdml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3ml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
{top_lib}
# Copy and open block
copy_block -from ${DESIGN_NAME}/final_floorplan -to ${DESIGN_NAME}/place_opt
Information: User units loaded from library 'tcbn65lphpbwpcghvt_1' (LNK-040)
{top_lib:top/place_opt.design}
open_block ${DESIGN_NAME}/place_opt
Information: Incrementing open_count of block 'top_lib:top/place_opt.design' to 2. (DES-021)
{top_lib:top/place_opt.design}
#### -----  Setup application options ----- ####
# Enable floorplan without scandef
set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
# Place and congestion effort set to high
set_app_options -name place_opt.final_place.effort -value high
place_opt.final_place.effort high
set_app_options -name place_opt.place.congestion_effort -value high
place_opt.place.congestion_effort high
set_app_options -name opt.common.user_instance_name_prefix -value place_opt
opt.common.user_instance_name_prefix place_opt
#### -----  Compile_fusion to initial_opto stage to get the design ready for placement and optimization ----- ####
#set_lib_cell_purpose -include none {*/SDF* */ANTENNA* */MPROBE* */SIGNALHOLDDHDLL}
compile_fusion -to initial_opto
Using libraries: top_lib tcbn65lphpbwpcghvt_1_physical_only tcbn65lphpbwp_1_physical_only tpdn65lpgv2od3_sd_physical_only tpfn65lpgv2od3_physical_only tpbn65v_physical_only tpin65gv_physical_only tcbn65lphpbwpcghvt_1 tcbn65lphpbwp_1 tpdn65lpgv2od3_sdml tpfn65lpgv2od3ml ts1n65lpa2048x32m4_140a_5m
Visiting block top_lib:top/place_opt.design
Design 'top' was successfully linked.
Information: Timer using 1 threads
Warning: Technology layer 'AP' setting 'routing-direction' is not valid (NEX-001)
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to initial_opto' (FLW-8000)
Information: Time: 2025-05-25 01:56:41 / Session: 0.00 hr / Command: 0.00 hr / Memory: 458 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2025-05-25 01:56:46 / Session: 0.00 hr / Command: 0.00 hr / Memory: 697 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2025-05-25 01:56:47 / Session: 0.00 hr / Command: 0.00 hr / Memory: 697 MB (FLW-8100)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2025-05-25 01:56:47 / Session: 0.00 hr / Command: 0.00 hr / Memory: 697 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 01:56:47 / Session: 0.00 hr / Command: 0.00 hr / Memory: 697 MB (FLW-8100)
Information: The hierarchy syndrome_gen[0].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[10].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[11].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[12].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[13].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[14].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[15].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[16].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[17].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[18].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: 32 of 32 hierarchies are ungrouped. Use report_ungroup for a list. (UNG-1003)
Information: Result of compile_fusion / initial_map / Auto Ungroup (FLW-8500)
Information: Ungroup Summary Report (UNG-1007)
-------------------------------------------------------------------
Hierarchy                                                 Count
-------------------------------------------------------------------
Auto ungrouped hierarchies                                  32
-------------------------------------------------------------------
Information: 22 out of 32 UNG-1001 messages were not printed due to limit 10 (after 'compile_fusion' at 05_place_opt.tcl:33) (MSG-3913)
Information: Register Bits Before Sharing = 224, After Sharing = 224, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 01:56:48 / Session: 0.00 hr / Command: 0.00 hr / Memory: 735 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2025-05-25 01:56:48 / Session: 0.00 hr / Command: 0.00 hr / Memory: 735 MB (FLW-8100)
Information: Timer using 1 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2025-05-25 01:56:54 / Session: 0.01 hr / Command: 0.00 hr / Memory: 745 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2025-05-25 01:56:54 / Session: 0.01 hr / Command: 0.00 hr / Memory: 745 MB (FLW-8100)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2025-05-25 01:57:09 / Session: 0.01 hr / Command: 0.01 hr / Memory: 750 MB (FLW-8100)

Information: Register Bits Before Sharing = 224, After Sharing = 224, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 01:57:10 / Session: 0.01 hr / Command: 0.01 hr / Memory: 788 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 01:57:10 / Session: 0.01 hr / Command: 0.01 hr / Memory: 788 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           2 |            224 |        224
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       6972.80           -        1604              0.01       788
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2025-05-25 01:57:10 / Session: 0.01 hr / Command: 0.01 hr / Memory: 788 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     3     1  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     5     3  3        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 3 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2025-05-25 01:57:10 / Session: 0.01 hr / Command: 0.01 hr / Memory: 788 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: Auto deriving 'vertical' routing direction for layer 'AP'. (DMM-115)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-05-25 01:57:10 / Session: 0.01 hr / Command: 0.01 hr / Memory: 788 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |            224 |        224
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-05-25 01:57:10 / Session: 0.01 hr / Command: 0.01 hr / Memory: 788 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 01:57:11 / Session: 0.01 hr / Command: 0.01 hr / Memory: 802 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 01:57:13 / Session: 0.01 hr / Command: 0.01 hr / Memory: 830 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2025-05-25 01:57:13 / Session: 0.01 hr / Command: 0.01 hr / Memory: 830 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2025-05-25 01:57:27 / Session: 0.02 hr / Command: 0.01 hr / Memory: 839 MB (FLW-8100)

Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Register Bits Before Sharing = 0, After Sharing = 0, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 01:57:31 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 01:57:31 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2025-05-25 01:57:31 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user        13939.2   { {10 10} {10 106} {155.2 106} {155.2 10} }
die             user        19163.2   { {0 0} {0 116} {165.2 116} {165.2 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  264                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2025-05-25 01:57:31 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2025-05-25 01:57:31 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1878
Timing factor = 1
Non-default weight range: (0.977109, 2.93133)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.69003e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2025-05-25 01:57:32 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-05-25 01:57:33 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-05-25 01:57:34 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 01:57:34 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 01:57:34 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-05-25 01:57:34 / Session: 0.02 hr / Command: 0.01 hr / Memory: 877 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-05-25 01:57:37 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 01:57:37 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 01:57:37 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-05-25 01:57:37 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user        13939.2   { {10 10} {10 106} {155.2 106} {155.2 10} }
die             user        19163.2   { {0 0} {0 116} {165.2 116} {165.2 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  264                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-05-25 01:57:37 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       7062.40           -        1595              0.02       876
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2025-05-25 01:57:37 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    12     9  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     1     1  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:    15    15  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    30    27  1        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 27 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2025-05-25 01:57:37 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Timer using 1 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-05-25 01:57:39 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
****** eLpp weights (no caps)
Number of nets: 1878, of which 1876 non-clock nets
Number of nets with 0 toggle rate: 299
Max toggle rate = 0.2, average toggle rate = 0.00549725
Max non-clock toggle rate = 0.0202189
eLpp weight range = (0, 36.3818)
*** 3 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1878
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.849148, 4.48733)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
Information: Coarse placer weighted wire length estimate = 3.76855e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 1878, of which 1876 non-clock nets
Number of nets with 0 toggle rate: 299
Max toggle rate = 0.2, average toggle rate = 0.00549725
Max non-clock toggle rate = 0.0202189
eLpp weight range = (0, 36.3818)
*** 3 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1878
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.849148, 4.48733)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Using worst RC corner 'cornerSS' for buffer aware analysis.
DTDP placement: scenario=scenarioSS
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 0 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.75778e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-05-25 01:57:42 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)

Information: Placing unplaced pins (AFP-1007)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2025-05-25 01:57:42 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    22     7  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    22     7  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 7 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2025-05-25 01:57:42 / Session: 0.02 hr / Command: 0.02 hr / Memory: 877 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 1 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0274 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa5f356f8): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa5f356f8): 560
Total 0.0227 seconds to load 2291 cell instances into cellmap, 1595 cells are off site row
Moveable cells: 1595; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.2139, cell height 2.0000, cell area 4.4278 for total 1595 placed and application fixed cells
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-05-25 01:57:48 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1070 MB (FLW-8100)
min assign layer = M2
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 1878 None; 0 M4; 0 Total
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Information: Pin clk is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_p1_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_p1_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin clk is on clock network. Skipping. (OPT-067)
Found 82 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (898.573853)

Processing Buffer Trees  (ROI) ... 

    [9]  10% ...
    [18]  20% ...
    [27]  30% ...
    [36]  40% ...
    [45]  50% ...
    [54]  60% ...
    [63]  70% ...
    [72]  80% ...
    [81]  90% ...
    [82] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           19
  Inverters:            2           18
------------ ------------ ------------
      Total:            2           37
------------ ------------ ------------

Number of Drivers Sized: 28 [34.15%]

                      P: 28 [34.15%]
                      N: 0 [0.00%]

WINFO: 1913 None; 0 M4; 0 Total
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Pin clock_gate_p1_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin clk is on clock network. Skipping. (OPT-067)
WINFO: 1913 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.23 sec ELAPSE 0 hr : 0 min : 1.24 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1096568 K / inuse 1078632 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       7312.80   203416.72        1630              0.02      1070
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-05-25 01:57:50 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1071 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2025-05-25 01:57:50 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1071 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    27     5  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    27     5  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 5 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2025-05-25 01:57:50 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1071 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 1 threads
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0288 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

compile command begin                   CPU:    78 s (  0.02 hr )  ELAPSE:    79 s (  0.02 hr )  MEM-PEAK:  1070 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

compile timing update complete          CPU:    78 s (  0.02 hr )  ELAPSE:    79 s (  0.02 hr )  MEM-PEAK:  1070 MB

compile initial QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0 203416.719
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   2452.617
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 203416.719      7312.80       1630         19         83
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 203416.719      7312.80       1630
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
compile initialization complete         CPU:    82 s (  0.02 hr )  ELAPSE:    83 s (  0.02 hr )  MEM-PEAK:  1070 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0287 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x91300fc0): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x91300fc0): 560
Total 0.0232 seconds to load 2326 cell instances into cellmap, 1593 cells are off site row
Moveable cells: 1630; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.2432, cell height 2.0000, cell area 4.4864 for total 1630 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 01:58:00 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1098 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 01:58:06 / Session: 0.03 hr / Command: 0.02 hr / Memory: 1176 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Preconditioning Placement (FLW-8000)
Information: Time: 2025-05-25 01:58:06 / Session: 0.03 hr / Command: 0.02 hr / Memory: 1176 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1910
Timing factor = 1
Non-default weight range: (0.941071, 2.82321)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.7069e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Preconditioning Placement (FLW-8001)
Information: Time: 2025-05-25 01:58:07 / Session: 0.03 hr / Command: 0.02 hr / Memory: 1192 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2025-05-25 01:58:07 / Session: 0.03 hr / Command: 0.02 hr / Memory: 1192 MB (FLW-8100)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.51970', effective utilization is '0.58041'. (OPT-055)
chip utilization before DTDP: 0.58
Start Timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0292 seconds to build cellmap data
Snapped 1627 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8170 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ctmi_4347 is placed overlapping with other cells at {{40.200 16.000} {41.000 18.000}}. (ZRT-763)
Warning: Cell phfnr_buf_379 is placed overlapping with other cells at {{84.800 16.000} {85.400 18.000}}. (ZRT-763)
Warning: Cell phfnr_buf_392 is placed overlapping with other cells at {{28.400 82.000} {29.000 84.000}}. (ZRT-763)
Warning: Cell ctmi_4682 is placed overlapping with other cells at {{84.000 88.000} {85.600 90.000}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   25  Proc    0 
[End of Read DB] Total (MB): Used   32  Alloctr   32  Proc 8170 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 8170 
Net statistics:
Total number of nets     = 1913
Number of nets to route  = 1909
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1910, Total Half Perimeter Wire Length (HPWL) 44343 microns
HPWL   0 ~   50 microns: Net Count     1675	Total HPWL        20737 microns
HPWL  50 ~  100 microns: Net Count      122	Total HPWL         8968 microns
HPWL 100 ~  200 microns: Net Count      109	Total HPWL        13766 microns
HPWL 200 ~  300 microns: Net Count        4	Total HPWL          873 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   34  Proc 8170 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.47	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   35  Alloctr   35  Proc 8170 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   35  Alloctr   35  Proc 8170 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   35  Alloctr   35  Proc 8170 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  139  Alloctr  139  Proc 8250 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  140  Alloctr  141  Proc 8250 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  1511 Max = 6 GRCs =  1295 (13.45%)
Initial. H routing: Overflow =  1259 Max = 6 (GRCs =  1) GRCs =  1070 (22.23%)
Initial. V routing: Overflow =   252 Max = 6 (GRCs =  1) GRCs =   225 (4.67%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   252 Max = 6 (GRCs =  1) GRCs =   225 (4.67%)
Initial. M3         Overflow =  1259 Max = 6 (GRCs =  1) GRCs =  1070 (22.23%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 52465.06
Initial. Layer M1 wire length = 120.36
Initial. Layer M2 wire length = 10002.56
Initial. Layer M3 wire length = 2609.40
Initial. Layer M4 wire length = 11501.43
Initial. Layer M5 wire length = 28205.60
Initial. Layer M6 wire length = 25.70
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 22617
Initial. Via VIA12 count = 6831
Initial. Via VIA23 count = 5634
Initial. Via VIA34 count = 5182
Initial. Via VIA45 count = 4964
Initial. Via VIA56 count = 6
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 01:58:09 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  140  Alloctr  141  Proc 8250 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1546 Max = 6 GRCs =  1208 (12.55%)
phase1. H routing: Overflow =  1397 Max = 6 (GRCs =  1) GRCs =  1049 (21.79%)
phase1. V routing: Overflow =   149 Max = 4 (GRCs =  2) GRCs =   159 (3.30%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   149 Max = 4 (GRCs =  2) GRCs =   159 (3.30%)
phase1. M3         Overflow =  1397 Max = 6 (GRCs =  1) GRCs =  1049 (21.79%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 54055.47
phase1. Layer M1 wire length = 248.24
phase1. Layer M2 wire length = 10914.14
phase1. Layer M3 wire length = 2614.97
phase1. Layer M4 wire length = 11942.38
phase1. Layer M5 wire length = 28279.86
phase1. Layer M6 wire length = 55.89
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 22470
phase1. Via VIA12 count = 6979
phase1. Via VIA23 count = 5511
phase1. Via VIA34 count = 5086
phase1. Via VIA45 count = 4879
phase1. Via VIA56 count = 15
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  108  Alloctr  108  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  140  Alloctr  141  Proc 8250 

Congestion utilization per direction:
Average vertical track utilization   = 17.07 %
Peak    vertical track utilization   = 65.52 %
Average horizontal track utilization = 15.56 %
Peak    horizontal track utilization = 65.00 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Global Routing] Stage (MB): Used  107  Alloctr  108  Proc   80 
[End of Global Routing] Total (MB): Used  139  Alloctr  140  Proc 8250 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -25  Alloctr  -25  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8250 
Using per-layer congestion maps for congestion reduction.
Information: 8.85% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.55 to 0.55. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
Moved 0 out of 2323 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
****** eLpp weights (with caps)
Number of nets: 1910, of which 1908 non-clock nets
Number of nets with 0 toggle rate: 295
Max toggle rate = 0.2, average toggle rate = 0.00558589
Max non-clock toggle rate = 0.0202189
eLpp weight range = (0, 21.4005)
*** 9 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1910
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.841022, 2.98108)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=scenarioSS
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.68558e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 1627 out of 2323 cells, ratio = 0.700387
Total displacement = 10303.396484(um)
Max displacement = 79.128197(um), place_optHFSINV_158_433 (122.876602, 49.134998, 4) => (69.595398, 72.982002, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      2.28(um)
  0 ~  20% cells displacement <=      3.27(um)
  0 ~  30% cells displacement <=      4.04(um)
  0 ~  40% cells displacement <=      4.78(um)
  0 ~  50% cells displacement <=      5.52(um)
  0 ~  60% cells displacement <=      6.26(um)
  0 ~  70% cells displacement <=      7.13(um)
  0 ~  80% cells displacement <=      8.27(um)
  0 ~  90% cells displacement <=     10.55(um)
  0 ~ 100% cells displacement <=     79.13(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2025-05-25 01:58:11 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)

Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 01:58:11 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
COST: WSV 1
Optimizing by locations using cost type 4
Largest Tree:            0
Number of Trees:         0
Average Pins/Tree:       
Number of Permuted Pins: 0
Number of Eligible Pins: 0
CPU: total 0.01, RPNET 0, opt 0 = NF 0 + FNS 0
CCL: Total Usage Adjustment : 1
INFO: Derive row count 58 from GR congestion map (58/1)
INFO: Derive col count 83 from GR congestion map (83/1)
Convert timing mode ...
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
SCO-OVERLAP-CHECK: CPU & wall time: 0.000s / 0.000s
SCO-OVERLAP-CHECK: CPU & wall time: 0.000s / 0.000s
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 01:58:14 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2025-05-25 01:58:14 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
min assign layer = M2
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0291 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x910d3a40): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x910d3a40): 560
Total 0.0236 seconds to load 2323 cell instances into cellmap, 1627 cells are off site row
Moveable cells: 1627; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.2263, cell height 2.0000, cell area 4.4526 for total 1627 placed and application fixed cells
orb constraints: using power mt scenarios
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 1910 None; 0 M4; 0 Total
Information: Pin clk is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_p1_reg/Q is on clock network. Skipping. (OPT-067)
Found 0 buffer-tree drivers
No violators found
WINFO: 1910 None; 0 M4; 0 Total
WINFO: 1910 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.22 sec ELAPSE 0 hr : 0 min : 0.22 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: Result of compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       7244.40   190471.89        1627              0.03      1272
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0293 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x91302fc0): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x91302fc0): 560
Total 0.0235 seconds to load 2323 cell instances into cellmap, 1627 cells are off site row
Moveable cells: 1627; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.2263, cell height 2.0000, cell area 4.4526 for total 1627 placed and application fixed cells
Warning: Skipping pin tapfiller!TAPCELLHPBWP!119/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!118/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!117/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!116/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!115/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!114/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!113/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!112/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!111/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!110/VDD. Reason - Power/Ground pin. (OPT-069)
Note - message 'OPT-069' limit (10) exceeded. Remainder will be suppressed.
INFO: total number of constant pins: 449
INFO: constant pins which are scan-pins: 448
INFO: constant pins that are not scan-pins: 1
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2025-05-25 01:58:15 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-05-25 01:58:15 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2025-05-25 01:58:15 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       7279.20   192705.11        1656              0.03      1272
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2025-05-25 01:58:15 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       7279.20   192705.11        1656              0.03      1272
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |            224 |        224
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-05-25 01:58:16 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Timer using 1 threads
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.124911471708  9.863160778731  6.078286964085  2.744209241123  8.318113904907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.983075712869  2.700879612761  3.840513064440  3.750207953169  7.663456142299
Warning: By turning on the ropt.skip_final_timing_update app option, you are skipping the full timing update at the end and the final qor printing. Doing so will make all timing values from this point not up-to-date until you run a full timing update!
compile command statistics  CPU=26 sec (0.01 hr) ELAPSED=26 sec (0.01 hr) MEM-PEAK=1.242 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Compile-fusion command begin                   CPU:   105 s (  0.03 hr )  ELAPSE:   106 s (  0.03 hr )  MEM-PEAK:  1272 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:   106 s (  0.03 hr )  ELAPSE:   107 s (  0.03 hr )  MEM-PEAK:  1272 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        1     0.0179        0 192705.109
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   2270.263
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     0.0179        0 192705.109      7279.20       1656         19         80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1        0 192705.109      7279.20       1656
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Compile-fusion initialization complete         CPU:   110 s (  0.03 hr )  ELAPSE:   111 s (  0.03 hr )  MEM-PEAK:  1272 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-05-25 01:58:23 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0298 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xbaa58498): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xbaa58498): 560
Total 0.0234 seconds to load 2352 cell instances into cellmap, 1627 cells are off site row
Moveable cells: 1656; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1978, cell height 2.0000, cell area 4.3957 for total 1656 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00      0.00         0       7279.20   192705.11        1656              0.03      1272
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00      0.00         0       7093.20   167761.42        1656              0.03      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-05-25 01:58:25 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)


Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2025-05-25 01:58:25 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0292 seconds to build cellmap data
=====> Processed 69 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2352        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2352
number of references:                69
number of site rows:                 48
number of locations attempted:    26216
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1656 (17733 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.607 um ( 0.30 row height)
rms weighted cell displacement:   0.607 um ( 0.30 row height)
max cell displacement:            2.397 um ( 1.20 row height)
avg cell displacement:            0.479 um ( 0.24 row height)
avg weighted cell displacement:   0.479 um ( 0.24 row height)
number of cells moved:             1252
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: reg_data_reg[60] (SDFCND0HPBWP)
  Input location: (113.044,50.443)
  Legal location: (115.4,50)
  Displacement:   2.397 um ( 1.20 row height)
Cell: place_optoptlc_534 (TIELHPBWP)
  Input location: (114.8,72)
  Legal location: (114.4,74)
  Displacement:   2.040 um ( 1.02 row height)
Cell: place_optoptlc_543 (TIELHPBWP)
  Input location: (105.6,98)
  Legal location: (105.6,100)
  Displacement:   2.000 um ( 1.00 row height)
Cell: place_optoptlc_550 (TIELHPBWP)
  Input location: (76.6,24)
  Legal location: (76.6,26)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_5141 (OAI221D0HPBWP)
  Input location: (116.8,80)
  Legal location: (116.8,78)
  Displacement:   2.000 um ( 1.00 row height)
Cell: reg_data_reg[105] (SDFCND0HPBWP)
  Input location: (112.512,81.9108)
  Legal location: (112.6,80)
  Displacement:   1.913 um ( 0.96 row height)
Cell: reg_data_reg[93] (SDFCND0HPBWP)
  Input location: (22.5618,79.8567)
  Legal location: (22.8,78)
  Displacement:   1.872 um ( 0.94 row height)
Cell: ctmi_4314 (XNR3D0HPBWP)
  Input location: (53.4004,78.1451)
  Legal location: (51.6,78)
  Displacement:   1.806 um ( 0.90 row height)
Cell: place_optoptlc_530 (TIELHPBWP)
  Input location: (25.8,22)
  Legal location: (24,22)
  Displacement:   1.800 um ( 0.90 row height)
Cell: place_optoptlc_542 (TIELHPBWP)
  Input location: (91.8,76)
  Legal location: (93.6,76)
  Displacement:   1.800 um ( 0.90 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2025-05-25 01:58:26 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00         0       7093.20   167652.31        1656              0.03      1272
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2025-05-25 01:58:27 / Session: 0.03 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0270 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9d110f18): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9d110f18): 560
Total 0.0247 seconds to load 2352 cell instances into cellmap
Moveable cells: 1656; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1417, cell height 2.0000, cell area 4.2833 for total 1656 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         0       7093.20   167652.31        1656              0.03      1272
INFO: total number of constant pins: 449
INFO: constant pins which are scan-pins: 448
INFO: constant pins that are not scan-pins: 1

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272

Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0             1937             1937           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 20         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 21         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 22         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 23         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 24         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
Compile-fusion optimization Phase 17 Iter 25         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         0       7090.80   167652.20        1654              0.03      1272
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00         0       7086.80   167539.31        1654              0.03      1272
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         0       7082.40   167243.52        1654              0.03      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         0       7082.40   167243.52        1654              0.03      1272
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         0       7082.40   167243.52        1654              0.03      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         0       7082.40   167243.52        1654              0.03      1272
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00400682 cumPct:    81.75 estdown: 0.00089435 cumUp:   54 numDown:  181 status= valid
Knee-Processing :  cumEst: 0.00490117 cumPct:   100.00 estdown: 0.00000000 cumUp: 1429 numDown:    0 status= valid

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
LAO is disable, refresh para
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0             1937             1937           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 27 Iter 11         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter 12         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter 13         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter 14         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter 15         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 27 Iter 16         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Compile-fusion optimization Phase 29 Iter  3         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2025-05-25 01:58:40 / Session: 0.04 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)


Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272


Compile-fusion optimization complete                 0.00        0.00      0.00         0       7080.80   167042.33        1654              0.04      1272
Information: The net parasitics of block top are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454487461  6.565921218558  9.017937505874  3.113840310860  9.863156429871  6.078288564085  2.744209241123  8.318113604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578893224  7.876358919807  2.191135103696  0.972904651921  2.700865363801  3.840515664440  3.750207953169  7.663456842299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.340102540321  5.867308051642  7.173959985364  9.669810899761  7.591485347087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.280473710805  4.570445973083  5.624933408820  7.826858153678  4.759131418263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.492706053357  9.584261789776  2.041882987119  3.921161767338  0.650486682345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.613858496474  8.244162014587  3.504935305451  1.682717912888  7.173431718510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.655087430521  1.017730363533  5.811674266269  5.826731783342  4.349381292435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.810888608768  1.265009372220  0.417825913533  1.833873365081  6.448555737188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.567854109209  2.300207271505  0.754740430179  1.961422311696  2.781301341418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.315675318921  7.452497275083  1.902982324529  5.623408159547  7.269361008696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.293932994720  7.540100017485  0.000418717956  5.833785456721  4.754585289445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.237981158020  4.029318383122  9.406724496875  2.789965561318  0.723292414657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.062472260540  7.977859072164  5.095952459611  1.512372370128  7.396890720513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.294395307192  5.817627392987  2.343694522627  0.037327605045  0.494788240392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.544339858479  6.652618987627  4.022550451365  6.796622402757  0.618560611981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.555785806326  9.244151279990  4.051756309534  5.907680119704  1.709510091590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.643317336208  9.532406421874  6.656327709097  9.409796458072  6.136991113139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.798869202663  9.141327004596  1.286758202201  9.569285160313  2.585842502480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.130949772792  5.316318139652  7.270277730810  7.178453460747  1.109983851474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.658269253582  9.208162126737  1.495272146745  7.734048217127  4.721429981592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.162190945986  6.976358752846  5.921142880218  9.647383289440  1.463830453161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.326181331555  3.986041189875  1.607977796408  5.274421734112  3.831819560490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.002077646912  4.270712813268  1.384100406444  0.375021505316  9.766343884229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.349147872637  4.586468942042  2.717444838536  4.966982899976  1.759146734708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.133175080778  5.457772634286  3.562542280882  0.782686625367  8.475911341826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.754308314023  7.958154215855  6.204237138711  9.392117986733  8.065046868234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.476413558335  4.824144348336  7.350542470545  1.168272501288  8.717341371851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.070636452740  1.101401173231  3.581216366626  9.582674988334  2.434936329243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.296116579564  8.126238074100  0.041831431353  3.183388146508  1.644853773718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.161813120702  7.230758899142  5.075523903017  9.196143041169  6.278138334141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.346695241674  9.745977899590  3.190347192452  9.562341625954  7.726934300869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.934421909254  8.754748173730  5.000190731795  6.583379355672  1.475456728944
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0 167042.328
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1815.113
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 167042.328      7080.80       1654         19         80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 167042.328      7080.80       1654

Compile-fusion command complete                CPU:   129 s (  0.04 hr )  ELAPSE:   130 s (  0.04 hr )  MEM-PEAK:  1272 MB
Compile-fusion command statistics  CPU=23 sec (0.01 hr) ELAPSED=23 sec (0.01 hr) MEM-PEAK=1.242 GB

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2025-05-25 01:58:42 / Session: 0.04 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 8 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     3  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:    10    10  0 OPT-069   WARNING   Warning: Skipping pin tapfiller!TAPCELLHPBWP!110/VDD. Reason... (MSG-3032)
Information:     4     4  0 ZRT-763   WARNING   Warning: Cell ctmi_4682 is placed overlapping with other cel... (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    54    27  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    95    68  0        8  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 68 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

Information: The net parasitics of block top are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 8 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 14 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:    12    12  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     3  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:    10    10  0 OPT-069   WARNING   Warning: Skipping pin tapfiller!TAPCELLHPBWP!110/VDD. Reason... (MSG-3032)
Information:     1     1  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:     4     4  0 ZRT-763   WARNING   Warning: Cell ctmi_4682 is placed overlapping with other cel... (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:     1     1  0 NEX-001   WARNING   Warning: Technology layer 'AP' setting 'routing-direction' i... (MSG-3032)
Information:    54    54  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   113   113  3       14  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 113 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -to initial_opto' (FLW-8001)
Information: Time: 2025-05-25 01:58:42 / Session: 0.04 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB
1
#### ----- Classic place_opt flow ----- ####
# This part is not necessary, is just an example BUT AKS PABLO ABOUT IT JUST IN CASE -------------
# Reset the previous placement
#reset_placement
# New placement 
#create_placement \
#	-timing_driven \
#	-congestion \
#	-congestion_effort medium \
#	-buffering_aware_timing_driven
# Fix placement
#legalize_placement 
# Optimize tha placement
#place_opt
# Analyze the design
#check_legality 
#report_congestion 
#report_utilization
#collect_reports classic_place_opt_flow
#### --------------------------------------------------------------------------------------------
#### -----  Unified place_opt flow ----- ####
# Reset the previous placement
#reset_placement
# Suppress known warnings 
suppress_message SQM-1067
# Final optimization of the placement
compile_fusion -to final_opto
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to final_opto' (FLW-8000)
Information: Time: 2025-05-25 01:58:42 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: Timer using 1 threads
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2025-05-25 01:58:42 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2025-05-25 01:58:43 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2025-05-25 01:58:43 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 01:58:43 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
Information: Register Bits Before Sharing = 224, After Sharing = 224, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 01:58:47 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2025-05-25 01:58:47 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
Information: Extraction observers are detached as design net change threshold is reached.
Information: Timer using 1 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2025-05-25 01:58:47 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2025-05-25 01:58:47 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2025-05-25 01:58:48 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)

Information: Register Bits Before Sharing = 224, After Sharing = 224, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 01:58:48 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 01:58:48 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |            224 |        224
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       6982.80           -        1593              0.04      1272
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2025-05-25 01:58:48 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 2 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    12     1  3 SQM-1067  OFF-      Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... NOTE: default level: WARNING (MSG-3032)
Information:     2     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     2     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Warning: >>>>>>> Notice:    1 messages were downgraded (MSG-2104)
Information:    16     3  3        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 3 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2025-05-25 01:58:48 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-05-25 01:58:49 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |            224 |        224
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-05-25 01:58:49 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 01:58:49 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 01:58:51 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2025-05-25 01:58:51 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1272 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2025-05-25 01:59:05 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Information: Register Bits Before Sharing = 0, After Sharing = 0, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 01:59:09 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 01:59:09 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2025-05-25 01:59:09 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user        13939.2   { {10 10} {10 106} {155.2 106} {155.2 10} }
die             user        19163.2   { {0 0} {0 116} {165.2 116} {165.2 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  264                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2025-05-25 01:59:09 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2025-05-25 01:59:09 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1873
Timing factor = 1
Non-default weight range: (0.962471, 2.87717)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.5698e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2025-05-25 01:59:10 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-05-25 01:59:11 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-05-25 01:59:12 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 01:59:12 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 01:59:12 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-05-25 01:59:12 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-05-25 01:59:14 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 01:59:14 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 01:59:14 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-05-25 01:59:15 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user        13939.2   { {10 10} {10 106} {155.2 106} {155.2 10} }
die             user        19163.2   { {0 0} {0 116} {165.2 116} {165.2 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  264                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-05-25 01:59:15 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       7066.40           -        1590              0.05      1272
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2025-05-25 01:59:15 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 2 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    12     9  3 SQM-1067  OFF-      Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... NOTE: default level: WARNING (MSG-3032)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    69    15  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Warning: >>>>>>> Notice:    1 messages were downgraded (MSG-2104)
Information:    85    26  1        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 26 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2025-05-25 01:59:15 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Timer using 1 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-05-25 01:59:16 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Information: Activity propagation will be performed for scenario scenarioSS.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerSS' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioSS (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioFF identical to that on scenarioSS (POW-006)
****** eLpp weights (no caps)
Number of nets: 1873, of which 1871 non-clock nets
Number of nets with 0 toggle rate: 294
Max toggle rate = 0.2, average toggle rate = 0.00551192
Max non-clock toggle rate = 0.0202189
eLpp weight range = (0, 36.285)
*** 3 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1873
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.857125, 4.48563)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
Information: Coarse placer weighted wire length estimate = 3.56483e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 1873, of which 1871 non-clock nets
Number of nets with 0 toggle rate: 294
Max toggle rate = 0.2, average toggle rate = 0.00551192
Max non-clock toggle rate = 0.0202189
eLpp weight range = (0, 36.285)
*** 3 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1873
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.857125, 4.48563)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Using worst RC corner 'cornerSS' for buffer aware analysis.
DTDP placement: scenario=scenarioSS
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 0 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.74589e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-05-25 01:59:19 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Information: Placing unplaced pins (AFP-1007)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2025-05-25 01:59:19 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    76     7  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    76     7  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 7 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2025-05-25 01:59:19 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 1 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0274 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa6a5c0a8): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa6a5c0a8): 560
Total 0.0238 seconds to load 2286 cell instances into cellmap, 1590 cells are off site row
Moveable cells: 1590; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.2221, cell height 2.0000, cell area 4.4443 for total 1590 placed and application fixed cells
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-05-25 01:59:25 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
min assign layer = M2
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 1873 None; 0 M4; 0 Total
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 80 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (898.573853)

Processing Buffer Trees  (ROI) ... 

    [8]  10% ...
    [16]  20% ...
    [24]  30% ...
    [32]  40% ...
    [40]  50% ...
    [48]  60% ...
    [56]  70% ...
    [64]  80% ...
    [72]  90% ...
    [80] 100% ...
    [80] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           15
  Inverters:            2           27
------------ ------------ ------------
      Total:            2           42
------------ ------------ ------------

Number of Drivers Sized: 34 [42.50%]

                      P: 34 [42.50%]
                      N: 0 [0.00%]

WINFO: 1913 None; 0 M4; 0 Total
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
WINFO: 1913 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.28 sec ELAPSE 0 hr : 0 min : 1.29 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1302936 K / inuse 1089568 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       7323.20   204705.41        1630              0.05      1272
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-05-25 01:59:27 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2025-05-25 01:59:27 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    81     5  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    81     5  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 5 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2025-05-25 01:59:27 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 1 threads
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0269 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

compile command begin                   CPU:   175 s (  0.05 hr )  ELAPSE:   177 s (  0.05 hr )  MEM-PEAK:  1272 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

compile timing update complete          CPU:   176 s (  0.05 hr )  ELAPSE:   177 s (  0.05 hr )  MEM-PEAK:  1272 MB

compile initial QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0 204705.406
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   2468.492
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 204705.406      7323.20       1630         15         87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 204705.406      7323.20       1630
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
compile initialization complete         CPU:   180 s (  0.05 hr )  ELAPSE:   181 s (  0.05 hr )  MEM-PEAK:  1272 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0263 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa8a3de30): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa8a3de30): 560
Total 0.0245 seconds to load 2326 cell instances into cellmap, 1588 cells are off site row
Moveable cells: 1630; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.2464, cell height 2.0000, cell area 4.4928 for total 1630 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 01:59:38 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 01:59:43 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Preconditioning Placement (FLW-8000)
Information: Time: 2025-05-25 01:59:43 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1911
Timing factor = 1
Non-default weight range: (0.950161, 2.85048)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.63267e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Preconditioning Placement (FLW-8001)
Information: Time: 2025-05-25 01:59:44 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2025-05-25 01:59:44 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.52060', effective utilization is '0.58178'. (OPT-055)
chip utilization before DTDP: 0.58
Start Timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0271 seconds to build cellmap data
Snapped 1628 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8250 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ctmi_4359 is placed overlapping with other cells at {{51.000 28.000} {51.800 30.000}}. (ZRT-763)
Warning: Cell ctmi_5271 is placed overlapping with other cells at {{84.400 16.000} {85.200 18.000}}. (ZRT-763)
Warning: Cell phfnr_buf_716 is placed overlapping with other cells at {{26.400 92.000} {27.000 94.000}}. (ZRT-763)
Warning: Cell phfnr_buf_718 is placed overlapping with other cells at {{94.000 90.000} {94.600 92.000}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Read DB] Total (MB): Used   31  Alloctr   32  Proc 8250 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 8250 
Net statistics:
Total number of nets     = 1914
Number of nets to route  = 1911
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1912, Total Half Perimeter Wire Length (HPWL) 43762 microns
HPWL   0 ~   50 microns: Net Count     1682	Total HPWL        20878 microns
HPWL  50 ~  100 microns: Net Count      124	Total HPWL         9243 microns
HPWL 100 ~  200 microns: Net Count      103	Total HPWL        12962 microns
HPWL 200 ~  300 microns: Net Count        3	Total HPWL          679 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   34  Proc 8250 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.47	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   34  Alloctr   35  Proc 8250 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   34  Alloctr   35  Proc 8250 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   34  Alloctr   35  Proc 8250 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  138  Alloctr  139  Proc 8250 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  140  Alloctr  140  Proc 8250 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  1444 Max = 5 GRCs =  1293 (13.43%)
Initial. H routing: Overflow =  1210 Max = 5 (GRCs =  2) GRCs =  1057 (21.96%)
Initial. V routing: Overflow =   234 Max = 4 (GRCs =  5) GRCs =   236 (4.90%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M2         Overflow =   233 Max = 4 (GRCs =  5) GRCs =   235 (4.88%)
Initial. M3         Overflow =  1209 Max = 5 (GRCs =  2) GRCs =  1056 (21.94%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 52178.70
Initial. Layer M1 wire length = 99.94
Initial. Layer M2 wire length = 9947.28
Initial. Layer M3 wire length = 2616.86
Initial. Layer M4 wire length = 11475.84
Initial. Layer M5 wire length = 27911.28
Initial. Layer M6 wire length = 127.50
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 22428
Initial. Via VIA12 count = 6806
Initial. Via VIA23 count = 5572
Initial. Via VIA34 count = 5130
Initial. Via VIA45 count = 4910
Initial. Via VIA56 count = 10
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 01:59:46 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  140  Alloctr  141  Proc 8250 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1476 Max = 5 GRCs =  1198 (12.44%)
phase1. H routing: Overflow =  1356 Max = 5 (GRCs =  2) GRCs =  1047 (21.75%)
phase1. V routing: Overflow =   120 Max = 3 (GRCs =  6) GRCs =   151 (3.14%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. M2         Overflow =   120 Max = 3 (GRCs =  6) GRCs =   151 (3.14%)
phase1. M3         Overflow =  1355 Max = 5 (GRCs =  2) GRCs =  1046 (21.73%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 53307.93
phase1. Layer M1 wire length = 207.16
phase1. Layer M2 wire length = 10495.60
phase1. Layer M3 wire length = 2657.82
phase1. Layer M4 wire length = 11911.75
phase1. Layer M5 wire length = 27913.83
phase1. Layer M6 wire length = 121.78
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 22358
phase1. Via VIA12 count = 6938
phase1. Via VIA23 count = 5481
phase1. Via VIA34 count = 5068
phase1. Via VIA45 count = 4859
phase1. Via VIA56 count = 12
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  108  Alloctr  108  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  140  Alloctr  141  Proc 8250 

Congestion utilization per direction:
Average vertical track utilization   = 16.90 %
Peak    vertical track utilization   = 64.00 %
Average horizontal track utilization = 15.35 %
Peak    horizontal track utilization = 65.00 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  107  Alloctr  108  Proc    0 
[End of Global Routing] Total (MB): Used  139  Alloctr  140  Proc 8250 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -25  Alloctr  -25  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8250 
Using per-layer congestion maps for congestion reduction.
Information: 8.39% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.55 to 0.55. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
Moved 0 out of 2324 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario scenarioSS.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerSS' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioSS (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioFF identical to that on scenarioSS (POW-006)
****** eLpp weights (with caps)
Number of nets: 1911, of which 1909 non-clock nets
Number of nets with 0 toggle rate: 293
Max toggle rate = 0.2, average toggle rate = 0.00560684
Max non-clock toggle rate = 0.0202189
eLpp weight range = (0, 21.0547)
*** 5 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1911
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.831934, 2.93741)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=scenarioSS
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.62807e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 1628 out of 2324 cells, ratio = 0.700516
Total displacement = 8636.403320(um)
Max displacement = 62.649700(um), place_optHFSINV_1086_787 (144.376205, 97.613602, 4) => (109.098801, 68.241302, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      1.77(um)
  0 ~  20% cells displacement <=      2.61(um)
  0 ~  30% cells displacement <=      3.35(um)
  0 ~  40% cells displacement <=      4.14(um)
  0 ~  50% cells displacement <=      4.74(um)
  0 ~  60% cells displacement <=      5.42(um)
  0 ~  70% cells displacement <=      6.13(um)
  0 ~  80% cells displacement <=      7.29(um)
  0 ~  90% cells displacement <=      8.93(um)
  0 ~ 100% cells displacement <=     62.65(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2025-05-25 01:59:49 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)

Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 01:59:49 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)
COST: WSV 1
Optimizing by locations using cost type 4
Largest Tree:            0
Number of Trees:         0
Average Pins/Tree:       
Number of Permuted Pins: 0
Number of Eligible Pins: 0
CPU: total 0.01, RPNET 0, opt 0 = NF 0 + FNS 0
CCL: Total Usage Adjustment : 1
INFO: Derive row count 58 from GR congestion map (58/1)
INFO: Derive col count 83 from GR congestion map (83/1)
Convert timing mode ...
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
SCO-OVERLAP-CHECK: CPU & wall time: 0.000s / 0.000s
SCO-OVERLAP-CHECK: CPU & wall time: 0.000s / 0.000s
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 01:59:51 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2025-05-25 01:59:51 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)
min assign layer = M2
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0271 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa5184b28): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa5184b28): 560
Total 0.0248 seconds to load 2324 cell instances into cellmap, 1628 cells are off site row
Moveable cells: 1628; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.2286, cell height 2.0000, cell area 4.4572 for total 1628 placed and application fixed cells
orb constraints: using power mt scenarios
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 1911 None; 0 M4; 0 Total
Found 0 buffer-tree drivers
No violators found
WINFO: 1911 None; 0 M4; 0 Total
WINFO: 1911 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.22 sec ELAPSE 0 hr : 0 min : 0.22 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: Result of compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       7256.40   191275.89        1628              0.06      1272
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0270 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xc087c0a8): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xc087c0a8): 560
Total 0.0242 seconds to load 2324 cell instances into cellmap, 1628 cells are off site row
Moveable cells: 1628; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.2286, cell height 2.0000, cell area 4.4572 for total 1628 placed and application fixed cells
INFO: total number of constant pins: 449
INFO: constant pins which are scan-pins: 448
INFO: constant pins that are not scan-pins: 1
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2025-05-25 01:59:52 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-05-25 01:59:52 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2025-05-25 01:59:52 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       7290.00   193509.06        1656              0.06      1272
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2025-05-25 01:59:52 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       7290.00   193509.06        1656              0.06      1272
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |            224 |        224
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-05-25 01:59:53 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Timer using 1 threads
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.110374032746  9.863137578731  6.078288364085  2.744209241123  8.318113604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.979438373807  2.700846412761  3.840515464440  3.750207953169  7.663456842299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.340130630057  5.867307700502  7.173959785364  9.669810899761  7.591485347087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.294188029270  4.570478973083  5.624931808820  7.826858753678  4.759131118263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.406411362722  9.584294789776  2.041880387119  3.921161367338  0.650486382345
Warning: By turning on the ropt.skip_final_timing_update app option, you are skipping the full timing update at the end and the final qor printing. Doing so will make all timing values from this point not up-to-date until you run a full timing update!
compile command statistics  CPU=26 sec (0.01 hr) ELAPSED=26 sec (0.01 hr) MEM-PEAK=1.242 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Compile-fusion command begin                   CPU:   202 s (  0.06 hr )  ELAPSE:   204 s (  0.06 hr )  MEM-PEAK:  1272 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:   203 s (  0.06 hr )  ELAPSE:   204 s (  0.06 hr )  MEM-PEAK:  1272 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0 193509.062
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   2283.288
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 193509.062      7290.00       1656         15         85
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 193509.062      7290.00       1656
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Compile-fusion initialization complete         CPU:   207 s (  0.06 hr )  ELAPSE:   209 s (  0.06 hr )  MEM-PEAK:  1272 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-05-25 02:00:00 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0268 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xc426b068): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xc426b068): 560
Total 0.0249 seconds to load 2352 cell instances into cellmap, 1628 cells are off site row
Moveable cells: 1656; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.2011, cell height 2.0000, cell area 4.4022 for total 1656 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00      0.00         -       7290.00   193509.06        1656              0.06      1272
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00      0.00         -       7095.60   168600.97        1656              0.06      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-05-25 02:00:02 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)


Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2025-05-25 02:00:03 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0267 seconds to build cellmap data
=====> Processed 63 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2352        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2352
number of references:                63
number of site rows:                 48
number of locations attempted:    26694
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1656 (17739 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.587 um ( 0.29 row height)
rms weighted cell displacement:   0.587 um ( 0.29 row height)
max cell displacement:            2.680 um ( 1.34 row height)
avg cell displacement:            0.459 um ( 0.23 row height)
avg weighted cell displacement:   0.459 um ( 0.23 row height)
number of cells moved:             1255
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: reg_data_reg[126] (SDFCND0HPBWP)
  Input location: (21.632,100.619)
  Legal location: (22.2,98)
  Displacement:   2.680 um ( 1.34 row height)
Cell: place_optoptlc_886 (TIELHPBWP)
  Input location: (96.6,70)
  Legal location: (96.6,68)
  Displacement:   2.000 um ( 1.00 row height)
Cell: place_optoptlc_885 (TIELHPBWP)
  Input location: (82.6,78)
  Legal location: (82.6,80)
  Displacement:   2.000 um ( 1.00 row height)
Cell: place_optoptlc_879 (TIELHPBWP)
  Input location: (75.4,102)
  Legal location: (75.4,100)
  Displacement:   2.000 um ( 1.00 row height)
Cell: place_optoptlc_899 (TIELHPBWP)
  Input location: (128.4,76)
  Legal location: (128.4,74)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_4717 (MUX2ND0HPBWP)
  Input location: (26.5213,98.0574)
  Legal location: (26.6,100)
  Displacement:   1.944 um ( 0.97 row height)
Cell: ctmi_5386 (AO22D0HPBWP)
  Input location: (23.1753,97.7362)
  Legal location: (23.4,96)
  Displacement:   1.751 um ( 0.88 row height)
Cell: ctmi_4023 (XNR4D0HPBWP)
  Input location: (23.7388,39.9321)
  Legal location: (25.4,40)
  Displacement:   1.663 um ( 0.83 row height)
Cell: reg_data_reg[11] (SDFCND0HPBWP)
  Input location: (53.6462,33.5992)
  Legal location: (53.8,32)
  Displacement:   1.607 um ( 0.80 row height)
Cell: ctmi_5380 (NR2D0HPBWP)
  Input location: (54.6,32)
  Legal location: (53,32)
  Displacement:   1.600 um ( 0.80 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2025-05-25 02:00:03 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00         -       7095.60   168491.88        1656              0.06      1272
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2025-05-25 02:00:04 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1272 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0271 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xbc033650): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xbc033650): 560
Total 0.0245 seconds to load 2352 cell instances into cellmap
Moveable cells: 1656; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1424, cell height 2.0000, cell area 4.2848 for total 1656 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         -       7095.60   168491.88        1656              0.06      1272
INFO: total number of constant pins: 449
INFO: constant pins which are scan-pins: 448
INFO: constant pins that are not scan-pins: 1

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00         -       7093.20   168491.77        1654              0.06      1272
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         -       7093.20   168491.77        1654              0.06      1272

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00         -       7093.20   168491.77        1654              0.06      1272

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272

Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0             1934             1934           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 20         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 21         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 22         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 23         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 24         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
Compile-fusion optimization Phase 17 Iter 25         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00         -       7089.20   168296.69        1651              0.06      1272
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         -       7081.60   167923.72        1651              0.06      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         -       7081.60   167923.72        1651              0.06      1272
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         0       7081.20   167914.44        1653              0.06      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         0       7081.20   167914.44        1653              0.06      1272
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00449493 cumPct:    83.20 estdown: 0.00090771 cumUp:   54 numDown:  179 status= valid
Knee-Processing :  cumEst: 0.00533214 cumPct:    98.70 estdown: 0.00007049 cumUp:  160 numDown:   73 status= valid
Knee-Processing :  cumEst: 0.00540263 cumPct:   100.00 estdown: 0.00000000 cumUp:  233 numDown:    0 status= valid
Knee-Processing :  cumEst: 0.00540263 cumPct:   100.00 estdown: 0.00000000 cumUp: 1428 numDown:    0 status= valid

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
LAO is disable, refresh para
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0             1936             1936           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 27 Iter 11         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter 12         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter 13         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter 14         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter 15         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 27 Iter 16         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00      0.00         0       7079.60   167596.27        1653              0.06      1272
Compile-fusion optimization Phase 29 Iter  3         0.00        0.00      0.00         0       7080.00   167611.88        1653              0.06      1272
Compile-fusion optimization Phase 29 Iter  4         0.00        0.00      0.00         0       7080.00   167611.88        1653              0.06      1272

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0       7080.00   167611.88        1653              0.06      1272

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2025-05-25 02:00:17 / Session: 0.06 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)


Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         0       7080.00   167611.88        1653              0.06      1272


Compile-fusion optimization complete                 0.00        0.00      0.00         0       7080.00   167611.88        1653              0.06      1272
Information: The net parasitics of block top are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.113920706183  9.863158509851  6.078288564085  2.744209841123  8.318113104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.972084047244  2.700867443881  3.840515664440  3.750207553169  7.663456342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.340296494019  5.867308291632  7.173959985364  9.669810499761  7.591485847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.280557666155  4.570445113073  5.624933408820  7.826858753678  4.759131918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.492880909607  9.584261929766  2.041882987119  3.921161367338  0.650486182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.613932342724  8.244162254577  3.504935305451  1.682717512888  7.173431218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.655161386871  1.017730503523  5.811674266269  5.826731383342  4.349381792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.810962554018  1.265009512210  0.417825913533  1.833873965081  6.448555237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.567938055459  2.300207522645  0.754740430179  1.961422911696  2.781301841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.315759264171  7.452497526123  1.902982324529  5.623408759547  7.269361508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.293016840970  7.540100368525  0.000418717956  5.833785056721  4.754585789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.237045596468  4.029317234262  9.406724196875  2.789965861318  0.723292914657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.062536608988  7.977858923204  5.095952159611  1.512372670128  7.396890220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.294459745530  5.817626243027  2.343694222627  0.037327905045  0.494788740392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.544493296817  6.652617838767  4.022550151365  6.796622702757  0.618560111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.555849244764  9.244150120030  4.051756009534  5.907680419704  1.709510591590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.643471774646  9.532405372914  6.656327409097  9.409796758072  6.136991613139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.798923640001  9.141326955636  1.286758902201  9.569285460313  2.585842002480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.130917792005  5.316318060772  7.270277430810  7.178453760747  1.109983351474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.658237273895  9.208162057857  1.495272846745  7.734048517127  4.721429481592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696436740  3.103784701955  1.515702741133  6.162167037174  6.976358643976  5.921142780218  9.647383589440  1.463830053161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445538746  1.656592123377  3.901793750587  4.326158423743  3.986041070905  1.607977696408  5.274421034112  3.831819160490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657979322  4.787635893402  2.219113510369  6.002022030662  4.270711704398  1.384100306444  0.375021805316  9.766343484229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513651216  9.827835131473  8.118372519099  7.349192266387  4.586467833172  2.717444738536  4.966982199976  1.759146334708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392917363  1.613985256052  4.410021006611  0.133120474428  5.457771525316  3.562542180882  0.782686925367  8.475911941826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981444610  3.618147233867  7.158167536577  6.754353708773  7.958153106985  6.204237038711  9.392117286733  8.065046468234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590106744  3.546609232499  6.814269005588  3.476468942085  4.824143239466  7.350542370545  1.168272801288  8.717341971851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139876351  0.072170964172  4.751594741769  0.070681846490  1.101400064361  3.581216266626  9.582674288334  2.434936929243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.296173424251  8.126238005220  0.041831331353  3.183388446508  1.644853373718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.161870075499  7.230758820262  5.075523803017  9.196143341169  6.278138934141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.346652196361  9.745977820610  3.190347092452  9.562341925954  7.726934900869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.934488854941  8.754748104850  5.000190631795  6.583379655672  1.475456328944
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0 167611.875
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1822.497
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 167611.875      7080.00       1653         12         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 167611.875      7080.00       1653

Compile-fusion command complete                CPU:   226 s (  0.06 hr )  ELAPSE:   227 s (  0.06 hr )  MEM-PEAK:  1272 MB
Compile-fusion command statistics  CPU=23 sec (0.01 hr) ELAPSED=23 sec (0.01 hr) MEM-PEAK=1.242 GB

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2025-05-25 02:00:18 / Session: 0.06 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 7 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    30    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     2     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     6     3  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:     8     4  0 ZRT-763   WARNING   Warning: Cell phfnr_buf_718 is placed overlapping with other... (MSG-3032)
Information:    14     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:   108    27  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   170    58  0        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 58 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2025-05-25 02:00:19 / Session: 0.06 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -       7080.00   167611.88        1653              0.06      1272


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2025-05-25 02:00:20 / Session: 0.06 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)

Compile-fusion command begin                   CPU:   227 s (  0.06 hr )  ELAPSE:   228 s (  0.06 hr )  MEM-PEAK:  1272 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   227 s (  0.06 hr )  ELAPSE:   228 s (  0.06 hr )  MEM-PEAK:  1272 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0 167611.875
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1822.497
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 167611.875      7080.00       1653         12         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 167611.875      7080.00       1653
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Compile-fusion initialization complete         CPU:   231 s (  0.06 hr )  ELAPSE:   232 s (  0.06 hr )  MEM-PEAK:  1272 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0283 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa67eb458): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa67eb458): 560
Total 0.0280 seconds to load 2349 cell instances into cellmap
Moveable cells: 1653; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1416, cell height 2.0000, cell area 4.2831 for total 1653 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00         0       7080.00   167611.88        1653              0.07      1272
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00         0       7080.00   167611.88        1653              0.07      1272

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         0       7080.00   167611.88        1653              0.07      1272

Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2025-05-25 02:00:27 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)


Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-05-25 02:00:27 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         0       7080.00   167611.88        1653              0.07      1272
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0264 seconds to build cellmap data
Snapped 1653 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8250 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell place_optctmTdsLR_1_969 is placed overlapping with other cells at {{143.800 102.000} {144.600 104.000}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   31  Alloctr   31  Proc 8250 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   32  Proc 8250 
Net statistics:
Total number of nets     = 1938
Number of nets to route  = 1936
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1936, Total Half Perimeter Wire Length (HPWL) 42807 microns
HPWL   0 ~   50 microns: Net Count     1700	Total HPWL        20499 microns
HPWL  50 ~  100 microns: Net Count      140	Total HPWL        10172 microns
HPWL 100 ~  200 microns: Net Count       94	Total HPWL        11703 microns
HPWL 200 ~  300 microns: Net Count        2	Total HPWL          433 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   33  Proc 8250 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.50	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.04	 on layer (3)	 M3
Average gCell capacity  9.94	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   34  Alloctr   34  Proc 8250 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   34  Alloctr   34  Proc 8250 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   34  Alloctr   34  Proc 8250 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  138  Alloctr  138  Proc 8250 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  139  Alloctr  140  Proc 8250 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  1523 Max = 5 GRCs =  1291 (13.41%)
Initial. H routing: Overflow =  1252 Max = 5 (GRCs =  2) GRCs =  1030 (21.40%)
Initial. V routing: Overflow =   271 Max = 4 (GRCs =  2) GRCs =   261 (5.42%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   271 Max = 4 (GRCs =  2) GRCs =   261 (5.42%)
Initial. M3         Overflow =  1252 Max = 5 (GRCs =  2) GRCs =  1030 (21.40%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 51704.64
Initial. Layer M1 wire length = 38.60
Initial. Layer M2 wire length = 10294.53
Initial. Layer M3 wire length = 2670.06
Initial. Layer M4 wire length = 11065.47
Initial. Layer M5 wire length = 27532.60
Initial. Layer M6 wire length = 103.38
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 23095
Initial. Via VIA12 count = 7053
Initial. Via VIA23 count = 5720
Initial. Via VIA34 count = 5303
Initial. Via VIA45 count = 5015
Initial. Via VIA56 count = 4
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 02:00:29 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  139  Alloctr  140  Proc 8250 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1606 Max = 5 GRCs =  1230 (12.78%)
phase1. H routing: Overflow =  1453 Max = 5 (GRCs =  3) GRCs =  1037 (21.54%)
phase1. V routing: Overflow =   153 Max = 3 (GRCs =  7) GRCs =   193 (4.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   153 Max = 3 (GRCs =  7) GRCs =   193 (4.01%)
phase1. M3         Overflow =  1453 Max = 5 (GRCs =  3) GRCs =  1037 (21.54%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 53148.75
phase1. Layer M1 wire length = 113.93
phase1. Layer M2 wire length = 10783.01
phase1. Layer M3 wire length = 2644.52
phase1. Layer M4 wire length = 11857.39
phase1. Layer M5 wire length = 27631.14
phase1. Layer M6 wire length = 118.76
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 22961
phase1. Via VIA12 count = 7162
phase1. Via VIA23 count = 5603
phase1. Via VIA34 count = 5226
phase1. Via VIA45 count = 4960
phase1. Via VIA56 count = 10
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  108  Alloctr  108  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  139  Alloctr  140  Proc 8250 

Congestion utilization per direction:
Average vertical track utilization   = 17.15 %
Peak    vertical track utilization   = 68.97 %
Average horizontal track utilization = 15.32 %
Peak    horizontal track utilization = 60.00 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used  108  Alloctr  108  Proc    0 
[End of Global Routing] Total (MB): Used  139  Alloctr  139  Proc 8250 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -24  Alloctr  -25  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8250 
Using per-layer congestion maps for congestion reduction.
Information: 8.97% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.54 to 0.54. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario scenarioSS.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerSS' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioSS (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioFF identical to that on scenarioSS (POW-006)
****** eLpp weights (with caps)
Number of nets: 1936, of which 1934 non-clock nets
Number of nets with 0 toggle rate: 319
Max toggle rate = 0.2, average toggle rate = 0.00552905
Max non-clock toggle rate = 0.0202189
eLpp weight range = (0, 21.6149)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 1936
Amt power = 0.1
Non-default weight range: (0.9, 7.06149)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=scenarioSS
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.96433e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0270 seconds to build cellmap data
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xa01ffc80): 204
INFO: creating 12(r) x 17(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0xa01ffc80): 204
Total 0.0272 seconds to load 2349 cell instances into cellmap, 1653 cells are off site row
Moveable cells: 1653; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1416, cell height 2.0000, cell area 4.2831 for total 1653 placed and application fixed cells
INFO: total number of constant pins: 449
INFO: constant pins which are scan-pins: 448
INFO: constant pins that are not scan-pins: 1
Completed Timing-driven placement, Elapsed time =   0: 0: 5 
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 53 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 2400 vias out of 2604 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0271 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 61 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2349        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2349
number of references:                61
number of site rows:                 48
number of locations attempted:    27176
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1653 (17700 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.631 um ( 0.32 row height)
rms weighted cell displacement:   0.631 um ( 0.32 row height)
max cell displacement:            2.561 um ( 1.28 row height)
avg cell displacement:            0.540 um ( 0.27 row height)
avg weighted cell displacement:   0.540 um ( 0.27 row height)
number of cells moved:             1645
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: place_optoptlc_1018 (TIELHPBWP)
  Input location: (107.6,34)
  Legal location: (106,36)
  Displacement:   2.561 um ( 1.28 row height)
Cell: p1_reg[30] (SDFCNQD0HPBWP)
  Input location: (53.0101,89.5836)
  Legal location: (55.4,90)
  Displacement:   2.426 um ( 1.21 row height)
Cell: place_optoptlc_1033 (TIELHPBWP)
  Input location: (69.6,84)
  Legal location: (67.4,84)
  Displacement:   2.200 um ( 1.10 row height)
Cell: place_optoptlc_1040 (TIELHPBWP)
  Input location: (72,24)
  Legal location: (72,22)
  Displacement:   2.000 um ( 1.00 row height)
Cell: place_optoptlc_1023 (TIELHPBWP)
  Input location: (125.2,20)
  Legal location: (125.2,22)
  Displacement:   2.000 um ( 1.00 row height)
Cell: reg_data_reg[93] (SDFCND0HPBWP)
  Input location: (51.0432,74.1251)
  Legal location: (51.2,76)
  Displacement:   1.881 um ( 0.94 row height)
Cell: ctmi_5304 (OAI22D0HPBWP)
  Input location: (59.565,89.7664)
  Legal location: (60,88)
  Displacement:   1.819 um ( 0.91 row height)
Cell: place_optoptlc_1037 (TIELHPBWP)
  Input location: (86.2,40)
  Legal location: (84.4,40)
  Displacement:   1.800 um ( 0.90 row height)
Cell: p3_reg[12] (SDFCNQD0HPBWP)
  Input location: (142.391,99.5289)
  Legal location: (142.6,98)
  Displacement:   1.543 um ( 0.77 row height)
Cell: ctmi_4106 (XNR3D0HPBWP)
  Input location: (84.5045,101.168)
  Legal location: (85.4,100)
  Displacement:   1.471 um ( 0.74 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 1645 out of 2349 cells, ratio = 0.700298
Total displacement = 1024.406250(um)
Max displacement = 3.600000(um), place_optoptlc_1018 (107.599998, 36.000000, 4) => (106.000000, 36.000000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.28(um)
  0 ~  30% cells displacement <=      0.39(um)
  0 ~  40% cells displacement <=      0.51(um)
  0 ~  50% cells displacement <=      0.61(um)
  0 ~  60% cells displacement <=      0.71(um)
  0 ~  70% cells displacement <=      0.80(um)
  0 ~  80% cells displacement <=      0.92(um)
  0 ~  90% cells displacement <=      1.05(um)
  0 ~ 100% cells displacement <=      3.60(um)
Information: The net parasitics of block top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-05-25 02:00:34 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)



Compile-fusion optimization complete                 0.00        0.00      0.00         0       7080.00   167601.06        1653              0.07      1272
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.110331987433  9.863137509851  6.078288264085  2.744209541123  8.318113204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.979495228594  2.700846443881  3.840515364440  3.750207253169  7.663456442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.340197585744  5.867307731622  7.173959685364  9.669810199761  7.591485947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.280479666155  4.570444653063  5.624933108820  7.826858453678  4.759131018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.492702909607  9.584260469756  2.041882687119  3.921161067338  0.650486282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.613854342724  8.244161794567  3.504935005451  1.682717212888  7.173431318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.655083386871  1.017739043513  5.811674966269  5.826731083342  4.349381892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.810884554018  1.265008052200  0.417825613533  1.833873665081  6.448555337188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.567850066497  2.300206202625  0.754740330179  1.961422611696  2.781301941418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920940044  4.331414637550  0.413524984361  3.315670294869  7.452496206103  1.902982224529  5.623408459547  7.269361608696

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        2     0.0042        0 167601.062
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1822.375
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        2     0.0042        0 167601.062      7080.00       1653         12         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        2        0 167601.062      7080.00       1653

Compile-fusion command complete                CPU:   242 s (  0.07 hr )  ELAPSE:   243 s (  0.07 hr )  MEM-PEAK:  1272 MB
Compile-fusion command statistics  CPU=15 sec (0.00 hr) ELAPSED=15 sec (0.00 hr) MEM-PEAK=1.242 GB

Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2025-05-25 02:00:35 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 5 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     9     3  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:     2     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:     9     1  0 ZRT-763   WARNING   Warning: Cell place_optctmTdsLR_1_969 is placed overlapping ... (MSG-3032)
Information:    17     2  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:   110     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   147    10  0        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 10 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)


----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_opto (FLW-8000)
Information: Time: 2025-05-25 02:00:35 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting compile_fusion / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 02:00:36 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1272 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   243 s (  0.07 hr )  ELAPSE:   245 s (  0.07 hr )  MEM-PEAK:  1272 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        2     0.0042        0 167601.062
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1822.375
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        2     0.0042        0 167601.062      7080.00       1653         12         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        2        0 167601.062      7080.00       1653
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Compile-fusion initialization complete         CPU:   247 s (  0.07 hr )  ELAPSE:   249 s (  0.07 hr )  MEM-PEAK:  1272 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0265 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa3bac150): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa3bac150): 560
Total 0.0248 seconds to load 2349 cell instances into cellmap
Moveable cells: 1653; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1416, cell height 2.0000, cell area 4.2831 for total 1653 placed and application fixed cells
Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         2       7080.00   167601.06        1653              0.07      1272
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         2       7080.00   167601.06        1653              0.07      1272
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00         2       7080.00   167601.06        1653              0.07      1272
Compile-fusion optimization Phase 19 Iter  3         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272

CCL: Total Usage Adjustment : 1
INFO: Derive row count 14 from GR congestion map (58/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  2         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
Compile-fusion optimization Phase 20 Iter  3         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
Compile-fusion optimization Phase 20 Iter  4         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
Compile-fusion optimization Phase 20 Iter  5         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  6         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 20 Iter  7         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
Compile-fusion optimization Phase 20 Iter  8         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
Compile-fusion optimization Phase 20 Iter  9         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
Compile-fusion optimization Phase 20 Iter 10         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
Compile-fusion optimization Phase 20 Iter 11         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272

CCL: Total Usage Adjustment : 1
INFO: Derive row count 14 from GR congestion map (58/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272

Disable clock slack update for ideal clocks
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
CCL: Total Usage Adjustment : 1
INFO: Derive row count 14 from GR congestion map (58/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0             1936             1936           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
INFO: New Levelizer turned on
Compile-fusion optimization Phase 26 Iter  2         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0       7083.20   167982.77        1653              0.07      1272
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.9000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00435617 cumPct:    79.09 estdown: 0.00115165 cumUp:   43 numDown:  192 status= valid
Knee-Processing :  cumEst: 0.00543733 cumPct:    98.72 estdown: 0.00007049 cumUp:  162 numDown:   73 status= valid
Knee-Processing :  cumEst: 0.00550782 cumPct:   100.00 estdown: 0.00000000 cumUp:  235 numDown:    0 status= valid
Knee-Processing :  cumEst: 0.00550782 cumPct:   100.00 estdown: 0.00000000 cumUp: 1428 numDown:    0 status= valid

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 14 from GR congestion map (58/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272

Compile-fusion optimization Phase 31 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272

Compile-fusion optimization Phase 33 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272

Information: Ending   compile_fusion / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 02:00:48 / Session: 0.07 hr / Command: 0.04 hr / Memory: 1272 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-05-25 02:00:48 / Session: 0.07 hr / Command: 0.04 hr / Memory: 1272 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    255 s ( 0.07 hr) ELAPSE :    256 s ( 0.07 hr) MEM-PEAK :  1272 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    255 s ( 0.07 hr) ELAPSE :    256 s ( 0.07 hr) MEM-PEAK :  1272 Mb
Compile-fusion optimization Phase 36 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 53 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 2400 vias out of 2604 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0270 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 61 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2349        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2349
number of references:                61
number of site rows:                 48
number of locations attempted:    23826
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1653 (17701 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.015 um ( 0.01 row height)
rms weighted cell displacement:   0.015 um ( 0.01 row height)
max cell displacement:            0.600 um ( 0.30 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                4
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_5408 (AO22D0HPBWP)
  Input location: (125.8,82)
  Legal location: (126.4,82)
  Displacement:   0.600 um ( 0.30 row height)
Cell: ctmi_4651 (MUX2ND1HPBWP)
  Input location: (124.2,82)
  Legal location: (124,82)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_4384 (MUX2ND1HPBWP)
  Input location: (100.6,44)
  Legal location: (100.4,44)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_4652 (NR2XD0HPBWP)
  Input location: (127.8,82)
  Legal location: (128,82)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_5393 (AO22D0HPBWP)
  Input location: (75.2,96)
  Legal location: (75.2,96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5392 (AO22D0HPBWP)
  Input location: (73.4,96)
  Legal location: (73.4,96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5394 (AO22D0HPBWP)
  Input location: (81.6,96)
  Legal location: (81.6,96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5391 (AO22D0HPBWP)
  Input location: (63.2,100)
  Legal location: (63.2,100)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5390 (AO22D0HPBWP)
  Input location: (59.6,96)
  Legal location: (59.6,96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5389 (AO22D0HPBWP)
  Input location: (57.6,96)
  Legal location: (57.6,96)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-05-25 02:00:50 / Session: 0.07 hr / Command: 0.04 hr / Memory: 1272 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 02:00:50 / Session: 0.07 hr / Command: 0.04 hr / Memory: 1272 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL3.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0269 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9110a690): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9110a690): 560
Total 0.0255 seconds to load 2349 cell instances into cellmap
Moveable cells: 1653; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1417, cell height 2.0000, cell area 4.2834 for total 1653 placed and application fixed cells
Compile-fusion optimization Phase 40 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
CCL: Total Usage Adjustment : 1
INFO: Derive row count 14 from GR congestion map (58/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0             1936             1936           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


CCL: Total Usage Adjustment : 1
INFO: Derive row count 14 from GR congestion map (58/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
Compile-fusion optimization Phase 41 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
Compile-fusion optimization Phase 41 Iter  2         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
Compile-fusion optimization Phase 41 Iter  3         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 41 Iter  4         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
Compile-fusion optimization Phase 41 Iter  5         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272

Compile-fusion optimization Phase 42 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272

Compile-fusion optimization Phase 43 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 43 Iter  2         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272

Information: Ending   compile_fusion / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 02:00:51 / Session: 0.07 hr / Command: 0.04 hr / Memory: 1272 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-05-25 02:00:51 / Session: 0.07 hr / Command: 0.04 hr / Memory: 1272 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    258 s ( 0.07 hr) ELAPSE :    259 s ( 0.07 hr) MEM-PEAK :  1272 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    258 s ( 0.07 hr) ELAPSE :    259 s ( 0.07 hr) MEM-PEAK :  1272 Mb
Compile-fusion optimization Phase 46 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 53 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 2400 vias out of 2604 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0266 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 61 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2349        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2349
number of references:                61
number of site rows:                 48
number of locations attempted:    23826
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1653 (17701 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_5393 (AO22D0HPBWP)
  Input location: (75.2,96)
  Legal location: (75.2,96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5392 (AO22D0HPBWP)
  Input location: (73.4,96)
  Legal location: (73.4,96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5391 (AO22D0HPBWP)
  Input location: (63.2,100)
  Legal location: (63.2,100)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5390 (AO22D0HPBWP)
  Input location: (59.6,96)
  Legal location: (59.6,96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_231 (AN2D1HPBWP)
  Input location: (147.8,102)
  Legal location: (147.8,102)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5389 (AO22D0HPBWP)
  Input location: (57.6,96)
  Legal location: (57.6,96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5388 (AO22D0HPBWP)
  Input location: (45.6,94)
  Legal location: (45.6,94)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5387 (AO22D0HPBWP)
  Input location: (44.6,98)
  Legal location: (44.6,98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_3988 (AN4D1HPBWP)
  Input location: (49,74)
  Legal location: (49,74)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5394 (AO22D0HPBWP)
  Input location: (81.6,96)
  Legal location: (81.6,96)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-05-25 02:00:52 / Session: 0.07 hr / Command: 0.04 hr / Memory: 1272 MB (FLW-8100)

INFO: Enabled CLO at stage after_LGL4.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0265 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa0d64d20): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa0d64d20): 560
Total 0.0249 seconds to load 2349 cell instances into cellmap
Moveable cells: 1653; Application fixed cells: 0; Macro cells: 0; User fixed cells: 696
Average cell width 2.1417, cell height 2.0000, cell area 4.2834 for total 1653 placed and application fixed cells
Compile-fusion optimization Phase 49 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272

Compile-fusion optimization Phase 50 Iter  1         0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272

Information: Ending   compile_fusion / final_opto (FLW-8001)
Information: Time: 2025-05-25 02:00:53 / Session: 0.07 hr / Command: 0.04 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / final_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     6     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    23     6  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:   119     9  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   148    19  0        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 19 error&warning MSGs observed during compile_fusion / final_opto (MSG-3103)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1552000 1060000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Compile-fusion optimization complete                 0.00        0.00      0.00         0       7080.40   167735.69        1653              0.07      1272
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454587461  6.565921217285  9.017937505874  3.110330906183  9.863137509851  6.078288264085  2.744209541123  8.318113204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578993224  7.876358918534  2.191135103696  0.979494247244  2.700846443881  3.840515364440  3.750207253169  7.663456442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135712169  8.278351398680  1.183725190997  3.340196504494  5.867307731622  7.173959685364  9.669810199761  7.591485947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928373631  6.139852544476  4.100210066110  1.280478685805  4.570444653063  5.624933108820  7.826858453678  4.759131018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813646103  6.181472312529  1.581675365776  7.492701928357  9.584260469756  2.041882687119  3.921161067338  0.650486282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900267443  5.466092308848  8.142690055883  4.613853361474  8.244161794567  3.504935005451  1.682717212888  7.173431318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397963510  0.721709625676  7.515947417690  0.655082305521  1.017739043513  5.811674966269  5.826731083342  4.349381892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.810811643070  1.265008372220  0.417825613533  1.833873665081  6.448555337188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.567887155459  2.300206522645  0.754740330179  1.961422611696  2.781301941418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.315608364171  7.452496526123  1.902982224529  5.623408459547  7.269361608696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.293965940970  7.540109368525  0.000418617956  5.833785756721  4.754585889445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.237914104270  4.029317634262  9.406724396875  2.789965861318  0.723292014657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.062405216790  7.977858323204  5.095952359611  1.512372670128  7.396890320513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.294328353342  5.817626643027  2.343694422627  0.037327905045  0.494788840392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.544362804629  6.652617238767  4.022550351365  6.796622702757  0.618560211981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.555718852576  9.244150520030  4.051756209534  5.907680419704  1.709510691590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.643325674646  9.532405481884  6.656327609097  9.409796758072  6.136991713139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.798877540001  9.141326064506  1.286758102201  9.569285460313  2.585842102480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.130998989980  5.316318939652  7.270277630810  7.178453760747  1.109983451474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.658218460770  9.208162926737  1.495272046745  7.734048517127  4.721429581592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.162149152174  6.976358552846  5.921142780218  9.647383589440  1.463830053161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.326130548743  3.986041989875  1.607977696408  5.274421034112  3.831819160490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.002046972859  4.270712873278  1.384100306444  0.375021805316  9.766343484229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.349116108574  4.586468902052  2.717444738536  4.966982199976  1.759146334708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.133144316615  5.457772694296  3.562542180882  0.782686925367  8.475911941826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.754377640960  7.958154275865  6.204237038711  9.392117286733  8.065046468234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.476482884272  4.824144308346  7.350542370545  1.168272801288  8.717341971851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.070605788687  1.101401133241  3.581216266626  9.582674288334  2.434936929243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.296185805401  8.126238034110  0.041831331353  3.183388446508  1.644853373718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.161882456649  7.230758859152  5.075523803017  9.196143341169  6.278138934141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.346664577511  9.745977859500  3.190347092452  9.562341925954  7.726934900869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.934490235191  8.754748133740  5.000190631795  6.583379655672  1.475456328944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.038895151521  8.402669960314  2.940721209687  5.278997666131  8.072327041465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.311344262773  8.797413039218  4.509644005961  1.151238347012  8.739687872051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.434536576438  0.581490861290  7.234418212262  7.003733870504  5.049476624039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.269530921566  7.665999920764  7.402304805136  5.679663350275  7.061854861198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.160675526351  4.924143259991  0.405224490953  4.590769121970  4.170959809159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.279438779349  6.953978774189  4.665781530909  7.940970755807  2.613697911313
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 167735.688
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0   1823.293
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 167735.688      7080.40       1653         12         86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 167735.688      7080.40       1653

Compile-fusion command complete                CPU:   262 s (  0.07 hr )  ELAPSE:   263 s (  0.07 hr )  MEM-PEAK:  1272 MB
Compile-fusion command statistics  CPU=20 sec (0.01 hr) ELAPSED=19 sec (0.01 hr) MEM-PEAK=1.242 GB
Information: The net parasitics of block top are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 12 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    12    11  3 SQM-1067  OFF-      Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... NOTE: default level: WARNING (MSG-3032)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     2     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     2     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     2     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    30    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     2     2  0 MSG-2104  WARNING   Warning: >>>>>>> Notice:    1 messages were downgraded (MSG-... (MSG-3032)
Information:     2     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     9     6  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:     6     6  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:     9     5  0 ZRT-763   WARNING   Warning: Cell place_optctmTdsLR_1_969 is placed overlapping ... (MSG-3032)
Information:    23    16  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:   119    65  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Warning: >>>>>>> Notice:    1 messages were downgraded (MSG-2104)
Information:   222   132  3       12  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 132 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -to final_opto' (FLW-8001)
Information: Time: 2025-05-25 02:00:55 / Session: 0.07 hr / Command: 0.04 hr / Memory: 1272 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 216 GB, Tmp Disk Free: 53 GB
Information: Running auto PG connection. (NDM-099)
1
# Connect PG nets
connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
1
connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
1
# Analyze the design
check_legality
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 53 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 2400 vias out of 2604 total vias.

check_legality for block design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0269 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 61 ref cells (12 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design top succeeded!


check_legality succeeded.

**************************

1
# Generate reports
report_congestion 
Warning: The congestion map is out dated. Specify -rerun_global_router option to regenerate one.

****************************************
Report : congestion
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:00:55 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |    1691 |     5 |    1230  (12.78%) |       3
H routing |    1453 |     5 |    1037  (21.54%) |       3
V routing |     238 |     3 |     193  ( 4.01%) |       7

1
report_utilization
****************************************
Report : report_utilization
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:00:55 2025
****************************************
Utilization Ratio:			0.5079
Utilization options:
 - Area calculation based on:		site_row of block top/place_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				13939.2000
Total Capacity Area:			13939.2000
Total Area of cells:			7080.4000
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5079

0.5079
collect_reports unified_flow
Collecting reports for unified_flow stage...
Reports are generated for unified_flow stage.
#### ----- Placement blockages ----- #### (If necessary) 
#create_placement_blockage \
#	-boundary {{7.9600 8.0000} {7.9600 14.0000} {15.9520 14.0000} {15.9520 8.0000}} \
#	-type hard 
#check_legality 
#legalize_placement -incremental
# Connect PG nets
#connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
#connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
# Analyze the design
#check_legality
# Generate reports
#report_congestion 
#report_utilization
#collect_reports placement_blockage 
#### ---- Save and exit ----- ####
get_blocks -all
{top_lib:top.design top_lib:top/rtl_read.design top_lib:top/inital_syn.design top_lib:top/auto_floorplan.design top_lib:top/manual_floorplan.design top_lib:top/final_floorplan.design top_lib:top/place_opt.design}
list_blocks
Lib top_lib /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/flow/work/top_lib tech current
  -   0 top.design May-25-01:54
  -   0 top/auto_floorplan.design May-25-01:56
  -   0 top/final_floorplan.design May-25-01:56
  -   0 top/inital_syn.design May-25-01:54
  -   0 top/manual_floorplan.design May-25-01:56
  *>  0 top/place_opt.design May-25-02:00 current
  -   0 top/rtl_read.design May-25-01:53
7
save_block
Information: Saving block 'top_lib:top/place_opt.design'
1
save_lib
Saving library 'top_lib'
1
if {[info exists ::env(NO_GUI)]} {
    exit
} else {
	gui_start
}
Maximum memory usage for this session: 1272.40 MB
Maximum memory usage for this session including child processes: 1272.40 MB
CPU usage for this session:    263 seconds (  0.07 hours)
Elapsed time for this session:    264 seconds (  0.07 hours)
Thank you for using Fusion Compiler.
