{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 15:23:40 2021 " "Info: Processing started: Fri Mar 26 15:23:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file providedcomponents/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 85 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file providedcomponents/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "ProvidedComponents/Instr_Reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "ProvidedComponents/Instr_Reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file providedcomponents/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 67 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file providedcomponents/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "ProvidedComponents/RegDesloc.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd" 93 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "ProvidedComponents/RegDesloc.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file providedcomponents/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file providedcomponents/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxalusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxalusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcA " "Info: Found entity 1: MuxALUSrcA" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxalusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxalusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcB " "Info: Found entity 1: MuxALUSrcB" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxamtsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxamtsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxAmtSrc " "Info: Found entity 1: MuxAmtSrc" {  } { { "Muxes/MuxAmtSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxAmtSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxcomparatorsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxcomparatorsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxComparatorSrc " "Info: Found entity 1: MuxComparatorSrc" {  } { { "Muxes/MuxComparatorSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxComparatorSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxexceptionaddress.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxexceptionaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxExceptionAddress " "Info: Found entity 1: MuxExceptionAddress" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxhi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxhi.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxHI " "Info: Found entity 1: MuxHI" {  } { { "Muxes/MuxHI.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxHI.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxhilo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxhilo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxHILO " "Info: Found entity 1: MuxHILO" {  } { { "Muxes/MuxHILO.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxHILO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxlo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxlo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxLO " "Info: Found entity 1: MuxLO" {  } { { "Muxes/MuxLO.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxLO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxmemadd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxmemadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemAdd " "Info: Found entity 1: MuxMemAdd" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxpcsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxpcsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCSource " "Info: Found entity 1: MuxPCSource" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxregdata.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxregdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegData " "Info: Found entity 1: MuxRegData" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxregdest.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxregdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDest " "Info: Found entity 1: MuxRegDest" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxshiftsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxshiftsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftSrc " "Info: Found entity 1: MuxShiftSrc" {  } { { "Muxes/MuxShiftSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxShiftSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divisor.v(21) " "Warning (10268): Verilog HDL information at divisor.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "Multiplier/divisor.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/divisor.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/divisor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplier/divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Info: Found entity 1: divisor" {  } { { "Multiplier/divisor.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/divisor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/multiplier.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplier/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Info: Found entity 1: multiplier" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadsize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadsize.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadsize " "Info: Found entity 1: loadsize" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storesize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storesize.v" { { "Info" "ISGN_ENTITY_NAME" "1 storesize " "Info: Found entity 1: storesize" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Negativo CPU.v(161) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(161): created implicit net for \"Negativo\"" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MFH CPU.v(215) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(215): created implicit net for \"MFH\"" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hi packed multiplier.v(10) " "Warning (10227): Verilog HDL Port Declaration warning at multiplier.v(10): data type declaration for \"hi\" declares packed dimensions but the port declaration declaration does not" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hi multiplier.v(6) " "Info (10499): HDL info at multiplier.v(6): see declaration for object \"hi\"" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "lo packed multiplier.v(11) " "Warning (10227): Verilog HDL Port Declaration warning at multiplier.v(11): data type declaration for \"lo\" declares packed dimensions but the port declaration declaration does not" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lo multiplier.v(7) " "Info (10499): HDL info at multiplier.v(7): see declaration for object \"lo\"" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:A " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:A\"" {  } { { "CPU.v" "A" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:banco_registradores " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:banco_registradores\"" {  } { { "CPU.v" "banco_registradores" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:registrador_instrucoes " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:registrador_instrucoes\"" {  } { { "CPU.v" "registrador_instrucoes" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memoria\"" {  } { { "CPU.v" "Memoria" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "ProvidedComponents/Memoria.vhd" "MEM" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 142 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Projetos/cin/projeto-hardware/src/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:registrador_deslocamento " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:registrador_deslocamento\"" {  } { { "CPU.v" "registrador_deslocamento" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(128) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(128): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProvidedComponents/RegDesloc.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:Alu " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:Alu\"" {  } { { "CPU.v" "Alu" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcA MuxALUSrcA:MuxALUSrcA " "Info: Elaborating entity \"MuxALUSrcA\" for hierarchy \"MuxALUSrcA:MuxALUSrcA\"" {  } { { "CPU.v" "MuxALUSrcA" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSrcA.v(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcA.v(9): incomplete case statement has no default case item" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxALUSrcAOut MuxALUSrcA.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcA.v(9): inferring latch(es) for variable \"MuxALUSrcAOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[0\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[0\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[1\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[1\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[2\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[2\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[3\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[3\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[4\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[4\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[5\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[5\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[6\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[6\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[7\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[7\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[8\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[8\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[9\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[9\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[10\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[10\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[11\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[11\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[12\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[12\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[13\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[13\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[14\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[14\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[15\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[15\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[16\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[16\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[17\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[17\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[18\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[18\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[19\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[19\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[20\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[20\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[21\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[21\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[22\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[22\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[23\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[23\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[24\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[24\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[25\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[25\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[26\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[26\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[27\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[27\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[28\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[28\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[29\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[29\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[30\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[30\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[31\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[31\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcB MuxALUSrcB:MuxALUSrcB " "Info: Elaborating entity \"MuxALUSrcB\" for hierarchy \"MuxALUSrcB:MuxALUSrcB\"" {  } { { "CPU.v" "MuxALUSrcB" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSrcB.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcB.v(12): incomplete case statement has no default case item" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxALUSrcBOut MuxALUSrcB.v(12) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcB.v(12): inferring latch(es) for variable \"MuxALUSrcBOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[0\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[0\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[1\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[1\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[2\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[2\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[3\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[3\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[4\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[4\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[5\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[5\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[6\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[6\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[7\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[7\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[8\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[8\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[9\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[9\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[10\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[10\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[11\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[11\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[12\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[12\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[13\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[13\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[14\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[14\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[15\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[15\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[16\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[16\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[17\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[17\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[18\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[18\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[19\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[19\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[20\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[20\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[21\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[21\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[22\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[22\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[23\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[23\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[24\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[24\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[25\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[25\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[26\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[26\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[27\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[27\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[28\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[28\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[29\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[29\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[30\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[30\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[31\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[31\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAmtSrc MuxAmtSrc:MuxAmtSrc " "Info: Elaborating entity \"MuxAmtSrc\" for hierarchy \"MuxAmtSrc:MuxAmtSrc\"" {  } { { "CPU.v" "MuxAmtSrc" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxComparatorSrc MuxComparatorSrc:MuxComparatorSrc " "Info: Elaborating entity \"MuxComparatorSrc\" for hierarchy \"MuxComparatorSrc:MuxComparatorSrc\"" {  } { { "CPU.v" "MuxComparatorSrc" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxComparatorSrc.v(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxComparatorSrc.v(9): incomplete case statement has no default case item" {  } { { "Muxes/MuxComparatorSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxComparatorSrc.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxComparatorSrcOut MuxComparatorSrc.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxComparatorSrc.v(9): inferring latch(es) for variable \"MuxComparatorSrcOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxComparatorSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxComparatorSrc.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxComparatorSrcOut MuxComparatorSrc.v(9) " "Info (10041): Inferred latch for \"MuxComparatorSrcOut\" at MuxComparatorSrc.v(9)" {  } { { "Muxes/MuxComparatorSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxComparatorSrc.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxExceptionAddress MuxExceptionAddress:MuxExceptionAddress " "Info: Elaborating entity \"MuxExceptionAddress\" for hierarchy \"MuxExceptionAddress:MuxExceptionAddress\"" {  } { { "CPU.v" "MuxExceptionAddress" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxExceptionAddress.v(6) " "Warning (10270): Verilog HDL Case Statement warning at MuxExceptionAddress.v(6): incomplete case statement has no default case item" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxExceptionAddressOut MuxExceptionAddress.v(6) " "Warning (10240): Verilog HDL Always Construct warning at MuxExceptionAddress.v(6): inferring latch(es) for variable \"MuxExceptionAddressOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[0\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[0\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[1\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[1\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[2\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[2\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[3\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[3\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[4\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[4\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[5\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[5\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[6\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[6\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[7\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[7\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[8\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[8\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[9\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[9\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[10\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[10\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[11\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[11\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[12\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[12\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[13\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[13\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[14\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[14\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[15\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[15\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[16\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[16\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[17\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[17\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[18\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[18\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[19\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[19\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[20\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[20\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[21\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[21\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[22\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[22\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[23\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[23\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[24\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[24\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[25\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[25\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[26\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[26\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[27\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[27\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[28\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[28\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[29\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[29\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[30\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[30\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[31\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[31\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxHI MuxHI:MuxHI " "Info: Elaborating entity \"MuxHI\" for hierarchy \"MuxHI:MuxHI\"" {  } { { "CPU.v" "MuxHI" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxLO MuxLO:MuxLO " "Info: Elaborating entity \"MuxLO\" for hierarchy \"MuxLO:MuxLO\"" {  } { { "CPU.v" "MuxLO" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxHILO MuxHILO:MuxHILO " "Info: Elaborating entity \"MuxHILO\" for hierarchy \"MuxHILO:MuxHILO\"" {  } { { "CPU.v" "MuxHILO" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemAdd MuxMemAdd:MuxMemAdd " "Info: Elaborating entity \"MuxMemAdd\" for hierarchy \"MuxMemAdd:MuxMemAdd\"" {  } { { "CPU.v" "MuxMemAdd" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxMemAdd.v(11) " "Warning (10270): Verilog HDL Case Statement warning at MuxMemAdd.v(11): incomplete case statement has no default case item" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxMemAddOut MuxMemAdd.v(11) " "Warning (10240): Verilog HDL Always Construct warning at MuxMemAdd.v(11): inferring latch(es) for variable \"MuxMemAddOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[0\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[0\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[1\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[1\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[2\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[2\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[3\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[3\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[4\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[4\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[5\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[5\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[6\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[6\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[7\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[7\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[8\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[8\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[9\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[9\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[10\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[10\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[11\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[11\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[12\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[12\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[13\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[13\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[14\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[14\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[15\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[15\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[16\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[16\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[17\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[17\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[18\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[18\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[19\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[19\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[20\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[20\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[21\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[21\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[22\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[22\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[23\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[23\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[24\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[24\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[25\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[25\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[26\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[26\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[27\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[27\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[28\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[28\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[29\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[29\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[30\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[30\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[31\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[31\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPCSource MuxPCSource:MuxPCSource " "Info: Elaborating entity \"MuxPCSource\" for hierarchy \"MuxPCSource:MuxPCSource\"" {  } { { "CPU.v" "MuxPCSource" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegData MuxRegData:MuxRegData " "Info: Elaborating entity \"MuxRegData\" for hierarchy \"MuxRegData:MuxRegData\"" {  } { { "CPU.v" "MuxRegData" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxRegData.v(15) " "Warning (10270): Verilog HDL Case Statement warning at MuxRegData.v(15): incomplete case statement has no default case item" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxRegDataOut MuxRegData.v(15) " "Warning (10240): Verilog HDL Always Construct warning at MuxRegData.v(15): inferring latch(es) for variable \"MuxRegDataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[0\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[0\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[1\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[1\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[2\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[2\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[3\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[3\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[4\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[4\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[5\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[5\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[6\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[6\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[7\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[7\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[8\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[8\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[9\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[9\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[10\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[10\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[11\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[11\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[12\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[12\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[13\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[13\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[14\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[14\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[15\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[15\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[16\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[16\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[17\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[17\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[18\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[18\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[19\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[19\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[20\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[20\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[21\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[21\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[22\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[22\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[23\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[23\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[24\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[24\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[25\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[25\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[26\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[26\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[27\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[27\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[28\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[28\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[29\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[29\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[30\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[30\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[31\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[31\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDest MuxRegDest:MuxRegDest " "Info: Elaborating entity \"MuxRegDest\" for hierarchy \"MuxRegDest:MuxRegDest\"" {  } { { "CPU.v" "MuxRegDest" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxRegDest.v(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxRegDest.v(9): incomplete case statement has no default case item" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxRegDestOut MuxRegDest.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxRegDest.v(9): inferring latch(es) for variable \"MuxRegDestOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDestOut\[0\] MuxRegDest.v(9) " "Info (10041): Inferred latch for \"MuxRegDestOut\[0\]\" at MuxRegDest.v(9)" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDestOut\[1\] MuxRegDest.v(9) " "Info (10041): Inferred latch for \"MuxRegDestOut\[1\]\" at MuxRegDest.v(9)" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDestOut\[2\] MuxRegDest.v(9) " "Info (10041): Inferred latch for \"MuxRegDestOut\[2\]\" at MuxRegDest.v(9)" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDestOut\[3\] MuxRegDest.v(9) " "Info (10041): Inferred latch for \"MuxRegDestOut\[3\]\" at MuxRegDest.v(9)" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDestOut\[4\] MuxRegDest.v(9) " "Info (10041): Inferred latch for \"MuxRegDestOut\[4\]\" at MuxRegDest.v(9)" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftSrc MuxShiftSrc:MuxShiftSrc " "Info: Elaborating entity \"MuxShiftSrc\" for hierarchy \"MuxShiftSrc:MuxShiftSrc\"" {  } { { "CPU.v" "MuxShiftSrc" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:divisor " "Info: Elaborating entity \"divisor\" for hierarchy \"divisor:divisor\"" {  } { { "CPU.v" "divisor" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:multiplier " "Info: Elaborating entity \"multiplier\" for hierarchy \"multiplier:multiplier\"" {  } { { "CPU.v" "multiplier" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplier.v(37) " "Info (10264): Verilog HDL Case Statement information at multiplier.v(37): all case item expressions in this case statement are onehot" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 multiplier.v(44) " "Warning (10230): Verilog HDL assignment warning at multiplier.v(44): truncated value with size 32 to match size of target (6)" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadsize loadsize:loadsize " "Info: Elaborating entity \"loadsize\" for hierarchy \"loadsize:loadsize\"" {  } { { "CPU.v" "loadsize" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida loadsize.v(8) " "Warning (10240): Verilog HDL Always Construct warning at loadsize.v(8): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[0\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[1\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[2\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[3\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[4\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[5\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[6\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[7\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[8\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[9\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[10\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[11\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[12\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[13\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[14\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[15\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[16\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[17\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[18\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[19\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[20\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[21\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[22\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[23\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[24\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[25\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[26\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[27\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[28\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[29\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[30\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[31\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storesize storesize:storesize " "Info: Elaborating entity \"storesize\" for hierarchy \"storesize:storesize\"" {  } { { "CPU.v" "storesize" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 195 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida storesize.v(9) " "Warning (10240): Verilog HDL Always Construct warning at storesize.v(9): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[0\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[1\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[2\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[3\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[4\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[5\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[6\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[7\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[8\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[9\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[10\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[11\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[12\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[13\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[14\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[15\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[16\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[17\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[18\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[19\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[20\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[21\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[22\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[23\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[24\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[25\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[26\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[27\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[28\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[29\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[30\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[31\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Controle " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:Controle\"" {  } { { "CPU.v" "Controle" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(137) " "Warning (10230): Verilog HDL assignment warning at Controle.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(167) " "Warning (10230): Verilog HDL assignment warning at Controle.v(167): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(197) " "Warning (10230): Verilog HDL assignment warning at Controle.v(197): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(225) " "Warning (10230): Verilog HDL assignment warning at Controle.v(225): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(253) " "Warning (10230): Verilog HDL assignment warning at Controle.v(253): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(281) " "Warning (10230): Verilog HDL assignment warning at Controle.v(281): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(312) " "Warning (10230): Verilog HDL assignment warning at Controle.v(312): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(339) " "Warning (10230): Verilog HDL assignment warning at Controle.v(339): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(366) " "Warning (10230): Verilog HDL assignment warning at Controle.v(366): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(421) " "Warning (10230): Verilog HDL assignment warning at Controle.v(421): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(448) " "Warning (10230): Verilog HDL assignment warning at Controle.v(448): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(460) " "Warning (10230): Verilog HDL assignment warning at Controle.v(460): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(542) " "Warning (10230): Verilog HDL assignment warning at Controle.v(542): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(570) " "Warning (10230): Verilog HDL assignment warning at Controle.v(570): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(599) " "Warning (10230): Verilog HDL assignment warning at Controle.v(599): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(629) " "Warning (10230): Verilog HDL assignment warning at Controle.v(629): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(658) " "Warning (10230): Verilog HDL assignment warning at Controle.v(658): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(688) " "Warning (10230): Verilog HDL assignment warning at Controle.v(688): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(717) " "Warning (10230): Verilog HDL assignment warning at Controle.v(717): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(773) " "Warning (10230): Verilog HDL assignment warning at Controle.v(773): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(801) " "Warning (10230): Verilog HDL assignment warning at Controle.v(801): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(827) " "Warning (10230): Verilog HDL assignment warning at Controle.v(827): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(853) " "Warning (10230): Verilog HDL assignment warning at Controle.v(853): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(879) " "Warning (10230): Verilog HDL assignment warning at Controle.v(879): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(905) " "Warning (10230): Verilog HDL assignment warning at Controle.v(905): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(932) " "Warning (10230): Verilog HDL assignment warning at Controle.v(932): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(984) " "Warning (10230): Verilog HDL assignment warning at Controle.v(984): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1010) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1010): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1036) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1036): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1062) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1062): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1088) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1088): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1115) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1115): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1143) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1143): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1174) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1174): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1197) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1197): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1273) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1273): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1280) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1280): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1295) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1295): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1321) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1321): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1329) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1329): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1341) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1341): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1343) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1343): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1350) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1350): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1581) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1581): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1607) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1607): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1633) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1633): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1659) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1659): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1685) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1685): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1741) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1741): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1769) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1769): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1825) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1825): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1853) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1853): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1909) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1909): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1937) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1937): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1993) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1993): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2021) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2021): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2049) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2049): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2076) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2076): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2105) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2105): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2134) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2134): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2162) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2162): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2191) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2191): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2220) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2220): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2249) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2249): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2279) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2279): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2309) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2309): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2341) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2341): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2370) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2370): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2399) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2399): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2402) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2402): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Controle.v(1527) " "Warning (10272): Verilog HDL Case Statement warning at Controle.v(1527): case item expression covers a value already covered by a previous case item" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1527 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[1\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[2\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[3\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[4\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[5\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[6\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[7\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[8\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[9\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[10\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[11\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[12\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[13\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[14\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[15\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[16\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[17\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[18\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[19\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[20\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[21\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[22\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[23\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[24\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[25\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[26\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[27\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[28\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[29\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[30\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[31\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[0\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[3\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[1\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[2\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[3\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[4\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[5\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[6\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[7\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[8\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[9\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[10\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[11\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[12\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[13\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[14\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[15\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[16\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[17\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[18\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[19\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[20\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[21\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[22\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[23\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[24\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[25\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[26\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[27\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[28\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[29\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[30\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[31\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] " "Warning: Latch MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegDest\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegDest\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] " "Warning: Latch MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegDest\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegDest\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] " "Warning: Latch MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegDest\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegDest\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] " "Warning: Latch MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegDest\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegDest\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] " "Warning: Latch MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegDest\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegDest\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[0\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[1\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[2\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[3\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[4\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[5\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[6\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[7\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[9\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[10\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[11\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[12\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[13\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[14\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[15\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[16\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[17\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[18\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[19\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[20\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[21\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[22\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[23\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[24\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[25\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[26\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[27\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[28\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[29\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[30\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[31\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[8\] " "Warning: Latch storesize:storesize\|saida\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[9\] " "Warning: Latch storesize:storesize\|saida\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[10\] " "Warning: Latch storesize:storesize\|saida\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[11\] " "Warning: Latch storesize:storesize\|saida\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[12\] " "Warning: Latch storesize:storesize\|saida\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[13\] " "Warning: Latch storesize:storesize\|saida\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[14\] " "Warning: Latch storesize:storesize\|saida\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[15\] " "Warning: Latch storesize:storesize\|saida\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[16\] " "Warning: Latch storesize:storesize\|saida\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[17\] " "Warning: Latch storesize:storesize\|saida\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[18\] " "Warning: Latch storesize:storesize\|saida\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[19\] " "Warning: Latch storesize:storesize\|saida\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[20\] " "Warning: Latch storesize:storesize\|saida\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[21\] " "Warning: Latch storesize:storesize\|saida\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[22\] " "Warning: Latch storesize:storesize\|saida\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[23\] " "Warning: Latch storesize:storesize\|saida\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[24\] " "Warning: Latch storesize:storesize\|saida\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[25\] " "Warning: Latch storesize:storesize\|saida\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[26\] " "Warning: Latch storesize:storesize\|saida\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[27\] " "Warning: Latch storesize:storesize\|saida\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[28\] " "Warning: Latch storesize:storesize\|saida\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[29\] " "Warning: Latch storesize:storesize\|saida\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[30\] " "Warning: Latch storesize:storesize\|saida\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[31\] " "Warning: Latch storesize:storesize\|saida\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[8\] " "Warning: Latch loadsize:loadsize\|saida\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[9\] " "Warning: Latch loadsize:loadsize\|saida\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[10\] " "Warning: Latch loadsize:loadsize\|saida\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[11\] " "Warning: Latch loadsize:loadsize\|saida\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[12\] " "Warning: Latch loadsize:loadsize\|saida\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[13\] " "Warning: Latch loadsize:loadsize\|saida\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[14\] " "Warning: Latch loadsize:loadsize\|saida\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[15\] " "Warning: Latch loadsize:loadsize\|saida\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[16\] " "Warning: Latch loadsize:loadsize\|saida\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[17\] " "Warning: Latch loadsize:loadsize\|saida\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[18\] " "Warning: Latch loadsize:loadsize\|saida\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[19\] " "Warning: Latch loadsize:loadsize\|saida\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[20\] " "Warning: Latch loadsize:loadsize\|saida\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[21\] " "Warning: Latch loadsize:loadsize\|saida\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[22\] " "Warning: Latch loadsize:loadsize\|saida\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[23\] " "Warning: Latch loadsize:loadsize\|saida\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[24\] " "Warning: Latch loadsize:loadsize\|saida\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[25\] " "Warning: Latch loadsize:loadsize\|saida\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[26\] " "Warning: Latch loadsize:loadsize\|saida\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[27\] " "Warning: Latch loadsize:loadsize\|saida\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[28\] " "Warning: Latch loadsize:loadsize\|saida\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[29\] " "Warning: Latch loadsize:loadsize\|saida\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[30\] " "Warning: Latch loadsize:loadsize\|saida\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[31\] " "Warning: Latch loadsize:loadsize\|saida\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[0\] " "Warning: Latch MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ExceptionAddress\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ExceptionAddress\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[1\] " "Warning: Latch MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ExceptionAddress\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ExceptionAddress\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projetos/cin/projeto-hardware/src/CPU.map.smsg " "Info: Generated suppressed messages file D:/Projetos/cin/projeto-hardware/src/CPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4221 " "Info: Implemented 4221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "313 " "Info: Implemented 313 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3874 " "Info: Implemented 3874 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 460 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 460 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 15:23:53 2021 " "Info: Processing ended: Fri Mar 26 15:23:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 15:23:54 2021 " "Info: Processing started: Fri Mar 26 15:23:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EP2S15F672C3 " "Info: Automatically selected device EP2S15F672C3 for design CPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E16 " "Info: Pin ~DATA0~ is reserved at location E16" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 6407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "315 315 " "Critical Warning: No exact pin location assignment(s) for 315 pins of 315 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[0\] " "Info: Pin estado\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[1\] " "Info: Pin estado\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[2\] " "Info: Pin estado\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[3\] " "Info: Pin estado\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[4\] " "Info: Pin estado\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[5\] " "Info: Pin estado\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[0\] " "Info: Pin AluResult\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[1\] " "Info: Pin AluResult\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[2\] " "Info: Pin AluResult\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[3\] " "Info: Pin AluResult\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[4\] " "Info: Pin AluResult\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[5\] " "Info: Pin AluResult\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[6\] " "Info: Pin AluResult\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[7\] " "Info: Pin AluResult\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[8\] " "Info: Pin AluResult\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[9\] " "Info: Pin AluResult\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[10\] " "Info: Pin AluResult\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[11\] " "Info: Pin AluResult\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[12\] " "Info: Pin AluResult\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[13\] " "Info: Pin AluResult\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[14\] " "Info: Pin AluResult\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[15\] " "Info: Pin AluResult\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[16\] " "Info: Pin AluResult\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[17\] " "Info: Pin AluResult\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[18\] " "Info: Pin AluResult\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[19\] " "Info: Pin AluResult\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[20\] " "Info: Pin AluResult\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[21\] " "Info: Pin AluResult\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[22\] " "Info: Pin AluResult\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[23\] " "Info: Pin AluResult\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[24\] " "Info: Pin AluResult\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[25\] " "Info: Pin AluResult\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[26\] " "Info: Pin AluResult\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[27\] " "Info: Pin AluResult\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[28\] " "Info: Pin AluResult\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[29\] " "Info: Pin AluResult\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[30\] " "Info: Pin AluResult\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[31\] " "Info: Pin AluResult\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[0\] " "Info: Pin MuxAluSrcAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[1\] " "Info: Pin MuxAluSrcAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[2\] " "Info: Pin MuxAluSrcAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[3\] " "Info: Pin MuxAluSrcAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[4\] " "Info: Pin MuxAluSrcAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[5\] " "Info: Pin MuxAluSrcAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[6\] " "Info: Pin MuxAluSrcAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[7\] " "Info: Pin MuxAluSrcAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[8\] " "Info: Pin MuxAluSrcAOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[9\] " "Info: Pin MuxAluSrcAOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[10\] " "Info: Pin MuxAluSrcAOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[11\] " "Info: Pin MuxAluSrcAOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[12\] " "Info: Pin MuxAluSrcAOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[13\] " "Info: Pin MuxAluSrcAOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[14\] " "Info: Pin MuxAluSrcAOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[15\] " "Info: Pin MuxAluSrcAOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[16\] " "Info: Pin MuxAluSrcAOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[17\] " "Info: Pin MuxAluSrcAOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[18\] " "Info: Pin MuxAluSrcAOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[19\] " "Info: Pin MuxAluSrcAOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[20\] " "Info: Pin MuxAluSrcAOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[21\] " "Info: Pin MuxAluSrcAOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[22\] " "Info: Pin MuxAluSrcAOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[23\] " "Info: Pin MuxAluSrcAOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[24\] " "Info: Pin MuxAluSrcAOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[25\] " "Info: Pin MuxAluSrcAOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[26\] " "Info: Pin MuxAluSrcAOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[27\] " "Info: Pin MuxAluSrcAOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[28\] " "Info: Pin MuxAluSrcAOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[29\] " "Info: Pin MuxAluSrcAOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[30\] " "Info: Pin MuxAluSrcAOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[31\] " "Info: Pin MuxAluSrcAOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[0\] " "Info: Pin MuxAluSrcBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[1\] " "Info: Pin MuxAluSrcBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[2\] " "Info: Pin MuxAluSrcBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[3\] " "Info: Pin MuxAluSrcBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[4\] " "Info: Pin MuxAluSrcBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[5\] " "Info: Pin MuxAluSrcBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[6\] " "Info: Pin MuxAluSrcBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[7\] " "Info: Pin MuxAluSrcBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[8\] " "Info: Pin MuxAluSrcBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[9\] " "Info: Pin MuxAluSrcBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[10\] " "Info: Pin MuxAluSrcBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[11\] " "Info: Pin MuxAluSrcBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[12\] " "Info: Pin MuxAluSrcBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[13\] " "Info: Pin MuxAluSrcBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[14\] " "Info: Pin MuxAluSrcBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[15\] " "Info: Pin MuxAluSrcBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[16\] " "Info: Pin MuxAluSrcBOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[17\] " "Info: Pin MuxAluSrcBOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[18\] " "Info: Pin MuxAluSrcBOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[19\] " "Info: Pin MuxAluSrcBOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[20\] " "Info: Pin MuxAluSrcBOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[21\] " "Info: Pin MuxAluSrcBOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[22\] " "Info: Pin MuxAluSrcBOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[23\] " "Info: Pin MuxAluSrcBOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[24\] " "Info: Pin MuxAluSrcBOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[25\] " "Info: Pin MuxAluSrcBOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[26\] " "Info: Pin MuxAluSrcBOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[27\] " "Info: Pin MuxAluSrcBOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[28\] " "Info: Pin MuxAluSrcBOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[29\] " "Info: Pin MuxAluSrcBOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[30\] " "Info: Pin MuxAluSrcBOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[31\] " "Info: Pin MuxAluSrcBOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 16 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[0\] " "Info: Pin Opcode\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 103 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[1\] " "Info: Pin Opcode\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 103 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[2\] " "Info: Pin Opcode\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 103 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2404 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[3\] " "Info: Pin Opcode\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 103 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2405 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[4\] " "Info: Pin Opcode\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 103 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[5\] " "Info: Pin Opcode\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 103 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[0\] " "Info: Pin MemData\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[1\] " "Info: Pin MemData\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2409 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[2\] " "Info: Pin MemData\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2410 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[3\] " "Info: Pin MemData\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2411 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[4\] " "Info: Pin MemData\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2412 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[5\] " "Info: Pin MemData\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2413 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[6\] " "Info: Pin MemData\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2414 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[7\] " "Info: Pin MemData\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[8\] " "Info: Pin MemData\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2416 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[9\] " "Info: Pin MemData\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2417 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[10\] " "Info: Pin MemData\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2418 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[11\] " "Info: Pin MemData\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[12\] " "Info: Pin MemData\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2420 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[13\] " "Info: Pin MemData\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[14\] " "Info: Pin MemData\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2422 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[15\] " "Info: Pin MemData\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2423 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[16\] " "Info: Pin MemData\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[17\] " "Info: Pin MemData\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2425 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[18\] " "Info: Pin MemData\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[19\] " "Info: Pin MemData\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[20\] " "Info: Pin MemData\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[21\] " "Info: Pin MemData\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2429 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[22\] " "Info: Pin MemData\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[23\] " "Info: Pin MemData\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[24\] " "Info: Pin MemData\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[25\] " "Info: Pin MemData\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2433 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[26\] " "Info: Pin MemData\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[27\] " "Info: Pin MemData\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[28\] " "Info: Pin MemData\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[29\] " "Info: Pin MemData\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[30\] " "Info: Pin MemData\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[31\] " "Info: Pin MemData\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 107 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[0\] " "Info: Pin funct\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 128 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[1\] " "Info: Pin funct\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 128 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[2\] " "Info: Pin funct\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 128 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2442 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[3\] " "Info: Pin funct\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 128 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[4\] " "Info: Pin funct\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 128 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[5\] " "Info: Pin funct\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 128 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[0\] " "Info: Pin RegPCOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[1\] " "Info: Pin RegPCOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[2\] " "Info: Pin RegPCOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[3\] " "Info: Pin RegPCOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[4\] " "Info: Pin RegPCOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[5\] " "Info: Pin RegPCOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[6\] " "Info: Pin RegPCOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[7\] " "Info: Pin RegPCOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[8\] " "Info: Pin RegPCOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[9\] " "Info: Pin RegPCOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[10\] " "Info: Pin RegPCOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[11\] " "Info: Pin RegPCOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[12\] " "Info: Pin RegPCOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[13\] " "Info: Pin RegPCOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2459 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[14\] " "Info: Pin RegPCOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[15\] " "Info: Pin RegPCOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[16\] " "Info: Pin RegPCOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2462 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[17\] " "Info: Pin RegPCOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2463 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[18\] " "Info: Pin RegPCOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2464 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[19\] " "Info: Pin RegPCOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2465 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[20\] " "Info: Pin RegPCOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[21\] " "Info: Pin RegPCOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2467 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[22\] " "Info: Pin RegPCOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[23\] " "Info: Pin RegPCOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2469 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[24\] " "Info: Pin RegPCOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2470 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[25\] " "Info: Pin RegPCOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2471 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[26\] " "Info: Pin RegPCOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[27\] " "Info: Pin RegPCOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[28\] " "Info: Pin RegPCOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[29\] " "Info: Pin RegPCOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2475 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[30\] " "Info: Pin RegPCOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[31\] " "Info: Pin RegPCOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 30 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[0\] " "Info: Pin RegBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[1\] " "Info: Pin RegBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[2\] " "Info: Pin RegBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[3\] " "Info: Pin RegBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[4\] " "Info: Pin RegBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[5\] " "Info: Pin RegBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[6\] " "Info: Pin RegBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[7\] " "Info: Pin RegBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[8\] " "Info: Pin RegBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[9\] " "Info: Pin RegBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[10\] " "Info: Pin RegBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[11\] " "Info: Pin RegBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[12\] " "Info: Pin RegBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[13\] " "Info: Pin RegBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[14\] " "Info: Pin RegBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[15\] " "Info: Pin RegBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[16\] " "Info: Pin RegBOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[17\] " "Info: Pin RegBOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[18\] " "Info: Pin RegBOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[19\] " "Info: Pin RegBOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[20\] " "Info: Pin RegBOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[21\] " "Info: Pin RegBOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[22\] " "Info: Pin RegBOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[23\] " "Info: Pin RegBOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[24\] " "Info: Pin RegBOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[25\] " "Info: Pin RegBOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[26\] " "Info: Pin RegBOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[27\] " "Info: Pin RegBOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[28\] " "Info: Pin RegBOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[29\] " "Info: Pin RegBOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[30\] " "Info: Pin RegBOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[31\] " "Info: Pin RegBOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 26 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[0\] " "Info: Pin MuxRegDataOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[1\] " "Info: Pin MuxRegDataOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[2\] " "Info: Pin MuxRegDataOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[3\] " "Info: Pin MuxRegDataOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[4\] " "Info: Pin MuxRegDataOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[5\] " "Info: Pin MuxRegDataOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[6\] " "Info: Pin MuxRegDataOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[7\] " "Info: Pin MuxRegDataOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[8\] " "Info: Pin MuxRegDataOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[9\] " "Info: Pin MuxRegDataOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[10\] " "Info: Pin MuxRegDataOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[11\] " "Info: Pin MuxRegDataOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[12\] " "Info: Pin MuxRegDataOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[13\] " "Info: Pin MuxRegDataOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[14\] " "Info: Pin MuxRegDataOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[15\] " "Info: Pin MuxRegDataOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[16\] " "Info: Pin MuxRegDataOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[17\] " "Info: Pin MuxRegDataOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[18\] " "Info: Pin MuxRegDataOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[19\] " "Info: Pin MuxRegDataOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[20\] " "Info: Pin MuxRegDataOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[21\] " "Info: Pin MuxRegDataOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[22\] " "Info: Pin MuxRegDataOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[23\] " "Info: Pin MuxRegDataOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[24\] " "Info: Pin MuxRegDataOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[25\] " "Info: Pin MuxRegDataOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[26\] " "Info: Pin MuxRegDataOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[27\] " "Info: Pin MuxRegDataOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[28\] " "Info: Pin MuxRegDataOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[29\] " "Info: Pin MuxRegDataOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[30\] " "Info: Pin MuxRegDataOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[31\] " "Info: Pin MuxRegDataOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 60 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDestOut\[0\] " "Info: Pin MuxRegDestOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDestOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 59 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDestOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDestOut\[1\] " "Info: Pin MuxRegDestOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDestOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 59 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDestOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDestOut\[2\] " "Info: Pin MuxRegDestOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDestOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 59 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDestOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDestOut\[3\] " "Info: Pin MuxRegDestOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDestOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 59 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDestOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDestOut\[4\] " "Info: Pin MuxRegDestOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDestOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 59 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDestOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Info: Pin RegWrite not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegWrite } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 56 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[0\] " "Info: Pin MuxMemAddOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[1\] " "Info: Pin MuxMemAddOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[2\] " "Info: Pin MuxMemAddOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[3\] " "Info: Pin MuxMemAddOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[4\] " "Info: Pin MuxMemAddOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[5\] " "Info: Pin MuxMemAddOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[6\] " "Info: Pin MuxMemAddOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[7\] " "Info: Pin MuxMemAddOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[8\] " "Info: Pin MuxMemAddOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[9\] " "Info: Pin MuxMemAddOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[10\] " "Info: Pin MuxMemAddOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[11\] " "Info: Pin MuxMemAddOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[12\] " "Info: Pin MuxMemAddOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[13\] " "Info: Pin MuxMemAddOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[14\] " "Info: Pin MuxMemAddOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[15\] " "Info: Pin MuxMemAddOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[16\] " "Info: Pin MuxMemAddOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[17\] " "Info: Pin MuxMemAddOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[18\] " "Info: Pin MuxMemAddOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[19\] " "Info: Pin MuxMemAddOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[20\] " "Info: Pin MuxMemAddOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[21\] " "Info: Pin MuxMemAddOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[22\] " "Info: Pin MuxMemAddOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[23\] " "Info: Pin MuxMemAddOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[24\] " "Info: Pin MuxMemAddOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[25\] " "Info: Pin MuxMemAddOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[26\] " "Info: Pin MuxMemAddOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[27\] " "Info: Pin MuxMemAddOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[28\] " "Info: Pin MuxMemAddOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[29\] " "Info: Pin MuxMemAddOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[30\] " "Info: Pin MuxMemAddOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemAddOut\[31\] " "Info: Pin MuxMemAddOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxMemAddOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAddOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWriteRead " "Info: Pin MemWriteRead not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemWriteRead } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWriteRead } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[0\] " "Info: Pin RegAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[1\] " "Info: Pin RegAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[2\] " "Info: Pin RegAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[3\] " "Info: Pin RegAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[4\] " "Info: Pin RegAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[5\] " "Info: Pin RegAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[6\] " "Info: Pin RegAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[7\] " "Info: Pin RegAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[8\] " "Info: Pin RegAOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[9\] " "Info: Pin RegAOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[10\] " "Info: Pin RegAOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[11\] " "Info: Pin RegAOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[12\] " "Info: Pin RegAOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[13\] " "Info: Pin RegAOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[14\] " "Info: Pin RegAOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[15\] " "Info: Pin RegAOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[16\] " "Info: Pin RegAOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[17\] " "Info: Pin RegAOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[18\] " "Info: Pin RegAOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[19\] " "Info: Pin RegAOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[20\] " "Info: Pin RegAOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[21\] " "Info: Pin RegAOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[22\] " "Info: Pin RegAOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[23\] " "Info: Pin RegAOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[24\] " "Info: Pin RegAOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[25\] " "Info: Pin RegAOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[26\] " "Info: Pin RegAOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[27\] " "Info: Pin RegAOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[28\] " "Info: Pin RegAOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[29\] " "Info: Pin RegAOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[30\] " "Info: Pin RegAOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[31\] " "Info: Pin RegAOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 22 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P23 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN P23 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegData\[3\] " "Info: Destination node Controle:Controle\|RegData\[3\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegData\[2\] " "Info: Destination node Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegData\[1\] " "Info: Destination node Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegDest\[2\] " "Info: Destination node Controle:Controle\|RegDest\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegDest[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegDest\[0\] " "Info: Destination node Controle:Controle\|RegDest\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegDest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegDest\[1\] " "Info: Destination node Controle:Controle\|RegDest\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegDest[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|MemADD\[0\] " "Info: Destination node Controle:Controle\|MemADD\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|MemADD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|SSControl\[0\] " "Info: Destination node Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|SSControl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|SSControl\[1\] " "Info: Destination node Controle:Controle\|SSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|SSControl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|ALUSrcB\[0\] " "Info: Destination node Controle:Controle\|ALUSrcB\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|ALUSrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2611 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MuxALUSrcA:MuxALUSrcA\|Mux32~0  " "Info: Automatically promoted node MuxALUSrcA:MuxALUSrcA\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcA:MuxALUSrcA|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 3172 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MuxALUSrcB:MuxALUSrcB\|Mux32~0  " "Info: Automatically promoted node MuxALUSrcB:MuxALUSrcB\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 3170 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MuxMemAdd:MuxMemAdd\|Mux32~0  " "Info: Automatically promoted node MuxMemAdd:MuxMemAdd\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAdd:MuxMemAdd|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 3882 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MuxRegData:MuxRegData\|Mux32~0  " "Info: Automatically promoted node MuxRegData:MuxRegData\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegData:MuxRegData|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 3759 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "storesize:storesize\|saida\[31\]~0  " "Info: Automatically promoted node storesize:storesize\|saida\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { storesize:storesize|saida[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4336 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "loadsize:loadsize\|Equal0~0  " "Info: Automatically promoted node loadsize:loadsize\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4765 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controle:Controle\|LSControl\[1\]  " "Info: Automatically promoted node Controle:Controle\|LSControl\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadsize:loadsize\|saida\[7\]~0 " "Info: Destination node loadsize:loadsize\|saida\[7\]~0" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|saida[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4497 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadsize:loadsize\|Equal2~0 " "Info: Destination node loadsize:loadsize\|Equal2~0" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|Equal2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4684 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadsize:loadsize\|Equal0~0 " "Info: Destination node loadsize:loadsize\|Equal0~0" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4765 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadsize:loadsize\|saida\[31\]~1 " "Info: Destination node loadsize:loadsize\|saida\[31\]~1" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|saida[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4766 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|LSControl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "loadsize:loadsize\|saida\[7\]~0  " "Info: Automatically promoted node loadsize:loadsize\|saida\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|saida[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4497 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MuxRegDest:MuxRegDest\|Mux5~0  " "Info: Automatically promoted node MuxRegDest:MuxRegDest\|Mux5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDest:MuxRegDest|Mux5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 3861 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MuxExceptionAddress:MuxExceptionAddress\|Mux0~0  " "Info: Automatically promoted node MuxExceptionAddress:MuxExceptionAddress\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxExceptionAddress:MuxExceptionAddress|Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4842 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN N25 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[0\] " "Info: Destination node Controle:Controle\|estado\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[1\] " "Info: Destination node Controle:Controle\|estado\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[2\] " "Info: Destination node Controle:Controle\|estado\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[3\] " "Info: Destination node Controle:Controle\|estado\[3\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[4\] " "Info: Destination node Controle:Controle\|estado\[4\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[5\] " "Info: Destination node Controle:Controle\|estado\[5\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|ALUControl\[1\] " "Info: Destination node Controle:Controle\|ALUControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|ALUControl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegWrite " "Info: Destination node Controle:Controle\|RegWrite" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|MemWriteRead " "Info: Destination node Controle:Controle\|MemWriteRead" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|MemWriteRead } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|IRWrite " "Info: Destination node Controle:Controle\|IRWrite" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 6 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|IRWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2612 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "313 unused 3.3V 0 313 0 " "Info: Number of I/O pins in group: 313 (unused VREF, 3.3V VCCIO, 0 input, 313 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 51 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 42 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 50 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.938 ns register register " "Info: Estimated most critical path is register to register delay of 10.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 1 REG LAB_X18_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.272 ns) 1.053 ns Ula32:Alu\|Mux61~0 2 COMB LAB_X22_Y14 5 " "Info: 2: + IC(0.781 ns) + CELL(0.272 ns) = 1.053 ns; Loc. = LAB_X22_Y14; Fanout = 5; COMB Node = 'Ula32:Alu\|Mux61~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|Mux61~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 1.827 ns Ula32:Alu\|carry_temp\[2\]~5 3 COMB LAB_X22_Y15 2 " "Info: 3: + IC(0.417 ns) + CELL(0.357 ns) = 1.827 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~5'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:Alu|Mux61~0 Ula32:Alu|carry_temp[2]~5 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 2.322 ns Ula32:Alu\|carry_temp\[4\]~8 4 COMB LAB_X23_Y15 2 " "Info: 4: + IC(0.223 ns) + CELL(0.272 ns) = 2.322 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~8'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~8 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 2.817 ns Ula32:Alu\|carry_temp\[7\]~10 5 COMB LAB_X22_Y15 4 " "Info: 5: + IC(0.223 ns) + CELL(0.272 ns) = 2.817 ns; Loc. = LAB_X22_Y15; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~10'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:Alu|carry_temp[4]~8 Ula32:Alu|carry_temp[7]~10 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.218 ns Ula32:Alu\|carry_temp\[9\]~11 6 COMB LAB_X22_Y15 6 " "Info: 6: + IC(0.129 ns) + CELL(0.272 ns) = 3.218 ns; Loc. = LAB_X22_Y15; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.619 ns Ula32:Alu\|carry_temp\[11\]~12 7 COMB LAB_X22_Y15 6 " "Info: 7: + IC(0.129 ns) + CELL(0.272 ns) = 3.619 ns; Loc. = LAB_X22_Y15; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 4.020 ns Ula32:Alu\|carry_temp\[13\]~13 8 COMB LAB_X22_Y15 6 " "Info: 8: + IC(0.129 ns) + CELL(0.272 ns) = 4.020 ns; Loc. = LAB_X22_Y15; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.272 ns) 5.022 ns Ula32:Alu\|carry_temp\[15\]~14 9 COMB LAB_X18_Y14 6 " "Info: 9: + IC(0.730 ns) + CELL(0.272 ns) = 5.022 ns; Loc. = LAB_X18_Y14; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~14'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 5.423 ns Ula32:Alu\|carry_temp\[17\]~15 10 COMB LAB_X18_Y14 6 " "Info: 10: + IC(0.129 ns) + CELL(0.272 ns) = 5.423 ns; Loc. = LAB_X18_Y14; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~15'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 5.824 ns Ula32:Alu\|carry_temp\[19\]~16 11 COMB LAB_X18_Y14 6 " "Info: 11: + IC(0.129 ns) + CELL(0.272 ns) = 5.824 ns; Loc. = LAB_X18_Y14; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~16'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 6.225 ns Ula32:Alu\|carry_temp\[21\]~17 12 COMB LAB_X18_Y14 6 " "Info: 12: + IC(0.129 ns) + CELL(0.272 ns) = 6.225 ns; Loc. = LAB_X18_Y14; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~17'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 6.626 ns Ula32:Alu\|carry_temp\[23\]~18 13 COMB LAB_X18_Y14 6 " "Info: 13: + IC(0.129 ns) + CELL(0.272 ns) = 6.626 ns; Loc. = LAB_X18_Y14; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~18'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 7.027 ns Ula32:Alu\|carry_temp\[25\]~19 14 COMB LAB_X18_Y14 6 " "Info: 14: + IC(0.129 ns) + CELL(0.272 ns) = 7.027 ns; Loc. = LAB_X18_Y14; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 7.428 ns Ula32:Alu\|carry_temp\[27\]~20 15 COMB LAB_X18_Y14 6 " "Info: 15: + IC(0.129 ns) + CELL(0.272 ns) = 7.428 ns; Loc. = LAB_X18_Y14; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~20'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.272 ns) 8.457 ns Ula32:Alu\|carry_temp\[29\]~21 16 COMB LAB_X14_Y12 8 " "Info: 16: + IC(0.757 ns) + CELL(0.272 ns) = 8.457 ns; Loc. = LAB_X14_Y12; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~21'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.378 ns) 9.258 ns Ula32:Alu\|Maior~0 17 COMB LAB_X15_Y14 1 " "Info: 17: + IC(0.423 ns) + CELL(0.378 ns) = 9.258 ns; Loc. = LAB_X15_Y14; Fanout = 1; COMB Node = 'Ula32:Alu\|Maior~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Maior~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.272 ns) 9.981 ns Controle:Controle\|Selector27~1 18 COMB LAB_X17_Y14 1 " "Info: 18: + IC(0.451 ns) + CELL(0.272 ns) = 9.981 ns; Loc. = LAB_X17_Y14; Fanout = 1; COMB Node = 'Controle:Controle\|Selector27~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { Ula32:Alu|Maior~0 Controle:Controle|Selector27~1 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 10.382 ns Controle:Controle\|Selector27~3 19 COMB LAB_X17_Y14 1 " "Info: 19: + IC(0.129 ns) + CELL(0.272 ns) = 10.382 ns; Loc. = LAB_X17_Y14; Fanout = 1; COMB Node = 'Controle:Controle\|Selector27~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Controle:Controle|Selector27~1 Controle:Controle|Selector27~3 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 10.783 ns Controle:Controle\|Selector27~5 20 COMB LAB_X17_Y14 1 " "Info: 20: + IC(0.129 ns) + CELL(0.272 ns) = 10.783 ns; Loc. = LAB_X17_Y14; Fanout = 1; COMB Node = 'Controle:Controle\|Selector27~5'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Controle:Controle|Selector27~3 Controle:Controle|Selector27~5 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.938 ns Controle:Controle\|PCWrite 21 REG LAB_X17_Y14 8 " "Info: 21: + IC(0.000 ns) + CELL(0.155 ns) = 10.938 ns; Loc. = LAB_X17_Y14; Fanout = 8; REG Node = 'Controle:Controle\|PCWrite'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Controle:Controle|Selector27~5 Controle:Controle|PCWrite } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.514 ns ( 50.41 % ) " "Info: Total cell delay = 5.514 ns ( 50.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.424 ns ( 49.59 % ) " "Info: Total interconnect delay = 5.424 ns ( 49.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.938 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|Mux61~0 Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~8 Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Maior~0 Controle:Controle|Selector27~1 Controle:Controle|Selector27~3 Controle:Controle|Selector27~5 Controle:Controle|PCWrite } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 25% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "313 " "Warning: Found 313 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[0\] 0 " "Info: Pin \"estado\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[1\] 0 " "Info: Pin \"estado\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[2\] 0 " "Info: Pin \"estado\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[3\] 0 " "Info: Pin \"estado\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[4\] 0 " "Info: Pin \"estado\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[5\] 0 " "Info: Pin \"estado\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[0\] 0 " "Info: Pin \"AluResult\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[1\] 0 " "Info: Pin \"AluResult\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[2\] 0 " "Info: Pin \"AluResult\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[3\] 0 " "Info: Pin \"AluResult\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[4\] 0 " "Info: Pin \"AluResult\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[5\] 0 " "Info: Pin \"AluResult\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[6\] 0 " "Info: Pin \"AluResult\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[7\] 0 " "Info: Pin \"AluResult\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[8\] 0 " "Info: Pin \"AluResult\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[9\] 0 " "Info: Pin \"AluResult\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[10\] 0 " "Info: Pin \"AluResult\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[11\] 0 " "Info: Pin \"AluResult\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[12\] 0 " "Info: Pin \"AluResult\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[13\] 0 " "Info: Pin \"AluResult\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[14\] 0 " "Info: Pin \"AluResult\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[15\] 0 " "Info: Pin \"AluResult\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[16\] 0 " "Info: Pin \"AluResult\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[17\] 0 " "Info: Pin \"AluResult\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[18\] 0 " "Info: Pin \"AluResult\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[19\] 0 " "Info: Pin \"AluResult\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[20\] 0 " "Info: Pin \"AluResult\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[21\] 0 " "Info: Pin \"AluResult\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[22\] 0 " "Info: Pin \"AluResult\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[23\] 0 " "Info: Pin \"AluResult\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[24\] 0 " "Info: Pin \"AluResult\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[25\] 0 " "Info: Pin \"AluResult\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[26\] 0 " "Info: Pin \"AluResult\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[27\] 0 " "Info: Pin \"AluResult\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[28\] 0 " "Info: Pin \"AluResult\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[29\] 0 " "Info: Pin \"AluResult\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[30\] 0 " "Info: Pin \"AluResult\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[31\] 0 " "Info: Pin \"AluResult\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[0\] 0 " "Info: Pin \"MuxAluSrcAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[1\] 0 " "Info: Pin \"MuxAluSrcAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[2\] 0 " "Info: Pin \"MuxAluSrcAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[3\] 0 " "Info: Pin \"MuxAluSrcAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[4\] 0 " "Info: Pin \"MuxAluSrcAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[5\] 0 " "Info: Pin \"MuxAluSrcAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[6\] 0 " "Info: Pin \"MuxAluSrcAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[7\] 0 " "Info: Pin \"MuxAluSrcAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[8\] 0 " "Info: Pin \"MuxAluSrcAOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[9\] 0 " "Info: Pin \"MuxAluSrcAOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[10\] 0 " "Info: Pin \"MuxAluSrcAOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[11\] 0 " "Info: Pin \"MuxAluSrcAOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[12\] 0 " "Info: Pin \"MuxAluSrcAOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[13\] 0 " "Info: Pin \"MuxAluSrcAOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[14\] 0 " "Info: Pin \"MuxAluSrcAOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[15\] 0 " "Info: Pin \"MuxAluSrcAOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[16\] 0 " "Info: Pin \"MuxAluSrcAOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[17\] 0 " "Info: Pin \"MuxAluSrcAOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[18\] 0 " "Info: Pin \"MuxAluSrcAOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[19\] 0 " "Info: Pin \"MuxAluSrcAOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[20\] 0 " "Info: Pin \"MuxAluSrcAOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[21\] 0 " "Info: Pin \"MuxAluSrcAOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[22\] 0 " "Info: Pin \"MuxAluSrcAOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[23\] 0 " "Info: Pin \"MuxAluSrcAOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[24\] 0 " "Info: Pin \"MuxAluSrcAOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[25\] 0 " "Info: Pin \"MuxAluSrcAOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[26\] 0 " "Info: Pin \"MuxAluSrcAOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[27\] 0 " "Info: Pin \"MuxAluSrcAOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[28\] 0 " "Info: Pin \"MuxAluSrcAOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[29\] 0 " "Info: Pin \"MuxAluSrcAOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[30\] 0 " "Info: Pin \"MuxAluSrcAOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[31\] 0 " "Info: Pin \"MuxAluSrcAOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[0\] 0 " "Info: Pin \"MuxAluSrcBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[1\] 0 " "Info: Pin \"MuxAluSrcBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[2\] 0 " "Info: Pin \"MuxAluSrcBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[3\] 0 " "Info: Pin \"MuxAluSrcBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[4\] 0 " "Info: Pin \"MuxAluSrcBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[5\] 0 " "Info: Pin \"MuxAluSrcBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[6\] 0 " "Info: Pin \"MuxAluSrcBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[7\] 0 " "Info: Pin \"MuxAluSrcBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[8\] 0 " "Info: Pin \"MuxAluSrcBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[9\] 0 " "Info: Pin \"MuxAluSrcBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[10\] 0 " "Info: Pin \"MuxAluSrcBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[11\] 0 " "Info: Pin \"MuxAluSrcBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[12\] 0 " "Info: Pin \"MuxAluSrcBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[13\] 0 " "Info: Pin \"MuxAluSrcBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[14\] 0 " "Info: Pin \"MuxAluSrcBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[15\] 0 " "Info: Pin \"MuxAluSrcBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[16\] 0 " "Info: Pin \"MuxAluSrcBOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[17\] 0 " "Info: Pin \"MuxAluSrcBOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[18\] 0 " "Info: Pin \"MuxAluSrcBOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[19\] 0 " "Info: Pin \"MuxAluSrcBOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[20\] 0 " "Info: Pin \"MuxAluSrcBOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[21\] 0 " "Info: Pin \"MuxAluSrcBOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[22\] 0 " "Info: Pin \"MuxAluSrcBOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[23\] 0 " "Info: Pin \"MuxAluSrcBOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[24\] 0 " "Info: Pin \"MuxAluSrcBOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[25\] 0 " "Info: Pin \"MuxAluSrcBOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[26\] 0 " "Info: Pin \"MuxAluSrcBOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[27\] 0 " "Info: Pin \"MuxAluSrcBOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[28\] 0 " "Info: Pin \"MuxAluSrcBOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[29\] 0 " "Info: Pin \"MuxAluSrcBOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[30\] 0 " "Info: Pin \"MuxAluSrcBOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[31\] 0 " "Info: Pin \"MuxAluSrcBOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[0\] 0 " "Info: Pin \"Opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[1\] 0 " "Info: Pin \"Opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[2\] 0 " "Info: Pin \"Opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[3\] 0 " "Info: Pin \"Opcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[4\] 0 " "Info: Pin \"Opcode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[5\] 0 " "Info: Pin \"Opcode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[0\] 0 " "Info: Pin \"MemData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[1\] 0 " "Info: Pin \"MemData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[2\] 0 " "Info: Pin \"MemData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[3\] 0 " "Info: Pin \"MemData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[4\] 0 " "Info: Pin \"MemData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[5\] 0 " "Info: Pin \"MemData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[6\] 0 " "Info: Pin \"MemData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[7\] 0 " "Info: Pin \"MemData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[8\] 0 " "Info: Pin \"MemData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[9\] 0 " "Info: Pin \"MemData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[10\] 0 " "Info: Pin \"MemData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[11\] 0 " "Info: Pin \"MemData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[12\] 0 " "Info: Pin \"MemData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[13\] 0 " "Info: Pin \"MemData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[14\] 0 " "Info: Pin \"MemData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[15\] 0 " "Info: Pin \"MemData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[16\] 0 " "Info: Pin \"MemData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[17\] 0 " "Info: Pin \"MemData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[18\] 0 " "Info: Pin \"MemData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[19\] 0 " "Info: Pin \"MemData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[20\] 0 " "Info: Pin \"MemData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[21\] 0 " "Info: Pin \"MemData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[22\] 0 " "Info: Pin \"MemData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[23\] 0 " "Info: Pin \"MemData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[24\] 0 " "Info: Pin \"MemData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[25\] 0 " "Info: Pin \"MemData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[26\] 0 " "Info: Pin \"MemData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[27\] 0 " "Info: Pin \"MemData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[28\] 0 " "Info: Pin \"MemData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[29\] 0 " "Info: Pin \"MemData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[30\] 0 " "Info: Pin \"MemData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[31\] 0 " "Info: Pin \"MemData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[0\] 0 " "Info: Pin \"funct\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[1\] 0 " "Info: Pin \"funct\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[2\] 0 " "Info: Pin \"funct\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[3\] 0 " "Info: Pin \"funct\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[4\] 0 " "Info: Pin \"funct\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[5\] 0 " "Info: Pin \"funct\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[0\] 0 " "Info: Pin \"RegPCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[1\] 0 " "Info: Pin \"RegPCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[2\] 0 " "Info: Pin \"RegPCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[3\] 0 " "Info: Pin \"RegPCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[4\] 0 " "Info: Pin \"RegPCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[5\] 0 " "Info: Pin \"RegPCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[6\] 0 " "Info: Pin \"RegPCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[7\] 0 " "Info: Pin \"RegPCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[8\] 0 " "Info: Pin \"RegPCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[9\] 0 " "Info: Pin \"RegPCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[10\] 0 " "Info: Pin \"RegPCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[11\] 0 " "Info: Pin \"RegPCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[12\] 0 " "Info: Pin \"RegPCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[13\] 0 " "Info: Pin \"RegPCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[14\] 0 " "Info: Pin \"RegPCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[15\] 0 " "Info: Pin \"RegPCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[16\] 0 " "Info: Pin \"RegPCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[17\] 0 " "Info: Pin \"RegPCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[18\] 0 " "Info: Pin \"RegPCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[19\] 0 " "Info: Pin \"RegPCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[20\] 0 " "Info: Pin \"RegPCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[21\] 0 " "Info: Pin \"RegPCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[22\] 0 " "Info: Pin \"RegPCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[23\] 0 " "Info: Pin \"RegPCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[24\] 0 " "Info: Pin \"RegPCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[25\] 0 " "Info: Pin \"RegPCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[26\] 0 " "Info: Pin \"RegPCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[27\] 0 " "Info: Pin \"RegPCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[28\] 0 " "Info: Pin \"RegPCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[29\] 0 " "Info: Pin \"RegPCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[30\] 0 " "Info: Pin \"RegPCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[31\] 0 " "Info: Pin \"RegPCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[0\] 0 " "Info: Pin \"RegBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[1\] 0 " "Info: Pin \"RegBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[2\] 0 " "Info: Pin \"RegBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[3\] 0 " "Info: Pin \"RegBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[4\] 0 " "Info: Pin \"RegBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[5\] 0 " "Info: Pin \"RegBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[6\] 0 " "Info: Pin \"RegBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[7\] 0 " "Info: Pin \"RegBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[8\] 0 " "Info: Pin \"RegBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[9\] 0 " "Info: Pin \"RegBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[10\] 0 " "Info: Pin \"RegBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[11\] 0 " "Info: Pin \"RegBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[12\] 0 " "Info: Pin \"RegBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[13\] 0 " "Info: Pin \"RegBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[14\] 0 " "Info: Pin \"RegBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[15\] 0 " "Info: Pin \"RegBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[16\] 0 " "Info: Pin \"RegBOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[17\] 0 " "Info: Pin \"RegBOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[18\] 0 " "Info: Pin \"RegBOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[19\] 0 " "Info: Pin \"RegBOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[20\] 0 " "Info: Pin \"RegBOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[21\] 0 " "Info: Pin \"RegBOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[22\] 0 " "Info: Pin \"RegBOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[23\] 0 " "Info: Pin \"RegBOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[24\] 0 " "Info: Pin \"RegBOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[25\] 0 " "Info: Pin \"RegBOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[26\] 0 " "Info: Pin \"RegBOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[27\] 0 " "Info: Pin \"RegBOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[28\] 0 " "Info: Pin \"RegBOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[29\] 0 " "Info: Pin \"RegBOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[30\] 0 " "Info: Pin \"RegBOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[31\] 0 " "Info: Pin \"RegBOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[0\] 0 " "Info: Pin \"MuxRegDataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[1\] 0 " "Info: Pin \"MuxRegDataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[2\] 0 " "Info: Pin \"MuxRegDataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[3\] 0 " "Info: Pin \"MuxRegDataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[4\] 0 " "Info: Pin \"MuxRegDataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[5\] 0 " "Info: Pin \"MuxRegDataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[6\] 0 " "Info: Pin \"MuxRegDataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[7\] 0 " "Info: Pin \"MuxRegDataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[8\] 0 " "Info: Pin \"MuxRegDataOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[9\] 0 " "Info: Pin \"MuxRegDataOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[10\] 0 " "Info: Pin \"MuxRegDataOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[11\] 0 " "Info: Pin \"MuxRegDataOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[12\] 0 " "Info: Pin \"MuxRegDataOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[13\] 0 " "Info: Pin \"MuxRegDataOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[14\] 0 " "Info: Pin \"MuxRegDataOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[15\] 0 " "Info: Pin \"MuxRegDataOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[16\] 0 " "Info: Pin \"MuxRegDataOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[17\] 0 " "Info: Pin \"MuxRegDataOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[18\] 0 " "Info: Pin \"MuxRegDataOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[19\] 0 " "Info: Pin \"MuxRegDataOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[20\] 0 " "Info: Pin \"MuxRegDataOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[21\] 0 " "Info: Pin \"MuxRegDataOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[22\] 0 " "Info: Pin \"MuxRegDataOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[23\] 0 " "Info: Pin \"MuxRegDataOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[24\] 0 " "Info: Pin \"MuxRegDataOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[25\] 0 " "Info: Pin \"MuxRegDataOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[26\] 0 " "Info: Pin \"MuxRegDataOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[27\] 0 " "Info: Pin \"MuxRegDataOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[28\] 0 " "Info: Pin \"MuxRegDataOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[29\] 0 " "Info: Pin \"MuxRegDataOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[30\] 0 " "Info: Pin \"MuxRegDataOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[31\] 0 " "Info: Pin \"MuxRegDataOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDestOut\[0\] 0 " "Info: Pin \"MuxRegDestOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDestOut\[1\] 0 " "Info: Pin \"MuxRegDestOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDestOut\[2\] 0 " "Info: Pin \"MuxRegDestOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDestOut\[3\] 0 " "Info: Pin \"MuxRegDestOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDestOut\[4\] 0 " "Info: Pin \"MuxRegDestOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWrite 0 " "Info: Pin \"RegWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[0\] 0 " "Info: Pin \"MuxMemAddOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[1\] 0 " "Info: Pin \"MuxMemAddOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[2\] 0 " "Info: Pin \"MuxMemAddOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[3\] 0 " "Info: Pin \"MuxMemAddOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[4\] 0 " "Info: Pin \"MuxMemAddOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[5\] 0 " "Info: Pin \"MuxMemAddOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[6\] 0 " "Info: Pin \"MuxMemAddOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[7\] 0 " "Info: Pin \"MuxMemAddOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[8\] 0 " "Info: Pin \"MuxMemAddOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[9\] 0 " "Info: Pin \"MuxMemAddOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[10\] 0 " "Info: Pin \"MuxMemAddOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[11\] 0 " "Info: Pin \"MuxMemAddOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[12\] 0 " "Info: Pin \"MuxMemAddOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[13\] 0 " "Info: Pin \"MuxMemAddOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[14\] 0 " "Info: Pin \"MuxMemAddOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[15\] 0 " "Info: Pin \"MuxMemAddOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[16\] 0 " "Info: Pin \"MuxMemAddOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[17\] 0 " "Info: Pin \"MuxMemAddOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[18\] 0 " "Info: Pin \"MuxMemAddOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[19\] 0 " "Info: Pin \"MuxMemAddOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[20\] 0 " "Info: Pin \"MuxMemAddOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[21\] 0 " "Info: Pin \"MuxMemAddOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[22\] 0 " "Info: Pin \"MuxMemAddOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[23\] 0 " "Info: Pin \"MuxMemAddOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[24\] 0 " "Info: Pin \"MuxMemAddOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[25\] 0 " "Info: Pin \"MuxMemAddOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[26\] 0 " "Info: Pin \"MuxMemAddOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[27\] 0 " "Info: Pin \"MuxMemAddOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[28\] 0 " "Info: Pin \"MuxMemAddOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[29\] 0 " "Info: Pin \"MuxMemAddOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[30\] 0 " "Info: Pin \"MuxMemAddOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemAddOut\[31\] 0 " "Info: Pin \"MuxMemAddOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWriteRead 0 " "Info: Pin \"MemWriteRead\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[0\] 0 " "Info: Pin \"RegAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[1\] 0 " "Info: Pin \"RegAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[2\] 0 " "Info: Pin \"RegAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[3\] 0 " "Info: Pin \"RegAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[4\] 0 " "Info: Pin \"RegAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[5\] 0 " "Info: Pin \"RegAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[6\] 0 " "Info: Pin \"RegAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[7\] 0 " "Info: Pin \"RegAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[8\] 0 " "Info: Pin \"RegAOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[9\] 0 " "Info: Pin \"RegAOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[10\] 0 " "Info: Pin \"RegAOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[11\] 0 " "Info: Pin \"RegAOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[12\] 0 " "Info: Pin \"RegAOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[13\] 0 " "Info: Pin \"RegAOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[14\] 0 " "Info: Pin \"RegAOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[15\] 0 " "Info: Pin \"RegAOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[16\] 0 " "Info: Pin \"RegAOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[17\] 0 " "Info: Pin \"RegAOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[18\] 0 " "Info: Pin \"RegAOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[19\] 0 " "Info: Pin \"RegAOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[20\] 0 " "Info: Pin \"RegAOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[21\] 0 " "Info: Pin \"RegAOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[22\] 0 " "Info: Pin \"RegAOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[23\] 0 " "Info: Pin \"RegAOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[24\] 0 " "Info: Pin \"RegAOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[25\] 0 " "Info: Pin \"RegAOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[26\] 0 " "Info: Pin \"RegAOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[27\] 0 " "Info: Pin \"RegAOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[28\] 0 " "Info: Pin \"RegAOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[29\] 0 " "Info: Pin \"RegAOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[30\] 0 " "Info: Pin \"RegAOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[31\] 0 " "Info: Pin \"RegAOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 15:24:05 2021 " "Info: Processing ended: Fri Mar 26 15:24:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 15:24:05 2021 " "Info: Processing started: Fri Mar 26 15:24:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 15:24:07 2021 " "Info: Processing ended: Fri Mar 26 15:24:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 15:24:08 2021 " "Info: Processing started: Fri Mar 26 15:24:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[30\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[30\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[31\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[31\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[29\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[29\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[28\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[28\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[0\] " "Warning: Node \"storesize:storesize\|saida\[0\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[0\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[0\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[1\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[1\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[2\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[2\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[3\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[3\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[4\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[4\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[5\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[5\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[6\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[6\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[7\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[7\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[1\] " "Warning: Node \"storesize:storesize\|saida\[1\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[2\] " "Warning: Node \"storesize:storesize\|saida\[2\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[3\] " "Warning: Node \"storesize:storesize\|saida\[3\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[4\] " "Warning: Node \"storesize:storesize\|saida\[4\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[5\] " "Warning: Node \"storesize:storesize\|saida\[5\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[6\] " "Warning: Node \"storesize:storesize\|saida\[6\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[7\] " "Warning: Node \"storesize:storesize\|saida\[7\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[24\] " "Warning: Node \"storesize:storesize\|saida\[24\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[25\] " "Warning: Node \"storesize:storesize\|saida\[25\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[26\] " "Warning: Node \"storesize:storesize\|saida\[26\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[27\] " "Warning: Node \"storesize:storesize\|saida\[27\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[28\] " "Warning: Node \"storesize:storesize\|saida\[28\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[29\] " "Warning: Node \"storesize:storesize\|saida\[29\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[30\] " "Warning: Node \"storesize:storesize\|saida\[30\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[31\] " "Warning: Node \"storesize:storesize\|saida\[31\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[27\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[27\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[26\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[26\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[25\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[25\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[24\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[24\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[0\] " "Warning: Node \"MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[0\]\" is a latch" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[1\] " "Warning: Node \"MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[1\]\" is a latch" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[22\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[22\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[23\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[23\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[16\] " "Warning: Node \"storesize:storesize\|saida\[16\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[17\] " "Warning: Node \"storesize:storesize\|saida\[17\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[18\] " "Warning: Node \"storesize:storesize\|saida\[18\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[19\] " "Warning: Node \"storesize:storesize\|saida\[19\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[20\] " "Warning: Node \"storesize:storesize\|saida\[20\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[21\] " "Warning: Node \"storesize:storesize\|saida\[21\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[22\] " "Warning: Node \"storesize:storesize\|saida\[22\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[23\] " "Warning: Node \"storesize:storesize\|saida\[23\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[8\] " "Warning: Node \"storesize:storesize\|saida\[8\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[9\] " "Warning: Node \"storesize:storesize\|saida\[9\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[10\] " "Warning: Node \"storesize:storesize\|saida\[10\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[11\] " "Warning: Node \"storesize:storesize\|saida\[11\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[12\] " "Warning: Node \"storesize:storesize\|saida\[12\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[13\] " "Warning: Node \"storesize:storesize\|saida\[13\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[14\] " "Warning: Node \"storesize:storesize\|saida\[14\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[15\] " "Warning: Node \"storesize:storesize\|saida\[15\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[20\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[20\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[21\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[21\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[1\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[1\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[2\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[3\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[3\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[4\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[4\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[5\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[5\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[6\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[6\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[13\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[13\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[11\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[11\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[8\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[8\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[9\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[9\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[12\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[12\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[10\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[10\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[0\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[1\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[6\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[6\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[3\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[4\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[5\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[5\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[2\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[7\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[7\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[14\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[14\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[20\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[20\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[26\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[26\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[18\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[18\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[19\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[19\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[7\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[7\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[28\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[28\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[27\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[27\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[30\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[30\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[29\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[29\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[31\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[31\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[16\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[16\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[15\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[15\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[18\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[18\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[19\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[19\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[17\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[17\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[23\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[23\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[24\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[24\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[25\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[25\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[21\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[21\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[22\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[22\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[16\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[16\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[17\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[17\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[15\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[15\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[14\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[14\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[13\] " "Warning: Node \"loadsize:loadsize\|saida\[13\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[11\] " "Warning: Node \"loadsize:loadsize\|saida\[11\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[8\] " "Warning: Node \"loadsize:loadsize\|saida\[8\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[9\] " "Warning: Node \"loadsize:loadsize\|saida\[9\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[12\] " "Warning: Node \"loadsize:loadsize\|saida\[12\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[10\] " "Warning: Node \"loadsize:loadsize\|saida\[10\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[0\] " "Warning: Node \"loadsize:loadsize\|saida\[0\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[1\] " "Warning: Node \"loadsize:loadsize\|saida\[1\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[6\] " "Warning: Node \"loadsize:loadsize\|saida\[6\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[3\] " "Warning: Node \"loadsize:loadsize\|saida\[3\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[4\] " "Warning: Node \"loadsize:loadsize\|saida\[4\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[5\] " "Warning: Node \"loadsize:loadsize\|saida\[5\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[2\] " "Warning: Node \"loadsize:loadsize\|saida\[2\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[7\] " "Warning: Node \"loadsize:loadsize\|saida\[7\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[14\] " "Warning: Node \"loadsize:loadsize\|saida\[14\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[20\] " "Warning: Node \"loadsize:loadsize\|saida\[20\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[26\] " "Warning: Node \"loadsize:loadsize\|saida\[26\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[12\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[12\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[13\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[13\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[28\] " "Warning: Node \"loadsize:loadsize\|saida\[28\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[27\] " "Warning: Node \"loadsize:loadsize\|saida\[27\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[30\] " "Warning: Node \"loadsize:loadsize\|saida\[30\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[29\] " "Warning: Node \"loadsize:loadsize\|saida\[29\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[31\] " "Warning: Node \"loadsize:loadsize\|saida\[31\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[16\] " "Warning: Node \"loadsize:loadsize\|saida\[16\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[15\] " "Warning: Node \"loadsize:loadsize\|saida\[15\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[18\] " "Warning: Node \"loadsize:loadsize\|saida\[18\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[19\] " "Warning: Node \"loadsize:loadsize\|saida\[19\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[17\] " "Warning: Node \"loadsize:loadsize\|saida\[17\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[23\] " "Warning: Node \"loadsize:loadsize\|saida\[23\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[24\] " "Warning: Node \"loadsize:loadsize\|saida\[24\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[25\] " "Warning: Node \"loadsize:loadsize\|saida\[25\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[21\] " "Warning: Node \"loadsize:loadsize\|saida\[21\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[22\] " "Warning: Node \"loadsize:loadsize\|saida\[22\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[10\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[10\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[11\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[11\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[8\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[8\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[9\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[9\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[9\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[9\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[10\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[10\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[11\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[11\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[12\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[12\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[13\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[13\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[14\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[14\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[15\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[15\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[16\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[16\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[17\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[17\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[18\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[18\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[19\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[19\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[20\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[20\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[21\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[21\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[22\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[22\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[23\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[23\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[24\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[24\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[25\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[25\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[26\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[26\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[27\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[27\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[28\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[28\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[29\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[29\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[30\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[30\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[31\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[31\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "29 " "Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|Equal0~0 " "Info: Detected gated clock \"loadsize:loadsize\|Equal0~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|saida\[7\]~0 " "Info: Detected gated clock \"loadsize:loadsize\|saida\[7\]~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|saida\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegDest:MuxRegDest\|Mux5~0 " "Info: Detected gated clock \"MuxRegDest:MuxRegDest\|Mux5~0\" as buffer" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegDest:MuxRegDest\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[0\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[3\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegData:MuxRegData\|Mux32~0 " "Info: Detected gated clock \"MuxRegData:MuxRegData\|Mux32~0\" as buffer" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegData:MuxRegData\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ExceptionAddress\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ExceptionAddress\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ExceptionAddress\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxExceptionAddress:MuxExceptionAddress\|Mux0~0 " "Info: Detected gated clock \"MuxExceptionAddress:MuxExceptionAddress\|Mux0~0\" as buffer" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxExceptionAddress:MuxExceptionAddress\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ExceptionAddress\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ExceptionAddress\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ExceptionAddress\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|MemADD\[2\] " "Info: Detected ripple clock \"Controle:Controle\|MemADD\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|MemADD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|SSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|SSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|SSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|SSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|SSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|SSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxMemAdd:MuxMemAdd\|Mux32~0 " "Info: Detected gated clock \"MuxMemAdd:MuxMemAdd\|Mux32~0\" as buffer" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxMemAdd:MuxMemAdd\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|MemADD\[0\] " "Info: Detected ripple clock \"Controle:Controle\|MemADD\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|MemADD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|MemADD\[1\] " "Info: Detected ripple clock \"Controle:Controle\|MemADD\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|MemADD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "storesize:storesize\|saida\[31\]~0 " "Info: Detected gated clock \"storesize:storesize\|saida\[31\]~0\" as buffer" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "storesize:storesize\|saida\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcB:MuxALUSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcB:MuxALUSrcB\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcB:MuxALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[2\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcA:MuxALUSrcA\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcA:MuxALUSrcA\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcA:MuxALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcA\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcA\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcA\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcA\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] register Controle:Controle\|PCWrite 43.11 MHz 23.196 ns Internal " "Info: Clock \"clock\" has Internal fmax of 43.11 MHz between source register \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]\" and destination register \"Controle:Controle\|PCWrite\" (period= 23.196 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.053 ns + Longest register register " "Info: + Longest register to register delay is 8.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] 1 REG LCCOMB_X22_Y15_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 5; REG Node = 'MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.053 ns) 0.388 ns Ula32:Alu\|carry_temp\[0\]~1 2 COMB LCCOMB_X22_Y15_N4 5 " "Info: 2: + IC(0.335 ns) + CELL(0.053 ns) = 0.388 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[0\]~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.053 ns) 0.680 ns Ula32:Alu\|carry_temp\[2\]~5 3 COMB LCCOMB_X22_Y15_N30 2 " "Info: 3: + IC(0.239 ns) + CELL(0.053 ns) = 0.680 ns; Loc. = LCCOMB_X22_Y15_N30; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~5'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~5 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 1.161 ns Ula32:Alu\|carry_temp\[4\]~7 4 COMB LCCOMB_X22_Y15_N16 2 " "Info: 4: + IC(0.253 ns) + CELL(0.228 ns) = 1.161 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~7 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.154 ns) 1.616 ns Ula32:Alu\|carry_temp\[7\]~10 5 COMB LCCOMB_X22_Y15_N20 4 " "Info: 5: + IC(0.301 ns) + CELL(0.154 ns) = 1.616 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~10'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 1.892 ns Ula32:Alu\|carry_temp\[9\]~11 6 COMB LCCOMB_X22_Y15_N26 6 " "Info: 6: + IC(0.223 ns) + CELL(0.053 ns) = 1.892 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.163 ns Ula32:Alu\|carry_temp\[11\]~12 7 COMB LCCOMB_X22_Y15_N0 6 " "Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 2.163 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.429 ns Ula32:Alu\|carry_temp\[13\]~13 8 COMB LCCOMB_X22_Y15_N12 6 " "Info: 8: + IC(0.213 ns) + CELL(0.053 ns) = 2.429 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.053 ns) 3.346 ns Ula32:Alu\|carry_temp\[15\]~14 9 COMB LCCOMB_X18_Y14_N16 7 " "Info: 9: + IC(0.864 ns) + CELL(0.053 ns) = 3.346 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~14'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 3.624 ns Ula32:Alu\|carry_temp\[17\]~15 10 COMB LCCOMB_X18_Y14_N20 7 " "Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 3.624 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~15'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 3.899 ns Ula32:Alu\|carry_temp\[19\]~16 11 COMB LCCOMB_X18_Y14_N10 7 " "Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 3.899 ns; Loc. = LCCOMB_X18_Y14_N10; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~16'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 4.174 ns Ula32:Alu\|carry_temp\[21\]~17 12 COMB LCCOMB_X18_Y14_N14 7 " "Info: 12: + IC(0.222 ns) + CELL(0.053 ns) = 4.174 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~17'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.442 ns Ula32:Alu\|carry_temp\[23\]~18 13 COMB LCCOMB_X18_Y14_N0 8 " "Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 4.442 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~18'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.714 ns Ula32:Alu\|carry_temp\[25\]~19 14 COMB LCCOMB_X18_Y14_N4 3 " "Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 4.714 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.982 ns Ula32:Alu\|carry_temp\[27\]~20 15 COMB LCCOMB_X18_Y14_N26 7 " "Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 4.982 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~20'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.053 ns) 5.820 ns Ula32:Alu\|carry_temp\[29\]~21 16 COMB LCCOMB_X14_Y12_N8 8 " "Info: 16: + IC(0.785 ns) + CELL(0.053 ns) = 5.820 ns; Loc. = LCCOMB_X14_Y12_N8; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~21'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.053 ns) 6.533 ns Ula32:Alu\|Maior~0 17 COMB LCCOMB_X15_Y14_N28 1 " "Info: 17: + IC(0.660 ns) + CELL(0.053 ns) = 6.533 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 1; COMB Node = 'Ula32:Alu\|Maior~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Maior~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.228 ns) 7.274 ns Controle:Controle\|Selector27~1 18 COMB LCCOMB_X17_Y14_N8 1 " "Info: 18: + IC(0.513 ns) + CELL(0.228 ns) = 7.274 ns; Loc. = LCCOMB_X17_Y14_N8; Fanout = 1; COMB Node = 'Controle:Controle\|Selector27~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Ula32:Alu|Maior~0 Controle:Controle|Selector27~1 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 7.640 ns Controle:Controle\|Selector27~3 19 COMB LCCOMB_X17_Y14_N30 1 " "Info: 19: + IC(0.212 ns) + CELL(0.154 ns) = 7.640 ns; Loc. = LCCOMB_X17_Y14_N30; Fanout = 1; COMB Node = 'Controle:Controle\|Selector27~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Controle:Controle|Selector27~1 Controle:Controle|Selector27~3 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 7.898 ns Controle:Controle\|Selector27~5 20 COMB LCCOMB_X17_Y14_N2 1 " "Info: 20: + IC(0.205 ns) + CELL(0.053 ns) = 7.898 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'Controle:Controle\|Selector27~5'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Controle:Controle|Selector27~3 Controle:Controle|Selector27~5 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.053 ns Controle:Controle\|PCWrite 21 REG LCFF_X17_Y14_N3 8 " "Info: 21: + IC(0.000 ns) + CELL(0.155 ns) = 8.053 ns; Loc. = LCFF_X17_Y14_N3; Fanout = 8; REG Node = 'Controle:Controle\|PCWrite'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Controle:Controle|Selector27~5 Controle:Controle|PCWrite } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 21.28 % ) " "Info: Total cell delay = 1.714 ns ( 21.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.339 ns ( 78.72 % ) " "Info: Total interconnect delay = 6.339 ns ( 78.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.053 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Maior~0 Controle:Controle|Selector27~1 Controle:Controle|Selector27~3 Controle:Controle|Selector27~5 Controle:Controle|PCWrite } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "8.053 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} Ula32:Alu|carry_temp[0]~1 {} Ula32:Alu|carry_temp[2]~5 {} Ula32:Alu|carry_temp[4]~7 {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20 {} Ula32:Alu|carry_temp[29]~21 {} Ula32:Alu|Maior~0 {} Controle:Controle|Selector27~1 {} Controle:Controle|Selector27~3 {} Controle:Controle|Selector27~5 {} Controle:Controle|PCWrite {} } { 0.000ns 0.335ns 0.239ns 0.253ns 0.301ns 0.223ns 0.218ns 0.213ns 0.864ns 0.225ns 0.222ns 0.222ns 0.215ns 0.219ns 0.215ns 0.785ns 0.660ns 0.513ns 0.212ns 0.205ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.228ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.455 ns - Smallest " "Info: - Smallest clock skew is -3.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.466 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1782 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1782; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns Controle:Controle\|PCWrite 3 REG LCFF_X17_Y14_N3 8 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X17_Y14_N3; Fanout = 8; REG Node = 'Controle:Controle\|PCWrite'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clock~clkctrl Controle:Controle|PCWrite } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Controle:Controle|PCWrite } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|PCWrite {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.921 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.712 ns) 2.725 ns Controle:Controle\|ALUSrcA\[1\] 2 REG LCFF_X9_Y11_N13 34 " "Info: 2: + IC(1.159 ns) + CELL(0.712 ns) = 2.725 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 34; REG Node = 'Controle:Controle\|ALUSrcA\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { clock Controle:Controle|ALUSrcA[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.228 ns) 3.620 ns MuxALUSrcA:MuxALUSrcA\|Mux32~0 3 COMB LCCOMB_X9_Y15_N26 1 " "Info: 3: + IC(0.667 ns) + CELL(0.228 ns) = 3.620 ns; Loc. = LCCOMB_X9_Y15_N26; Fanout = 1; COMB Node = 'MuxALUSrcA:MuxALUSrcA\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.000 ns) 4.743 ns MuxALUSrcA:MuxALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G0 32 " "Info: 4: + IC(1.123 ns) + CELL(0.000 ns) = 4.743 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'MuxALUSrcA:MuxALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.228 ns) 5.921 ns MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] 5 REG LCCOMB_X22_Y15_N6 5 " "Info: 5: + IC(0.950 ns) + CELL(0.228 ns) = 5.921 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 5; REG Node = 'MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 34.15 % ) " "Info: Total cell delay = 2.022 ns ( 34.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.899 ns ( 65.85 % ) " "Info: Total interconnect delay = 3.899 ns ( 65.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.921 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.159ns 0.667ns 1.123ns 0.950ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Controle:Controle|PCWrite } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|PCWrite {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.921 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.159ns 0.667ns 1.123ns 0.950ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 5 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.053 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Maior~0 Controle:Controle|Selector27~1 Controle:Controle|Selector27~3 Controle:Controle|Selector27~5 Controle:Controle|PCWrite } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "8.053 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} Ula32:Alu|carry_temp[0]~1 {} Ula32:Alu|carry_temp[2]~5 {} Ula32:Alu|carry_temp[4]~7 {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20 {} Ula32:Alu|carry_temp[29]~21 {} Ula32:Alu|Maior~0 {} Controle:Controle|Selector27~1 {} Controle:Controle|Selector27~3 {} Controle:Controle|Selector27~5 {} Controle:Controle|PCWrite {} } { 0.000ns 0.335ns 0.239ns 0.253ns 0.301ns 0.223ns 0.218ns 0.213ns 0.864ns 0.225ns 0.222ns 0.222ns 0.215ns 0.219ns 0.215ns 0.785ns 0.660ns 0.513ns 0.212ns 0.205ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.228ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.154ns 0.053ns 0.155ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Controle:Controle|PCWrite } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|PCWrite {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.921 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.159ns 0.667ns 1.123ns 0.950ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.228ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:MDR\|Saida\[20\] storesize:storesize\|saida\[20\] clock 3.884 ns " "Info: Found hold time violation between source  pin or register \"Registrador:MDR\|Saida\[20\]\" and destination pin or register \"storesize:storesize\|saida\[20\]\" for clock \"clock\" (Hold time is 3.884 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.513 ns + Largest " "Info: + Largest clock skew is 4.513 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.986 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.712 ns) 2.914 ns Controle:Controle\|SSControl\[1\] 2 REG LCFF_X9_Y12_N21 25 " "Info: 2: + IC(1.348 ns) + CELL(0.712 ns) = 2.914 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 25; REG Node = 'Controle:Controle\|SSControl\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { clock Controle:Controle|SSControl[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.228 ns) 3.852 ns storesize:storesize\|saida\[31\]~0 3 COMB LCCOMB_X10_Y15_N28 1 " "Info: 3: + IC(0.710 ns) + CELL(0.228 ns) = 3.852 ns; Loc. = LCCOMB_X10_Y15_N28; Fanout = 1; COMB Node = 'storesize:storesize\|saida\[31\]~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { Controle:Controle|SSControl[1] storesize:storesize|saida[31]~0 } "NODE_NAME" } } { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.000 ns) 5.826 ns storesize:storesize\|saida\[31\]~0clkctrl 4 COMB CLKCTRL_G13 32 " "Info: 4: + IC(1.974 ns) + CELL(0.000 ns) = 5.826 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'storesize:storesize\|saida\[31\]~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { storesize:storesize|saida[31]~0 storesize:storesize|saida[31]~0clkctrl } "NODE_NAME" } } { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.228 ns) 6.986 ns storesize:storesize\|saida\[20\] 5 REG LCCOMB_X26_Y18_N6 1 " "Info: 5: + IC(0.932 ns) + CELL(0.228 ns) = 6.986 ns; Loc. = LCCOMB_X26_Y18_N6; Fanout = 1; REG Node = 'storesize:storesize\|saida\[20\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { storesize:storesize|saida[31]~0clkctrl storesize:storesize|saida[20] } "NODE_NAME" } } { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 28.94 % ) " "Info: Total cell delay = 2.022 ns ( 28.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.06 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.986 ns" { clock Controle:Controle|SSControl[1] storesize:storesize|saida[31]~0 storesize:storesize|saida[31]~0clkctrl storesize:storesize|saida[20] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.986 ns" { clock {} clock~combout {} Controle:Controle|SSControl[1] {} storesize:storesize|saida[31]~0 {} storesize:storesize|saida[31]~0clkctrl {} storesize:storesize|saida[20] {} } { 0.000ns 0.000ns 1.348ns 0.710ns 1.974ns 0.932ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.473 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1782 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1782; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns Registrador:MDR\|Saida\[20\] 3 REG LCFF_X26_Y18_N21 5 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X26_Y18_N21; Fanout = 5; REG Node = 'Registrador:MDR\|Saida\[20\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl Registrador:MDR|Saida[20] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:MDR|Saida[20] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[20] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.986 ns" { clock Controle:Controle|SSControl[1] storesize:storesize|saida[31]~0 storesize:storesize|saida[31]~0clkctrl storesize:storesize|saida[20] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.986 ns" { clock {} clock~combout {} Controle:Controle|SSControl[1] {} storesize:storesize|saida[31]~0 {} storesize:storesize|saida[31]~0clkctrl {} storesize:storesize|saida[20] {} } { 0.000ns 0.000ns 1.348ns 0.710ns 1.974ns 0.932ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.228ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:MDR|Saida[20] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[20] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.535 ns - Shortest register register " "Info: - Shortest register to register delay is 0.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:MDR\|Saida\[20\] 1 REG LCFF_X26_Y18_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y18_N21; Fanout = 5; REG Node = 'Registrador:MDR\|Saida\[20\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:MDR|Saida[20] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 0.287 ns storesize:storesize\|saida\[20\]~13 2 COMB LCCOMB_X26_Y18_N14 1 " "Info: 2: + IC(0.234 ns) + CELL(0.053 ns) = 0.287 ns; Loc. = LCCOMB_X26_Y18_N14; Fanout = 1; COMB Node = 'storesize:storesize\|saida\[20\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Registrador:MDR|Saida[20] storesize:storesize|saida[20]~13 } "NODE_NAME" } } { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.195 ns) + CELL(0.053 ns) 0.535 ns storesize:storesize\|saida\[20\] 3 REG LCCOMB_X26_Y18_N6 1 " "Info: 3: + IC(0.195 ns) + CELL(0.053 ns) = 0.535 ns; Loc. = LCCOMB_X26_Y18_N6; Fanout = 1; REG Node = 'storesize:storesize\|saida\[20\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.248 ns" { storesize:storesize|saida[20]~13 storesize:storesize|saida[20] } "NODE_NAME" } } { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 19.81 % ) " "Info: Total cell delay = 0.106 ns ( 19.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.429 ns ( 80.19 % ) " "Info: Total interconnect delay = 0.429 ns ( 80.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Registrador:MDR|Saida[20] storesize:storesize|saida[20]~13 storesize:storesize|saida[20] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.535 ns" { Registrador:MDR|Saida[20] {} storesize:storesize|saida[20]~13 {} storesize:storesize|saida[20] {} } { 0.000ns 0.234ns 0.195ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } } { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.986 ns" { clock Controle:Controle|SSControl[1] storesize:storesize|saida[31]~0 storesize:storesize|saida[31]~0clkctrl storesize:storesize|saida[20] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.986 ns" { clock {} clock~combout {} Controle:Controle|SSControl[1] {} storesize:storesize|saida[31]~0 {} storesize:storesize|saida[31]~0clkctrl {} storesize:storesize|saida[20] {} } { 0.000ns 0.000ns 1.348ns 0.710ns 1.974ns 0.932ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.228ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:MDR|Saida[20] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[20] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Registrador:MDR|Saida[20] storesize:storesize|saida[20]~13 storesize:storesize|saida[20] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.535 ns" { Registrador:MDR|Saida[20] {} storesize:storesize|saida[20]~13 {} storesize:storesize|saida[20] {} } { 0.000ns 0.234ns 0.195ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "multiplier:multiplier\|product\[60\] reset clock 8.061 ns register " "Info: tsu for register \"multiplier:multiplier\|product\[60\]\" (data pin = \"reset\", clock pin = \"clock\") is 8.061 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.443 ns + Longest pin register " "Info: + Longest pin to register delay is 10.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 228 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 228; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.062 ns) + CELL(0.545 ns) 7.481 ns multiplier:multiplier\|Add0~67 2 COMB LCCOMB_X19_Y7_N0 2 " "Info: 2: + IC(6.062 ns) + CELL(0.545 ns) = 7.481 ns; Loc. = LCCOMB_X19_Y7_N0; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~67'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.607 ns" { reset multiplier:multiplier|Add0~67 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.516 ns multiplier:multiplier\|Add0~71 3 COMB LCCOMB_X19_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 7.516 ns; Loc. = LCCOMB_X19_Y7_N2; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~71'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~67 multiplier:multiplier|Add0~71 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.551 ns multiplier:multiplier\|Add0~75 4 COMB LCCOMB_X19_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 7.551 ns; Loc. = LCCOMB_X19_Y7_N4; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~75'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~71 multiplier:multiplier|Add0~75 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.586 ns multiplier:multiplier\|Add0~79 5 COMB LCCOMB_X19_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.586 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~79'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~75 multiplier:multiplier|Add0~79 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.621 ns multiplier:multiplier\|Add0~83 6 COMB LCCOMB_X19_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.621 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~83'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~79 multiplier:multiplier|Add0~83 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.656 ns multiplier:multiplier\|Add0~87 7 COMB LCCOMB_X19_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.656 ns; Loc. = LCCOMB_X19_Y7_N10; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~87'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~83 multiplier:multiplier|Add0~87 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.691 ns multiplier:multiplier\|Add0~91 8 COMB LCCOMB_X19_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 7.691 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~91'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~87 multiplier:multiplier|Add0~91 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 7.900 ns multiplier:multiplier\|Add0~95 9 COMB LCCOMB_X19_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.209 ns) = 7.900 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~95'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { multiplier:multiplier|Add0~91 multiplier:multiplier|Add0~95 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.935 ns multiplier:multiplier\|Add0~99 10 COMB LCCOMB_X19_Y6_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.935 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~99'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~95 multiplier:multiplier|Add0~99 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.970 ns multiplier:multiplier\|Add0~103 11 COMB LCCOMB_X19_Y6_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 7.970 ns; Loc. = LCCOMB_X19_Y6_N2; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~103'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~99 multiplier:multiplier|Add0~103 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.005 ns multiplier:multiplier\|Add0~107 12 COMB LCCOMB_X19_Y6_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 8.005 ns; Loc. = LCCOMB_X19_Y6_N4; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~107'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~103 multiplier:multiplier|Add0~107 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.040 ns multiplier:multiplier\|Add0~111 13 COMB LCCOMB_X19_Y6_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 8.040 ns; Loc. = LCCOMB_X19_Y6_N6; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~111'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~107 multiplier:multiplier|Add0~111 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.075 ns multiplier:multiplier\|Add0~115 14 COMB LCCOMB_X19_Y6_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 8.075 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~115'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~111 multiplier:multiplier|Add0~115 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.110 ns multiplier:multiplier\|Add0~119 15 COMB LCCOMB_X19_Y6_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 8.110 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~119'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~115 multiplier:multiplier|Add0~119 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.235 ns multiplier:multiplier\|Add0~122 16 COMB LCCOMB_X19_Y6_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.125 ns) = 8.235 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 1; COMB Node = 'multiplier:multiplier\|Add0~122'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { multiplier:multiplier|Add0~119 multiplier:multiplier|Add0~122 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.366 ns) 9.575 ns multiplier:multiplier\|Selector2~0 17 COMB LCCOMB_X21_Y8_N16 2 " "Info: 17: + IC(0.974 ns) + CELL(0.366 ns) = 9.575 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 2; COMB Node = 'multiplier:multiplier\|Selector2~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { multiplier:multiplier|Add0~122 multiplier:multiplier|Selector2~0 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.366 ns) 10.288 ns multiplier:multiplier\|product\[60\]~feeder 18 COMB LCCOMB_X22_Y8_N18 1 " "Info: 18: + IC(0.347 ns) + CELL(0.366 ns) = 10.288 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'multiplier:multiplier\|product\[60\]~feeder'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { multiplier:multiplier|Selector2~0 multiplier:multiplier|product[60]~feeder } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.443 ns multiplier:multiplier\|product\[60\] 19 REG LCFF_X22_Y8_N19 3 " "Info: 19: + IC(0.000 ns) + CELL(0.155 ns) = 10.443 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 3; REG Node = 'multiplier:multiplier\|product\[60\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { multiplier:multiplier|product[60]~feeder multiplier:multiplier|product[60] } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.060 ns ( 29.30 % ) " "Info: Total cell delay = 3.060 ns ( 29.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.383 ns ( 70.70 % ) " "Info: Total interconnect delay = 7.383 ns ( 70.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.443 ns" { reset multiplier:multiplier|Add0~67 multiplier:multiplier|Add0~71 multiplier:multiplier|Add0~75 multiplier:multiplier|Add0~79 multiplier:multiplier|Add0~83 multiplier:multiplier|Add0~87 multiplier:multiplier|Add0~91 multiplier:multiplier|Add0~95 multiplier:multiplier|Add0~99 multiplier:multiplier|Add0~103 multiplier:multiplier|Add0~107 multiplier:multiplier|Add0~111 multiplier:multiplier|Add0~115 multiplier:multiplier|Add0~119 multiplier:multiplier|Add0~122 multiplier:multiplier|Selector2~0 multiplier:multiplier|product[60]~feeder multiplier:multiplier|product[60] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.443 ns" { reset {} reset~combout {} multiplier:multiplier|Add0~67 {} multiplier:multiplier|Add0~71 {} multiplier:multiplier|Add0~75 {} multiplier:multiplier|Add0~79 {} multiplier:multiplier|Add0~83 {} multiplier:multiplier|Add0~87 {} multiplier:multiplier|Add0~91 {} multiplier:multiplier|Add0~95 {} multiplier:multiplier|Add0~99 {} multiplier:multiplier|Add0~103 {} multiplier:multiplier|Add0~107 {} multiplier:multiplier|Add0~111 {} multiplier:multiplier|Add0~115 {} multiplier:multiplier|Add0~119 {} multiplier:multiplier|Add0~122 {} multiplier:multiplier|Selector2~0 {} multiplier:multiplier|product[60]~feeder {} multiplier:multiplier|product[60] {} } { 0.000ns 0.000ns 6.062ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.974ns 0.347ns 0.000ns } { 0.000ns 0.874ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.366ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1782 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1782; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns multiplier:multiplier\|product\[60\] 3 REG LCFF_X22_Y8_N19 3 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 3; REG Node = 'multiplier:multiplier\|product\[60\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clock~clkctrl multiplier:multiplier|product[60] } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl multiplier:multiplier|product[60] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} multiplier:multiplier|product[60] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.443 ns" { reset multiplier:multiplier|Add0~67 multiplier:multiplier|Add0~71 multiplier:multiplier|Add0~75 multiplier:multiplier|Add0~79 multiplier:multiplier|Add0~83 multiplier:multiplier|Add0~87 multiplier:multiplier|Add0~91 multiplier:multiplier|Add0~95 multiplier:multiplier|Add0~99 multiplier:multiplier|Add0~103 multiplier:multiplier|Add0~107 multiplier:multiplier|Add0~111 multiplier:multiplier|Add0~115 multiplier:multiplier|Add0~119 multiplier:multiplier|Add0~122 multiplier:multiplier|Selector2~0 multiplier:multiplier|product[60]~feeder multiplier:multiplier|product[60] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.443 ns" { reset {} reset~combout {} multiplier:multiplier|Add0~67 {} multiplier:multiplier|Add0~71 {} multiplier:multiplier|Add0~75 {} multiplier:multiplier|Add0~79 {} multiplier:multiplier|Add0~83 {} multiplier:multiplier|Add0~87 {} multiplier:multiplier|Add0~91 {} multiplier:multiplier|Add0~95 {} multiplier:multiplier|Add0~99 {} multiplier:multiplier|Add0~103 {} multiplier:multiplier|Add0~107 {} multiplier:multiplier|Add0~111 {} multiplier:multiplier|Add0~115 {} multiplier:multiplier|Add0~119 {} multiplier:multiplier|Add0~122 {} multiplier:multiplier|Selector2~0 {} multiplier:multiplier|product[60]~feeder {} multiplier:multiplier|product[60] {} } { 0.000ns 0.000ns 6.062ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.974ns 0.347ns 0.000ns } { 0.000ns 0.874ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.366ns 0.366ns 0.155ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl multiplier:multiplier|product[60] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} multiplier:multiplier|product[60] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[31\] MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 18.269 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[31\]\" through register \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" is 18.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.609 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.712 ns) 2.914 ns Controle:Controle\|ALUSrcB\[0\] 2 REG LCFF_X9_Y12_N9 35 " "Info: 2: + IC(1.348 ns) + CELL(0.712 ns) = 2.914 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 35; REG Node = 'Controle:Controle\|ALUSrcB\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { clock Controle:Controle|ALUSrcB[0] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.228 ns) 3.732 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0 3 COMB LCCOMB_X10_Y13_N4 1 " "Info: 3: + IC(0.590 ns) + CELL(0.228 ns) = 3.732 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { Controle:Controle|ALUSrcB[0] MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(0.000 ns) 5.674 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.942 ns) + CELL(0.000 ns) = 5.674 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.053 ns) 6.609 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 5 REG LCCOMB_X18_Y10_N18 3 " "Info: 5: + IC(0.882 ns) + CELL(0.053 ns) = 6.609 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 27.95 % ) " "Info: Total cell delay = 1.847 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.762 ns ( 72.05 % ) " "Info: Total interconnect delay = 4.762 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { clock Controle:Controle|ALUSrcB[0] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[0] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.000ns 1.348ns 0.590ns 1.942ns 0.882ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.660 ns + Longest register pin " "Info: + Longest register to pin delay is 11.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 1 REG LCCOMB_X18_Y10_N18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.053 ns) 0.940 ns Ula32:Alu\|Mux61~0 2 COMB LCCOMB_X22_Y14_N6 5 " "Info: 2: + IC(0.887 ns) + CELL(0.053 ns) = 0.940 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 5; COMB Node = 'Ula32:Alu\|Mux61~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|Mux61~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.154 ns) 1.709 ns Ula32:Alu\|carry_temp\[2\]~5 3 COMB LCCOMB_X22_Y15_N30 2 " "Info: 3: + IC(0.615 ns) + CELL(0.154 ns) = 1.709 ns; Loc. = LCCOMB_X22_Y15_N30; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~5'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { Ula32:Alu|Mux61~0 Ula32:Alu|carry_temp[2]~5 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 2.190 ns Ula32:Alu\|carry_temp\[4\]~7 4 COMB LCCOMB_X22_Y15_N16 2 " "Info: 4: + IC(0.253 ns) + CELL(0.228 ns) = 2.190 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~7 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.154 ns) 2.645 ns Ula32:Alu\|carry_temp\[7\]~10 5 COMB LCCOMB_X22_Y15_N20 4 " "Info: 5: + IC(0.301 ns) + CELL(0.154 ns) = 2.645 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~10'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 2.921 ns Ula32:Alu\|carry_temp\[9\]~11 6 COMB LCCOMB_X22_Y15_N26 6 " "Info: 6: + IC(0.223 ns) + CELL(0.053 ns) = 2.921 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 3.192 ns Ula32:Alu\|carry_temp\[11\]~12 7 COMB LCCOMB_X22_Y15_N0 6 " "Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 3.192 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 3.458 ns Ula32:Alu\|carry_temp\[13\]~13 8 COMB LCCOMB_X22_Y15_N12 6 " "Info: 8: + IC(0.213 ns) + CELL(0.053 ns) = 3.458 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.053 ns) 4.375 ns Ula32:Alu\|carry_temp\[15\]~14 9 COMB LCCOMB_X18_Y14_N16 7 " "Info: 9: + IC(0.864 ns) + CELL(0.053 ns) = 4.375 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~14'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.653 ns Ula32:Alu\|carry_temp\[17\]~15 10 COMB LCCOMB_X18_Y14_N20 7 " "Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 4.653 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~15'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 4.928 ns Ula32:Alu\|carry_temp\[19\]~16 11 COMB LCCOMB_X18_Y14_N10 7 " "Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 4.928 ns; Loc. = LCCOMB_X18_Y14_N10; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~16'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 5.203 ns Ula32:Alu\|carry_temp\[21\]~17 12 COMB LCCOMB_X18_Y14_N14 7 " "Info: 12: + IC(0.222 ns) + CELL(0.053 ns) = 5.203 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~17'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.471 ns Ula32:Alu\|carry_temp\[23\]~18 13 COMB LCCOMB_X18_Y14_N0 8 " "Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 5.471 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~18'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 5.743 ns Ula32:Alu\|carry_temp\[25\]~19 14 COMB LCCOMB_X18_Y14_N4 3 " "Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 5.743 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.011 ns Ula32:Alu\|carry_temp\[27\]~20 15 COMB LCCOMB_X18_Y14_N26 7 " "Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 6.011 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~20'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.053 ns) 6.849 ns Ula32:Alu\|carry_temp\[29\]~21 16 COMB LCCOMB_X14_Y12_N8 8 " "Info: 16: + IC(0.785 ns) + CELL(0.053 ns) = 6.849 ns; Loc. = LCCOMB_X14_Y12_N8; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~21'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.053 ns) 7.555 ns Ula32:Alu\|Mux0~1 17 COMB LCCOMB_X15_Y14_N4 5 " "Info: 17: + IC(0.653 ns) + CELL(0.053 ns) = 7.555 ns; Loc. = LCCOMB_X15_Y14_N4; Fanout = 5; COMB Node = 'Ula32:Alu\|Mux0~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Mux0~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.093 ns) + CELL(2.012 ns) 11.660 ns AluResult\[31\] 18 PIN PIN_B24 0 " "Info: 18: + IC(2.093 ns) + CELL(2.012 ns) = 11.660 ns; Loc. = PIN_B24; Fanout = 0; PIN Node = 'AluResult\[31\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.105 ns" { Ula32:Alu|Mux0~1 AluResult[31] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.237 ns ( 27.76 % ) " "Info: Total cell delay = 3.237 ns ( 27.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.423 ns ( 72.24 % ) " "Info: Total interconnect delay = 8.423 ns ( 72.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.660 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|Mux61~0 Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Mux0~1 AluResult[31] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "11.660 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} Ula32:Alu|Mux61~0 {} Ula32:Alu|carry_temp[2]~5 {} Ula32:Alu|carry_temp[4]~7 {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20 {} Ula32:Alu|carry_temp[29]~21 {} Ula32:Alu|Mux0~1 {} AluResult[31] {} } { 0.000ns 0.887ns 0.615ns 0.253ns 0.301ns 0.223ns 0.218ns 0.213ns 0.864ns 0.225ns 0.222ns 0.222ns 0.215ns 0.219ns 0.215ns 0.785ns 0.653ns 2.093ns } { 0.000ns 0.053ns 0.154ns 0.228ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.012ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { clock Controle:Controle|ALUSrcB[0] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[0] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.000ns 1.348ns 0.590ns 1.942ns 0.882ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.660 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|Mux61~0 Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Mux0~1 AluResult[31] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "11.660 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} Ula32:Alu|Mux61~0 {} Ula32:Alu|carry_temp[2]~5 {} Ula32:Alu|carry_temp[4]~7 {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20 {} Ula32:Alu|carry_temp[29]~21 {} Ula32:Alu|Mux0~1 {} AluResult[31] {} } { 0.000ns 0.887ns 0.615ns 0.253ns 0.301ns 0.223ns 0.218ns 0.213ns 0.864ns 0.225ns 0.222ns 0.222ns 0.215ns 0.219ns 0.215ns 0.785ns 0.653ns 2.093ns } { 0.000ns 0.053ns 0.154ns 0.228ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.012ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:Controle\|estado\[1\] reset clock -2.769 ns register " "Info: th for register \"Controle:Controle\|estado\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.465 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1782 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1782; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns Controle:Controle\|estado\[1\] 3 REG LCFF_X14_Y12_N17 117 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X14_Y12_N17; Fanout = 117; REG Node = 'Controle:Controle\|estado\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl Controle:Controle|estado[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.383 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 228 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 228; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.397 ns) 5.383 ns Controle:Controle\|estado\[1\] 2 REG LCFF_X14_Y12_N17 117 " "Info: 2: + IC(4.112 ns) + CELL(0.397 ns) = 5.383 ns; Loc. = LCFF_X14_Y12_N17; Fanout = 117; REG Node = 'Controle:Controle\|estado\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { reset Controle:Controle|estado[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.271 ns ( 23.61 % ) " "Info: Total cell delay = 1.271 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 76.39 % ) " "Info: Total interconnect delay = 4.112 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { reset Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.383 ns" { reset {} reset~combout {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 4.112ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { reset Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.383 ns" { reset {} reset~combout {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 4.112ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 203 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 15:24:09 2021 " "Info: Processing ended: Fri Mar 26 15:24:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 668 s " "Info: Quartus II Full Compilation was successful. 0 errors, 668 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
