Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto e18bb192e7054487abf9058016b8052e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab7_testbench_behav xil_defaultlib.lab7_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 16 for port Din [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:110]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 16 for port Din [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module xil_defaultlib.m4_1x4
Compiling module xil_defaultlib.m2_1
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.CountUD4L
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.VGAController
Compiling module xil_defaultlib.Edge_Detector
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.GameStateMachine_default
Compiling module xil_defaultlib.CountUDL8
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.SkiStateMachine
Compiling module xil_defaultlib.LFSR_default
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.GHPgen
Compiling module xil_defaultlib.m2_1x16
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.lab7_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab7_testbench_behav
