<?xml version='1.0' encoding='UTF-8' standalone='yes'?>
<component version="0">
    <meta>
        <uuid>{d99a512e-1b7f-44e4-b4d6-e534a01899cc}</uuid>
        <version>0.1</version>
        <author>LibrePCB</author>
        <created>2015-06-21T12:37:43Z</created>
        <last_modified>2015-06-21T12:37:43Z</last_modified>
        <name locale="en_US">CY</name>
        <description locale="en_US">&lt;B>Y CAPACITOR&lt;/B>&lt;p>
for power line

This element was automatically imported from Eagle
Filepath: rcl.lbr
Name: CY
NOTE: Remove this text after manual rework!</description>
        <keywords locale="en_US"/>
        <generic_component>{a1f65756-4f96-4e7a-a767-75bd879e5aaa}</generic_component>
        <package>{d601091e-8345-4bae-8f54-8799d6e7c8a1}</package>
    </meta>
    <categories/>
    <pad_signal_map>
        <map pad="{6e4efc72-0ea7-4599-aea0-30093204cfc3}" signal="{65038c85-5c1e-4cc2-8a0e-9553a24ab341}"/>
        <map pad="{11790096-c7b4-4175-9bf8-e890743cca81}" signal="{f1de620d-f2bd-4ee0-ba92-9153fdc9d6c6}"/>
    </pad_signal_map>
</component>
