(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param39 = ((&(-(~|((7'h42) ? (8'hb0) : (8'ha1))))) ? {(8'ha9)} : (~(8'hba))), 
parameter param40 = param39)
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h165):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire signed [(4'hb):(1'h0)] wire2;
  input wire signed [(3'h5):(1'h0)] wire1;
  input wire [(2'h2):(1'h0)] wire0;
  wire signed [(5'h11):(1'h0)] wire38;
  wire signed [(3'h4):(1'h0)] wire15;
  wire signed [(5'h13):(1'h0)] wire4;
  reg signed [(3'h7):(1'h0)] reg37 = (1'h0);
  reg [(3'h6):(1'h0)] reg36 = (1'h0);
  reg [(5'h15):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg33 = (1'h0);
  reg [(3'h6):(1'h0)] reg32 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg31 = (1'h0);
  reg [(4'hd):(1'h0)] reg30 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg29 = (1'h0);
  reg [(2'h2):(1'h0)] reg28 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg27 = (1'h0);
  reg [(3'h7):(1'h0)] reg24 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg23 = (1'h0);
  reg [(2'h2):(1'h0)] reg22 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg20 = (1'h0);
  reg [(3'h6):(1'h0)] reg19 = (1'h0);
  reg [(4'he):(1'h0)] reg18 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg17 = (1'h0);
  reg [(4'hb):(1'h0)] reg16 = (1'h0);
  reg [(5'h11):(1'h0)] reg14 = (1'h0);
  reg [(5'h10):(1'h0)] reg13 = (1'h0);
  reg [(2'h2):(1'h0)] reg12 = (1'h0);
  reg [(4'hb):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg10 = (1'h0);
  reg [(4'hb):(1'h0)] reg8 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg7 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg6 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg26 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg9 = (1'h0);
  reg [(4'hf):(1'h0)] forvar5 = (1'h0);
  assign y = {wire38,
                 wire15,
                 wire4,
                 reg37,
                 reg36,
                 reg35,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg8,
                 reg7,
                 reg6,
                 reg34,
                 reg26,
                 reg25,
                 reg9,
                 forvar5,
                 (1'h0)};
  assign wire4 = $signed($signed("SEekygFsa5k4Cgq"));
  always
    @(posedge clk) begin
      for (forvar5 = (1'h0); (forvar5 < (2'h3)); forvar5 = (forvar5 + (1'h1)))
        begin
          if (wire3)
            begin
              reg6 <= $unsigned(($unsigned((8'h9c)) ?
                  wire2[(1'h1):(1'h0)] : wire1));
              reg7 <= $signed($signed($unsigned(("5c684CRUz8wJEVM" * (wire1 ?
                  reg6 : wire2)))));
            end
          else
            begin
              reg6 <= $signed(wire1);
              reg7 <= $unsigned("L9");
            end
          if ($signed("PI"))
            begin
              reg8 <= (($unsigned((~&"BwDNS3UMsKQ")) ? (8'hb6) : wire1) ?
                  wire2 : reg7);
              reg9 = $unsigned(($signed($signed(reg8)) ?
                  (((wire0 ? forvar5 : reg6) - (reg6 ? forvar5 : forvar5)) ?
                      $unsigned("sAH8") : "YWa2kNeRKMsqLJ") : $signed("dlsVx70u9iLYIK")));
              reg10 <= $unsigned({wire2[(1'h1):(1'h1)], $signed(reg8)});
            end
          else
            begin
              reg8 <= $unsigned($unsigned(reg6[(1'h0):(1'h0)]));
              reg10 <= $signed({reg10});
              reg11 <= "pP2mnzrKTEucqtAAV0i";
              reg12 <= $unsigned("rf");
              reg13 <= (^~({wire4[(3'h6):(1'h0)]} ?
                  "RH05nv5R7ZpK" : reg10[(1'h1):(1'h1)]));
            end
        end
      reg14 <= {"soar3g4FlVqhGw8GnRI", reg10[(3'h5):(3'h5)]};
    end
  assign wire15 = (&(($signed(wire1) <<< $signed("0yJPdWqpmu5W")) ?
                      reg11 : wire3[(3'h6):(2'h2)]));
  always
    @(posedge clk) begin
      if (reg14)
        begin
          if (((^{($signed(reg7) <= $unsigned(reg8))}) ^~ ($unsigned((&$signed(wire15))) ?
              $unsigned(((8'ha7) <= reg11[(1'h1):(1'h1)])) : ((|wire15[(2'h2):(1'h0)]) <<< ($signed((8'hbe)) || $signed(wire2))))))
            begin
              reg16 <= (-(reg7 - (((reg11 ? wire4 : wire4) + (wire3 - wire4)) ?
                  reg13 : "JSsy3Xp7x7IyaHJ")));
              reg17 <= {$signed("NiswULqpDx0JEr"),
                  ($unsigned(((|wire3) ?
                          reg16[(1'h1):(1'h1)] : (reg10 ? reg16 : reg6))) ?
                      $signed(({(8'h9e), (8'ha0)} ?
                          (wire4 ?
                              reg6 : wire15) : "8fB5hZ1g07ub54kV1H")) : $unsigned(((wire4 ^~ wire2) ?
                          {reg10} : reg16)))};
              reg18 <= reg16;
              reg19 <= "mnX8qwDurf119XU";
            end
          else
            begin
              reg16 <= (+(~^$signed((~^$unsigned(reg17)))));
              reg17 <= reg14[(4'ha):(4'h8)];
              reg18 <= "M";
            end
          if ({($signed(((wire0 ?
                  reg12 : (8'hb8)) > reg11)) - wire15[(3'h4):(2'h2)]),
              $unsigned(wire1)})
            begin
              reg20 <= (8'hb6);
              reg21 <= (reg14[(4'hd):(4'hc)] < $unsigned(reg12[(1'h1):(1'h1)]));
              reg22 <= ((reg14 <= "MTR7JwM") ? (^(|"tmw")) : {(^"VdTyFG")});
              reg23 <= (~&(reg21[(2'h2):(2'h2)] ?
                  $unsigned((reg11[(4'h8):(1'h1)] ?
                      $unsigned(wire2) : "NEMUGdtVgn5W")) : ((reg16 + (wire4 ?
                      wire4 : wire4)) ^ {(~reg18)})));
            end
          else
            begin
              reg20 <= $unsigned($signed(($signed("LarkKPBe3zPEI") ?
                  $unsigned((~&reg17)) : wire1)));
              reg21 <= $signed($unsigned($unsigned(((wire0 ? reg11 : (8'hae)) ?
                  $unsigned(reg16) : reg13))));
            end
        end
      else
        begin
          if (($signed("Tk0qwITINUvHhOBt") ?
              ($unsigned((reg23[(3'h4):(3'h4)] >= reg20)) ?
                  (~&$signed(reg13[(2'h2):(2'h2)])) : (+"Wze3H")) : reg23))
            begin
              reg16 <= (~&(reg10 != reg20));
              reg17 <= ($signed(({"RybJKPrSoPqzFduM", $unsigned(wire3)} ?
                      wire2 : ($unsigned(wire1) ? reg23 : $unsigned(wire4)))) ?
                  (reg16[(1'h0):(1'h0)] << reg6[(3'h4):(1'h1)]) : wire15[(2'h3):(1'h1)]);
              reg18 <= "M8";
              reg19 <= reg18[(1'h0):(1'h0)];
              reg20 <= ((&(("zzIT" ?
                  (^~wire1) : (reg10 ?
                      reg10 : reg13)) == reg20[(1'h1):(1'h1)])) ^~ "GdnsBipW7mFqKWZ7mY59");
            end
          else
            begin
              reg16 <= ((wire15[(1'h0):(1'h0)] != (wire15 || "")) > $unsigned({$signed((reg14 && reg11)),
                  (reg22[(1'h0):(1'h0)] >>> ((8'hb6) > wire1))}));
              reg17 <= "KbCdC2Z6Cv";
              reg18 <= reg14;
              reg19 <= reg16;
            end
        end
      if (wire2)
        begin
          if ($unsigned(reg21[(3'h5):(1'h1)]))
            begin
              reg24 <= {$unsigned(reg23)};
              reg25 = "Os2lNVwxQ";
              reg26 = (reg21[(3'h5):(1'h1)] <<< reg6);
              reg27 <= "QNRWhIVkN4P3";
            end
          else
            begin
              reg24 <= reg20[(3'h7):(3'h5)];
              reg27 <= ("tSY81B0C41PkU8QL90o" && reg20);
              reg28 <= (+($unsigned(reg12) ?
                  (~^reg10[(1'h1):(1'h1)]) : (8'hbe)));
              reg29 <= {$unsigned($signed(((wire0 != reg10) >> (reg17 ~^ reg24))))};
            end
        end
      else
        begin
          if (($unsigned((!reg19)) >= $unsigned(reg25[(1'h0):(1'h0)])))
            begin
              reg24 <= reg18[(1'h1):(1'h0)];
              reg27 <= ({("WoMSTW9nURoH" ?
                      reg27 : $signed({wire3,
                          reg20}))} | $unsigned($signed(reg24[(1'h1):(1'h1)])));
              reg28 <= ({$unsigned(reg22)} ?
                  ((reg8 ? (~|(~^reg26)) : reg28[(1'h0):(1'h0)]) || (wire15 ?
                      (~|{reg14}) : ({reg11, reg20} ?
                          $signed(wire0) : ((8'hac) ? reg7 : wire2)))) : reg14);
              reg29 <= "YGiRTE2BRGSKJMoVpTg";
            end
          else
            begin
              reg25 = reg14;
              reg27 <= reg6;
              reg28 <= wire2[(4'h8):(1'h1)];
            end
          reg30 <= reg17;
          if ({wire4, "KillIOngKO3PwF"})
            begin
              reg31 <= $unsigned(($signed(($unsigned(reg20) ?
                      $signed(reg30) : $signed(reg11))) ?
                  (^~(8'h9c)) : {(!reg30[(4'hb):(3'h5)]),
                      (~&(reg11 != (8'ha7)))}));
            end
          else
            begin
              reg31 <= (($unsigned($unsigned($unsigned(wire4))) ?
                  reg14 : {reg7,
                      reg14}) | {(+("cpKqgTZ4k4KM9gNtnoM8" == (reg10 ?
                      wire1 : (7'h44))))});
              reg32 <= $unsigned((|reg14));
              reg33 <= (~&(reg14[(4'hd):(1'h1)] ?
                  ({(-reg12), {reg28, reg7}} ?
                      "q0ZVo9AZWA3ESn" : reg25) : $signed(reg14)));
            end
          reg34 = reg22[(1'h0):(1'h0)];
        end
      reg35 <= ($unsigned((($signed((7'h43)) ?
              (reg6 ?
                  reg32 : reg6) : $unsigned((8'hac))) + wire2[(1'h0):(1'h0)])) ?
          $unsigned(reg31[(1'h0):(1'h0)]) : "YamcCqZbJY");
      reg36 <= {{(8'hba), reg20}};
      reg37 <= {((^$unsigned(reg10[(3'h5):(1'h0)])) <= (((reg36 && (7'h43)) <<< $unsigned(wire3)) ?
              $signed($unsigned(reg20)) : {wire3}))};
    end
  assign wire38 = (8'hb4);
endmodule