{"Source Block": ["oh/spi/hdl/spi_slave_io.v@169:181@HdlStmProcess", "       core_spi_read <= spi_read;\n     else\n       core_spi_read <= 1'b0;\n         \n   //sample rx data\n   always @ (posedge core_clk)\n     if(spi_access_pulse)\n       core_spi_packet[PW-1:0] <= spi_rx[PW-1:0];\n   \nendmodule // spi_slave_io\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[174, "   always @ (posedge core_clk)\n"]], "Add": [[174, "   always @ (posedge clk)\n"]]}}