This is the whole system of verilog code 
