Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Mar  3 14:42:28 2020
| Host         : PC-xxx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_stopwatch_timing_summary_routed.rpt -pb TOP_stopwatch_timing_summary_routed.pb -rpx TOP_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_stopwatch
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.145        0.000                      0                  133        0.181        0.000                      0                  133        9.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.145        0.000                      0                  133        0.181        0.000                      0                  133        9.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.145ns  (required time - arrival time)
  Source:                 ce_gen_ins/cnt_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_ins/cnt_div_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 2.383ns (48.687%)  route 2.512ns (51.313%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.733     5.367    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  ce_gen_ins/cnt_div_reg[0]/Q
                         net (fo=34, routed)          1.781     7.604    ce_gen_ins/cnt_div[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.184 r  ce_gen_ins/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.184    ce_gen_ins/plusOp_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.298 r  ce_gen_ins/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.298    ce_gen_ins/plusOp_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.412 r  ce_gen_ins/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.412    ce_gen_ins/plusOp_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.526 r  ce_gen_ins/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.526    ce_gen_ins/plusOp_carry__2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.640 r  ce_gen_ins/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.640    ce_gen_ins/plusOp_carry__3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.754 r  ce_gen_ins/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.754    ce_gen_ins/plusOp_carry__4_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.868 r  ce_gen_ins/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.868    ce_gen_ins/plusOp_carry__5_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.202 r  ce_gen_ins/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.731     9.933    ce_gen_ins/data0[30]
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.329    10.262 r  ce_gen_ins/cnt_div[30]_i_1/O
                         net (fo=1, routed)           0.000    10.262    ce_gen_ins/cnt_div_0[30]
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.557    24.915    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[30]/C
                         clock pessimism              0.453    25.367    
                         clock uncertainty           -0.035    25.332    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.075    25.407    ce_gen_ins/cnt_div_reg[30]
  -------------------------------------------------------------------
                         required time                         25.407    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                 15.145    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 ce_gen_ins/cnt_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_ins/cnt_div_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 2.241ns (46.398%)  route 2.589ns (53.602%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.733     5.367    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  ce_gen_ins/cnt_div_reg[0]/Q
                         net (fo=34, routed)          1.781     7.604    ce_gen_ins/cnt_div[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.184 r  ce_gen_ins/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.184    ce_gen_ins/plusOp_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.298 r  ce_gen_ins/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.298    ce_gen_ins/plusOp_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.412 r  ce_gen_ins/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.412    ce_gen_ins/plusOp_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.526 r  ce_gen_ins/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.526    ce_gen_ins/plusOp_carry__2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.640 r  ce_gen_ins/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.640    ce_gen_ins/plusOp_carry__3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.754 r  ce_gen_ins/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.754    ce_gen_ins/plusOp_carry__4_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.868 r  ce_gen_ins/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.868    ce_gen_ins/plusOp_carry__5_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.090 r  ce_gen_ins/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.808     9.898    ce_gen_ins/data0[29]
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.197 r  ce_gen_ins/cnt_div[29]_i_1/O
                         net (fo=1, routed)           0.000    10.197    ce_gen_ins/cnt_div_0[29]
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.557    24.915    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[29]/C
                         clock pessimism              0.453    25.367    
                         clock uncertainty           -0.035    25.332    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.031    25.363    ce_gen_ins/cnt_div_reg[29]
  -------------------------------------------------------------------
                         required time                         25.363    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.198ns  (required time - arrival time)
  Source:                 ce_gen_ins/cnt_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_ins/cnt_div_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 2.147ns (45.312%)  route 2.591ns (54.688%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.733     5.367    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  ce_gen_ins/cnt_div_reg[0]/Q
                         net (fo=34, routed)          1.781     7.604    ce_gen_ins/cnt_div[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.184 r  ce_gen_ins/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.184    ce_gen_ins/plusOp_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.298 r  ce_gen_ins/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.298    ce_gen_ins/plusOp_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.412 r  ce_gen_ins/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.412    ce_gen_ins/plusOp_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.526 r  ce_gen_ins/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.526    ce_gen_ins/plusOp_carry__2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.640 r  ce_gen_ins/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.640    ce_gen_ins/plusOp_carry__3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.754 r  ce_gen_ins/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.754    ce_gen_ins/plusOp_carry__4_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.993 r  ce_gen_ins/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.811     9.803    ce_gen_ins/data0[27]
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.302    10.105 r  ce_gen_ins/cnt_div[27]_i_1/O
                         net (fo=1, routed)           0.000    10.105    ce_gen_ins/cnt_div_0[27]
    SLICE_X41Y61         FDRE                                         r  ce_gen_ins/cnt_div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.560    24.918    ce_gen_ins/CLK
    SLICE_X41Y61         FDRE                                         r  ce_gen_ins/cnt_div_reg[27]/C
                         clock pessimism              0.391    25.308    
                         clock uncertainty           -0.035    25.273    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    25.304    ce_gen_ins/cnt_div_reg[27]
  -------------------------------------------------------------------
                         required time                         25.304    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                 15.198    

Slack (MET) :             15.260ns  (required time - arrival time)
  Source:                 ce_gen_ins/cnt_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_ins/cnt_div_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 2.111ns (44.798%)  route 2.601ns (55.202%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.733     5.367    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  ce_gen_ins/cnt_div_reg[0]/Q
                         net (fo=34, routed)          1.781     7.604    ce_gen_ins/cnt_div[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.184 r  ce_gen_ins/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.184    ce_gen_ins/plusOp_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.298 r  ce_gen_ins/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.298    ce_gen_ins/plusOp_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.412 r  ce_gen_ins/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.412    ce_gen_ins/plusOp_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.526 r  ce_gen_ins/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.526    ce_gen_ins/plusOp_carry__2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.640 r  ce_gen_ins/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.640    ce_gen_ins/plusOp_carry__3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.953 r  ce_gen_ins/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.821     9.773    ce_gen_ins/data0[24]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.306    10.079 r  ce_gen_ins/cnt_div[24]_i_1/O
                         net (fo=1, routed)           0.000    10.079    ce_gen_ins/cnt_div_0[24]
    SLICE_X39Y61         FDRE                                         r  ce_gen_ins/cnt_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.559    24.917    ce_gen_ins/CLK
    SLICE_X39Y61         FDRE                                         r  ce_gen_ins/cnt_div_reg[24]/C
                         clock pessimism              0.428    25.344    
                         clock uncertainty           -0.035    25.309    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.031    25.340    ce_gen_ins/cnt_div_reg[24]
  -------------------------------------------------------------------
                         required time                         25.340    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                 15.260    

Slack (MET) :             15.295ns  (required time - arrival time)
  Source:                 ce_gen_ins/cnt_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_ins/cnt_div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.997ns (43.005%)  route 2.647ns (56.995%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.733     5.367    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  ce_gen_ins/cnt_div_reg[0]/Q
                         net (fo=34, routed)          1.781     7.604    ce_gen_ins/cnt_div[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.184 r  ce_gen_ins/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.184    ce_gen_ins/plusOp_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.298 r  ce_gen_ins/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.298    ce_gen_ins/plusOp_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.412 r  ce_gen_ins/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.412    ce_gen_ins/plusOp_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.526 r  ce_gen_ins/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.526    ce_gen_ins/plusOp_carry__2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.839 r  ce_gen_ins/plusOp_carry__3/O[3]
                         net (fo=1, routed)           0.866     9.705    ce_gen_ins/data0[20]
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.306    10.011 r  ce_gen_ins/cnt_div[20]_i_1/O
                         net (fo=1, routed)           0.000    10.011    ce_gen_ins/cnt_div_0[20]
    SLICE_X41Y60         FDRE                                         r  ce_gen_ins/cnt_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.561    24.919    ce_gen_ins/CLK
    SLICE_X41Y60         FDRE                                         r  ce_gen_ins/cnt_div_reg[20]/C
                         clock pessimism              0.391    25.309    
                         clock uncertainty           -0.035    25.274    
    SLICE_X41Y60         FDRE (Setup_fdre_C_D)        0.032    25.306    ce_gen_ins/cnt_div_reg[20]
  -------------------------------------------------------------------
                         required time                         25.306    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                 15.295    

Slack (MET) :             15.338ns  (required time - arrival time)
  Source:                 ce_gen_ins/cnt_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_ins/cnt_div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.243ns (48.425%)  route 2.389ns (51.575%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.733     5.367    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  ce_gen_ins/cnt_div_reg[0]/Q
                         net (fo=34, routed)          1.781     7.604    ce_gen_ins/cnt_div[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.184 r  ce_gen_ins/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.184    ce_gen_ins/plusOp_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.298 r  ce_gen_ins/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.298    ce_gen_ins/plusOp_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.412 r  ce_gen_ins/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.412    ce_gen_ins/plusOp_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.526 r  ce_gen_ins/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.526    ce_gen_ins/plusOp_carry__2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.640 r  ce_gen_ins/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.640    ce_gen_ins/plusOp_carry__3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.754 r  ce_gen_ins/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.754    ce_gen_ins/plusOp_carry__4_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.088 r  ce_gen_ins/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.608     9.696    ce_gen_ins/data0[26]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.303     9.999 r  ce_gen_ins/cnt_div[26]_i_1/O
                         net (fo=1, routed)           0.000     9.999    ce_gen_ins/cnt_div_0[26]
    SLICE_X39Y62         FDRE                                         r  ce_gen_ins/cnt_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.558    24.916    ce_gen_ins/CLK
    SLICE_X39Y62         FDRE                                         r  ce_gen_ins/cnt_div_reg[26]/C
                         clock pessimism              0.428    25.343    
                         clock uncertainty           -0.035    25.308    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.029    25.337    ce_gen_ins/cnt_div_reg[26]
  -------------------------------------------------------------------
                         required time                         25.337    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                 15.338    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 ce_gen_ins/cnt_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_ins/cnt_div_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 2.033ns (43.989%)  route 2.589ns (56.011%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.733     5.367    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  ce_gen_ins/cnt_div_reg[0]/Q
                         net (fo=34, routed)          1.781     7.604    ce_gen_ins/cnt_div[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.184 r  ce_gen_ins/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.184    ce_gen_ins/plusOp_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.298 r  ce_gen_ins/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.298    ce_gen_ins/plusOp_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.412 r  ce_gen_ins/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.412    ce_gen_ins/plusOp_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.526 r  ce_gen_ins/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.526    ce_gen_ins/plusOp_carry__2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.640 r  ce_gen_ins/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.640    ce_gen_ins/plusOp_carry__3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.879 r  ce_gen_ins/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.808     9.687    ce_gen_ins/data0[23]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.302     9.989 r  ce_gen_ins/cnt_div[23]_i_1/O
                         net (fo=1, routed)           0.000     9.989    ce_gen_ins/cnt_div_0[23]
    SLICE_X39Y61         FDRE                                         r  ce_gen_ins/cnt_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.559    24.917    ce_gen_ins/CLK
    SLICE_X39Y61         FDRE                                         r  ce_gen_ins/cnt_div_reg[23]/C
                         clock pessimism              0.428    25.344    
                         clock uncertainty           -0.035    25.309    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.031    25.340    ce_gen_ins/cnt_div_reg[23]
  -------------------------------------------------------------------
                         required time                         25.340    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.386ns  (required time - arrival time)
  Source:                 ce_gen_ins/cnt_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_ins/cnt_div_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 2.287ns (49.144%)  route 2.367ns (50.855%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.733     5.367    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  ce_gen_ins/cnt_div_reg[0]/Q
                         net (fo=34, routed)          1.781     7.604    ce_gen_ins/cnt_div[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.184 r  ce_gen_ins/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.184    ce_gen_ins/plusOp_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.298 r  ce_gen_ins/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.298    ce_gen_ins/plusOp_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.412 r  ce_gen_ins/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.412    ce_gen_ins/plusOp_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.526 r  ce_gen_ins/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.526    ce_gen_ins/plusOp_carry__2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.640 r  ce_gen_ins/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.640    ce_gen_ins/plusOp_carry__3_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.754 r  ce_gen_ins/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.754    ce_gen_ins/plusOp_carry__4_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.868 r  ce_gen_ins/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.868    ce_gen_ins/plusOp_carry__5_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.107 r  ce_gen_ins/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.586     9.693    ce_gen_ins/data0[31]
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.328    10.021 r  ce_gen_ins/cnt_div[31]_i_1/O
                         net (fo=1, routed)           0.000    10.021    ce_gen_ins/cnt_div_0[31]
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.557    24.915    ce_gen_ins/CLK
    SLICE_X39Y63         FDRE                                         r  ce_gen_ins/cnt_div_reg[31]/C
                         clock pessimism              0.453    25.367    
                         clock uncertainty           -0.035    25.332    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.075    25.407    ce_gen_ins/cnt_div_reg[31]
  -------------------------------------------------------------------
                         required time                         25.407    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 15.386    

Slack (MET) :             15.485ns  (required time - arrival time)
  Source:                 seg_disp_driver_ins/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_ins/cnt_clk_en_seg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.570%)  route 3.197ns (79.430%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.733     5.367    seg_disp_driver_ins/clk
    SLICE_X37Y63         FDRE                                         r  seg_disp_driver_ins/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     5.823 f  seg_disp_driver_ins/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.651    seg_disp_driver_ins/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X36Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.775 f  seg_disp_driver_ins/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.077    seg_disp_driver_ins/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  seg_disp_driver_ins/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.150    seg_disp_driver_ins/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.274 r  seg_disp_driver_ins/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          1.119     9.393    seg_disp_driver_ins/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  seg_disp_driver_ins/cnt_clk_en_seg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.557    24.915    seg_disp_driver_ins/clk
    SLICE_X37Y64         FDRE                                         r  seg_disp_driver_ins/cnt_clk_en_seg_reg[13]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.035    25.307    
    SLICE_X37Y64         FDRE (Setup_fdre_C_R)       -0.429    24.878    seg_disp_driver_ins/cnt_clk_en_seg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.878    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 15.485    

Slack (MET) :             15.485ns  (required time - arrival time)
  Source:                 seg_disp_driver_ins/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_ins/cnt_clk_en_seg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.570%)  route 3.197ns (79.430%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.733     5.367    seg_disp_driver_ins/clk
    SLICE_X37Y63         FDRE                                         r  seg_disp_driver_ins/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     5.823 f  seg_disp_driver_ins/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.651    seg_disp_driver_ins/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X36Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.775 f  seg_disp_driver_ins/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.077    seg_disp_driver_ins/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  seg_disp_driver_ins/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.150    seg_disp_driver_ins/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.274 r  seg_disp_driver_ins/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          1.119     9.393    seg_disp_driver_ins/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  seg_disp_driver_ins/cnt_clk_en_seg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.557    24.915    seg_disp_driver_ins/clk
    SLICE_X37Y64         FDRE                                         r  seg_disp_driver_ins/cnt_clk_en_seg_reg[14]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.035    25.307    
    SLICE_X37Y64         FDRE (Setup_fdre_C_R)       -0.429    24.878    seg_disp_driver_ins/cnt_clk_en_seg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.878    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 15.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 stopwatch_ins/cnt_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_ins/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.462    stopwatch_ins/CLK
    SLICE_X40Y64         FDRE                                         r  stopwatch_ins/cnt_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  stopwatch_ins/cnt_reg0_reg[0]/Q
                         net (fo=6, routed)           0.125     1.728    stopwatch_ins/cnt_reg0_reg_n_0_[0]
    SLICE_X43Y63         FDRE                                         r  stopwatch_ins/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.853     1.978    stopwatch_ins/CLK
    SLICE_X43Y63         FDRE                                         r  stopwatch_ins/cnt0_reg[0]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.070     1.547    stopwatch_ins/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 stopwatch_ins/cnt_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_ins/cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.844%)  route 0.131ns (48.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.462    stopwatch_ins/CLK
    SLICE_X41Y64         FDRE                                         r  stopwatch_ins/cnt_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  stopwatch_ins/cnt_reg2_reg[0]/Q
                         net (fo=6, routed)           0.131     1.734    stopwatch_ins/cnt_reg2_reg_n_0_[0]
    SLICE_X41Y63         FDRE                                         r  stopwatch_ins/cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.853     1.978    stopwatch_ins/CLK
    SLICE_X41Y63         FDRE                                         r  stopwatch_ins/cnt2_reg[0]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.066     1.543    stopwatch_ins/cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 stopwatch_ins/cnt_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_ins/cnt2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.242%)  route 0.137ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.462    stopwatch_ins/CLK
    SLICE_X41Y64         FDRE                                         r  stopwatch_ins/cnt_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  stopwatch_ins/cnt_reg2_reg[3]/Q
                         net (fo=4, routed)           0.137     1.727    stopwatch_ins/cnt_reg2_reg_n_0_[3]
    SLICE_X41Y63         FDRE                                         r  stopwatch_ins/cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.853     1.978    stopwatch_ins/CLK
    SLICE_X41Y63         FDRE                                         r  stopwatch_ins/cnt2_reg[3]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.019     1.496    stopwatch_ins/cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_ins/disp_dig_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.266%)  route 0.162ns (43.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.462    seg_disp_driver_ins/clk
    SLICE_X42Y63         FDRE                                         r  seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.626 f  seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=10, routed)          0.162     1.789    seg_disp_driver_ins/pres_st_seg_mux[1]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.834 r  seg_disp_driver_ins/disp_dig_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.834    seg_disp_driver_ins/disp_dig_s[3]
    SLICE_X42Y62         FDRE                                         r  seg_disp_driver_ins/disp_dig_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.854     1.979    seg_disp_driver_ins/clk
    SLICE_X42Y62         FDRE                                         r  seg_disp_driver_ins/disp_dig_o_reg[3]/C
                         clock pessimism             -0.501     1.478    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121     1.599    seg_disp_driver_ins/disp_dig_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 stopwatch_ins/cnt_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_ins/cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.585     1.463    stopwatch_ins/CLK
    SLICE_X41Y62         FDRE                                         r  stopwatch_ins/cnt_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  stopwatch_ins/cnt_reg1_reg[1]/Q
                         net (fo=5, routed)           0.188     1.792    stopwatch_ins/cnt_reg1_reg_n_0_[1]
    SLICE_X42Y64         FDRE                                         r  stopwatch_ins/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.853     1.978    stopwatch_ins/CLK
    SLICE_X42Y64         FDRE                                         r  stopwatch_ins/cnt1_reg[1]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.076     1.553    stopwatch_ins/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 seg_disp_driver_ins/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.246ns (65.132%)  route 0.132ns (34.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.585     1.463    seg_disp_driver_ins/clk
    SLICE_X42Y62         FDRE                                         r  seg_disp_driver_ins/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.148     1.611 r  seg_disp_driver_ins/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.132     1.743    seg_disp_driver_ins/clk_en_seg_reg_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.098     1.841 r  seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.853     1.978    seg_disp_driver_ins/clk
    SLICE_X42Y63         FDRE                                         r  seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.121     1.598    seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 stopwatch_ins/cnt_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_ins/cnt3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.698%)  route 0.150ns (50.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.460    stopwatch_ins/CLK
    SLICE_X38Y63         FDRE                                         r  stopwatch_ins/cnt_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.148     1.608 r  stopwatch_ins/cnt_reg3_reg[3]/Q
                         net (fo=4, routed)           0.150     1.758    stopwatch_ins/cnt_reg3_reg_n_0_[3]
    SLICE_X43Y63         FDRE                                         r  stopwatch_ins/cnt3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.853     1.978    stopwatch_ins/CLK
    SLICE_X43Y63         FDRE                                         r  stopwatch_ins/cnt3_reg[3]/C
                         clock pessimism             -0.481     1.497    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.018     1.515    stopwatch_ins/cnt3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 stopwatch_ins/cnt_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_ins/cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.624%)  route 0.188ns (53.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.460    stopwatch_ins/CLK
    SLICE_X38Y63         FDRE                                         r  stopwatch_ins/cnt_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  stopwatch_ins/cnt_reg3_reg[0]/Q
                         net (fo=5, routed)           0.188     1.812    stopwatch_ins/cnt_reg3_reg_n_0_[0]
    SLICE_X43Y63         FDRE                                         r  stopwatch_ins/cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.853     1.978    stopwatch_ins/CLK
    SLICE_X43Y63         FDRE                                         r  stopwatch_ins/cnt3_reg[0]/C
                         clock pessimism             -0.481     1.497    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.070     1.567    stopwatch_ins/cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 seg_disp_driver_ins/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.789%)  route 0.134ns (35.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.585     1.463    seg_disp_driver_ins/clk
    SLICE_X42Y62         FDRE                                         r  seg_disp_driver_ins/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.148     1.611 r  seg_disp_driver_ins/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.134     1.745    seg_disp_driver_ins/clk_en_seg_reg_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.098     1.843 r  seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.853     1.978    seg_disp_driver_ins/clk
    SLICE_X42Y63         FDRE                                         r  seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.120     1.597    seg_disp_driver_ins/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 stopwatch_ins/cnt_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_ins/cnt2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.698%)  route 0.189ns (57.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.462    stopwatch_ins/CLK
    SLICE_X41Y64         FDRE                                         r  stopwatch_ins/cnt_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  stopwatch_ins/cnt_reg2_reg[1]/Q
                         net (fo=5, routed)           0.189     1.792    stopwatch_ins/cnt_reg2_reg_n_0_[1]
    SLICE_X42Y64         FDRE                                         r  stopwatch_ins/cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.853     1.978    stopwatch_ins/CLK
    SLICE_X42Y64         FDRE                                         r  stopwatch_ins/cnt2_reg[1]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.063     1.540    stopwatch_ins/cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y63    ce_gen_ins/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y58    ce_gen_ins/cnt_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y58    ce_gen_ins/cnt_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y59    ce_gen_ins/cnt_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y59    ce_gen_ins/cnt_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y59    ce_gen_ins/cnt_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y59    ce_gen_ins/cnt_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y60    ce_gen_ins/cnt_div_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y60    ce_gen_ins/cnt_div_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    ce_gen_ins/cnt_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    ce_gen_ins/cnt_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y56    ce_gen_ins/cnt_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61    ce_gen_ins/cnt_div_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61    ce_gen_ins/cnt_div_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61    ce_gen_ins/cnt_div_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    ce_gen_ins/cnt_div_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    ce_gen_ins/cnt_div_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    ce_gen_ins/cnt_div_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    ce_gen_ins/cnt_div_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    ce_gen_ins/cnt_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    ce_gen_ins/cnt_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    ce_gen_ins/cnt_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    ce_gen_ins/cnt_div_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    ce_gen_ins/cnt_div_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    ce_gen_ins/cnt_div_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    ce_gen_ins/cnt_div_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    ce_gen_ins/cnt_div_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    ce_gen_ins/cnt_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y63    ce_gen_ins/ce_o_reg/C



