# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../CE2003_lab1/lab1_FSM.v" \
"../../../../../CE2003_lab1/CE2003_lab1.srcs/sim_1/new/lab1_FSM_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
