-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

-- DATE "05/29/2024 15:35:52"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TesteElementar IS
    PORT (
	CLOCK_50 : IN std_logic;
	start : IN std_logic;
	KEY : IN std_logic_vector(1 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(0 DOWNTO 0)
	);
END TesteElementar;

-- Design Ports Information
-- start	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TesteElementar IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_start : std_logic;
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pulse|pulse~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \start~input_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \pulse|s_cnt[0]~16_combout\ : std_logic;
SIGNAL \pulse|s_cnt[10]~18_combout\ : std_logic;
SIGNAL \pulse|s_cnt[0]~17\ : std_logic;
SIGNAL \pulse|s_cnt[1]~19_combout\ : std_logic;
SIGNAL \pulse|s_cnt[1]~20\ : std_logic;
SIGNAL \pulse|s_cnt[2]~21_combout\ : std_logic;
SIGNAL \pulse|s_cnt[2]~22\ : std_logic;
SIGNAL \pulse|s_cnt[3]~23_combout\ : std_logic;
SIGNAL \pulse|s_cnt[3]~24\ : std_logic;
SIGNAL \pulse|s_cnt[4]~25_combout\ : std_logic;
SIGNAL \pulse|s_cnt[4]~26\ : std_logic;
SIGNAL \pulse|s_cnt[5]~27_combout\ : std_logic;
SIGNAL \pulse|s_cnt[5]~28\ : std_logic;
SIGNAL \pulse|s_cnt[6]~29_combout\ : std_logic;
SIGNAL \pulse|s_cnt[6]~30\ : std_logic;
SIGNAL \pulse|s_cnt[7]~31_combout\ : std_logic;
SIGNAL \pulse|s_cnt[7]~32\ : std_logic;
SIGNAL \pulse|s_cnt[8]~33_combout\ : std_logic;
SIGNAL \pulse|s_cnt[8]~34\ : std_logic;
SIGNAL \pulse|s_cnt[9]~35_combout\ : std_logic;
SIGNAL \pulse|s_cnt[9]~36\ : std_logic;
SIGNAL \pulse|s_cnt[10]~37_combout\ : std_logic;
SIGNAL \pulse|s_cnt[10]~38\ : std_logic;
SIGNAL \pulse|s_cnt[11]~39_combout\ : std_logic;
SIGNAL \pulse|Equal0~2_combout\ : std_logic;
SIGNAL \pulse|Equal0~0_combout\ : std_logic;
SIGNAL \pulse|s_cnt[11]~40\ : std_logic;
SIGNAL \pulse|s_cnt[12]~41_combout\ : std_logic;
SIGNAL \pulse|s_cnt[12]~42\ : std_logic;
SIGNAL \pulse|s_cnt[13]~43_combout\ : std_logic;
SIGNAL \pulse|s_cnt[13]~44\ : std_logic;
SIGNAL \pulse|s_cnt[14]~45_combout\ : std_logic;
SIGNAL \pulse|s_cnt[14]~46\ : std_logic;
SIGNAL \pulse|s_cnt[15]~47_combout\ : std_logic;
SIGNAL \pulse|Equal0~3_combout\ : std_logic;
SIGNAL \pulse|Equal0~1_combout\ : std_logic;
SIGNAL \pulse|Equal0~4_combout\ : std_logic;
SIGNAL \pulse|pulse~0_combout\ : std_logic;
SIGNAL \pulse|pulse~q\ : std_logic;
SIGNAL \pulse|pulse~clkctrl_outclk\ : std_logic;
SIGNAL \LightStimulus|react_start[0]~13_combout\ : std_logic;
SIGNAL \DBreset|s_key~0_combout\ : std_logic;
SIGNAL \DBreset|s_key~q\ : std_logic;
SIGNAL \DBreset|s_key_delay~q\ : std_logic;
SIGNAL \DBreset|key_out~combout\ : std_logic;
SIGNAL \LightStimulus|Don[0]~13_combout\ : std_logic;
SIGNAL \RTG|Add0~1\ : std_logic;
SIGNAL \RTG|Add0~2_combout\ : std_logic;
SIGNAL \RTG|Add0~3\ : std_logic;
SIGNAL \RTG|Add0~4_combout\ : std_logic;
SIGNAL \RTG|Add0~5\ : std_logic;
SIGNAL \RTG|Add0~6_combout\ : std_logic;
SIGNAL \RTG|temp[3]~5_combout\ : std_logic;
SIGNAL \RTG|Add0~7\ : std_logic;
SIGNAL \RTG|Add0~8_combout\ : std_logic;
SIGNAL \RTG|Add0~9\ : std_logic;
SIGNAL \RTG|Add0~10_combout\ : std_logic;
SIGNAL \RTG|Equal0~8_combout\ : std_logic;
SIGNAL \RTG|Equal0~9_combout\ : std_logic;
SIGNAL \RTG|Equal0~5_combout\ : std_logic;
SIGNAL \RTG|Equal0~6_combout\ : std_logic;
SIGNAL \RTG|Equal0~7_combout\ : std_logic;
SIGNAL \RTG|Equal0~10_combout\ : std_logic;
SIGNAL \RTG|temp~2_combout\ : std_logic;
SIGNAL \RTG|Add0~11\ : std_logic;
SIGNAL \RTG|Add0~12_combout\ : std_logic;
SIGNAL \RTG|temp~3_combout\ : std_logic;
SIGNAL \RTG|Add0~13\ : std_logic;
SIGNAL \RTG|Add0~14_combout\ : std_logic;
SIGNAL \RTG|temp[7]~8_combout\ : std_logic;
SIGNAL \RTG|Add0~15\ : std_logic;
SIGNAL \RTG|Add0~16_combout\ : std_logic;
SIGNAL \RTG|temp[8]~9_combout\ : std_logic;
SIGNAL \RTG|Add0~17\ : std_logic;
SIGNAL \RTG|Add0~18_combout\ : std_logic;
SIGNAL \RTG|temp[9]~10_combout\ : std_logic;
SIGNAL \RTG|Add0~19\ : std_logic;
SIGNAL \RTG|Add0~20_combout\ : std_logic;
SIGNAL \RTG|Add0~21\ : std_logic;
SIGNAL \RTG|Add0~22_combout\ : std_logic;
SIGNAL \RTG|Add0~23\ : std_logic;
SIGNAL \RTG|Add0~24_combout\ : std_logic;
SIGNAL \RTG|temp~4_combout\ : std_logic;
SIGNAL \RTG|Add0~25\ : std_logic;
SIGNAL \RTG|Add0~26_combout\ : std_logic;
SIGNAL \RTG|Add0~27\ : std_logic;
SIGNAL \RTG|Add0~28_combout\ : std_logic;
SIGNAL \RTG|Add0~29\ : std_logic;
SIGNAL \RTG|Add0~30_combout\ : std_logic;
SIGNAL \RTG|Add0~31\ : std_logic;
SIGNAL \RTG|Add0~32_combout\ : std_logic;
SIGNAL \RTG|Add0~33\ : std_logic;
SIGNAL \RTG|Add0~34_combout\ : std_logic;
SIGNAL \RTG|Add0~35\ : std_logic;
SIGNAL \RTG|Add0~36_combout\ : std_logic;
SIGNAL \RTG|Add0~37\ : std_logic;
SIGNAL \RTG|Add0~38_combout\ : std_logic;
SIGNAL \RTG|Add0~39\ : std_logic;
SIGNAL \RTG|Add0~40_combout\ : std_logic;
SIGNAL \RTG|Equal0~3_combout\ : std_logic;
SIGNAL \RTG|Add0~41\ : std_logic;
SIGNAL \RTG|Add0~42_combout\ : std_logic;
SIGNAL \RTG|Add0~43\ : std_logic;
SIGNAL \RTG|Add0~44_combout\ : std_logic;
SIGNAL \RTG|Add0~45\ : std_logic;
SIGNAL \RTG|Add0~46_combout\ : std_logic;
SIGNAL \RTG|Add0~47\ : std_logic;
SIGNAL \RTG|Add0~48_combout\ : std_logic;
SIGNAL \RTG|Add0~49\ : std_logic;
SIGNAL \RTG|Add0~50_combout\ : std_logic;
SIGNAL \RTG|Add0~51\ : std_logic;
SIGNAL \RTG|Add0~52_combout\ : std_logic;
SIGNAL \RTG|Add0~53\ : std_logic;
SIGNAL \RTG|Add0~54_combout\ : std_logic;
SIGNAL \RTG|Add0~55\ : std_logic;
SIGNAL \RTG|Add0~56_combout\ : std_logic;
SIGNAL \RTG|Add0~57\ : std_logic;
SIGNAL \RTG|Add0~58_combout\ : std_logic;
SIGNAL \RTG|Add0~59\ : std_logic;
SIGNAL \RTG|Add0~60_combout\ : std_logic;
SIGNAL \RTG|Add0~61\ : std_logic;
SIGNAL \RTG|Add0~62_combout\ : std_logic;
SIGNAL \RTG|Equal0~0_combout\ : std_logic;
SIGNAL \RTG|Equal0~1_combout\ : std_logic;
SIGNAL \RTG|Equal0~2_combout\ : std_logic;
SIGNAL \RTG|Equal0~4_combout\ : std_logic;
SIGNAL \RTG|Add0~0_combout\ : std_logic;
SIGNAL \RTG|temp~0_combout\ : std_logic;
SIGNAL \RTG|temp~1_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \DBstart|s_key~0_combout\ : std_logic;
SIGNAL \DBstart|s_key~q\ : std_logic;
SIGNAL \DBstart|s_key_delay~q\ : std_logic;
SIGNAL \DBstart|key_out~combout\ : std_logic;
SIGNAL \LightStimulus|Mux14~0_combout\ : std_logic;
SIGNAL \LightStimulus|Don[0]~15_combout\ : std_logic;
SIGNAL \LightStimulus|Don[0]~14\ : std_logic;
SIGNAL \LightStimulus|Don[1]~16_combout\ : std_logic;
SIGNAL \LightStimulus|Don[1]~17\ : std_logic;
SIGNAL \LightStimulus|Don[2]~18_combout\ : std_logic;
SIGNAL \LightStimulus|Don[2]~19\ : std_logic;
SIGNAL \LightStimulus|Don[3]~20_combout\ : std_logic;
SIGNAL \RTG|temp[3]~_wirecell_combout\ : std_logic;
SIGNAL \LightStimulus|Don[3]~21\ : std_logic;
SIGNAL \LightStimulus|Don[4]~22_combout\ : std_logic;
SIGNAL \LightStimulus|Don[4]~23\ : std_logic;
SIGNAL \LightStimulus|Don[5]~24_combout\ : std_logic;
SIGNAL \RTG|temp[5]~_wirecell_combout\ : std_logic;
SIGNAL \LightStimulus|Don[5]~25\ : std_logic;
SIGNAL \LightStimulus|Don[6]~26_combout\ : std_logic;
SIGNAL \RTG|temp[6]~_wirecell_combout\ : std_logic;
SIGNAL \LightStimulus|Don[6]~27\ : std_logic;
SIGNAL \LightStimulus|Don[7]~28_combout\ : std_logic;
SIGNAL \RTG|temp[7]~_wirecell_combout\ : std_logic;
SIGNAL \LightStimulus|Don[7]~29\ : std_logic;
SIGNAL \LightStimulus|Don[8]~30_combout\ : std_logic;
SIGNAL \RTG|temp[8]~_wirecell_combout\ : std_logic;
SIGNAL \LightStimulus|Don[8]~31\ : std_logic;
SIGNAL \LightStimulus|Don[9]~32_combout\ : std_logic;
SIGNAL \RTG|temp[9]~_wirecell_combout\ : std_logic;
SIGNAL \LightStimulus|Don[9]~33\ : std_logic;
SIGNAL \LightStimulus|Don[10]~34_combout\ : std_logic;
SIGNAL \LightStimulus|Don[10]~35\ : std_logic;
SIGNAL \LightStimulus|Don[11]~36_combout\ : std_logic;
SIGNAL \LightStimulus|Equal0~2_combout\ : std_logic;
SIGNAL \LightStimulus|Don[11]~37\ : std_logic;
SIGNAL \LightStimulus|Don[12]~38_combout\ : std_logic;
SIGNAL \LightStimulus|Equal0~0_combout\ : std_logic;
SIGNAL \LightStimulus|Equal0~1_combout\ : std_logic;
SIGNAL \LightStimulus|Equal0~3_combout\ : std_logic;
SIGNAL \LightStimulus|Mux13~0_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[4]~15_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[0]~14\ : std_logic;
SIGNAL \LightStimulus|react_start[1]~16_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[1]~17\ : std_logic;
SIGNAL \LightStimulus|react_start[2]~18_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[2]~19\ : std_logic;
SIGNAL \LightStimulus|react_start[3]~20_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[3]~21\ : std_logic;
SIGNAL \LightStimulus|react_start[4]~22_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[4]~23\ : std_logic;
SIGNAL \LightStimulus|react_start[5]~24_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[5]~25\ : std_logic;
SIGNAL \LightStimulus|react_start[6]~26_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[6]~27\ : std_logic;
SIGNAL \LightStimulus|react_start[7]~28_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[7]~29\ : std_logic;
SIGNAL \LightStimulus|react_start[8]~30_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[8]~31\ : std_logic;
SIGNAL \LightStimulus|react_start[9]~32_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[9]~33\ : std_logic;
SIGNAL \LightStimulus|react_start[10]~34_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[10]~35\ : std_logic;
SIGNAL \LightStimulus|react_start[11]~36_combout\ : std_logic;
SIGNAL \LightStimulus|react_start[11]~37\ : std_logic;
SIGNAL \LightStimulus|react_start[12]~38_combout\ : std_logic;
SIGNAL \LightStimulus|react_time[11]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[60]~180_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~181_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~182_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~183_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~184_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~185_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~186_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~187_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~188_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~189_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~284_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~190_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~334_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~191_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~335_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~336_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~192_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~193_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~194_combout\ : std_logic;
SIGNAL \LightStimulus|react_time[8]~feeder_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~196_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~195_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~197_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~285_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~198_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~286_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~287_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~199_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~288_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~200_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~337_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~201_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~203_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~202_combout\ : std_logic;
SIGNAL \LightStimulus|react_time[7]~feeder_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~204_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~205_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~289_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~206_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~207_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~290_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~208_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~291_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~292_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~209_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~210_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~293_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~211_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~338_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~212_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~213_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~214_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~215_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~294_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~216_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~295_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~217_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~218_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~296_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~219_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~297_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~298_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~220_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~299_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~221_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~222_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~339_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~224_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~223_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~226_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~225_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~300_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~227_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~228_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~301_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~229_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~302_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~230_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~303_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~231_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~304_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~232_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~305_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~306_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~233_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~340_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~234_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~235_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~236_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~237_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~238_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~239_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~307_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~308_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~240_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~309_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~241_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~242_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~310_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~311_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~243_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~312_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~244_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~245_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~313_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~246_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~314_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~341_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~247_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~249_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~248_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~250_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~251_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~252_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~315_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~253_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~316_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~317_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~254_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~255_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~318_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~256_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~319_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~257_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~320_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~321_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~258_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~322_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~259_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~260_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~323_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~342_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~263_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~262_combout\ : std_logic;
SIGNAL \LightStimulus|react_time[2]~feeder_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~264_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~265_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~268_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~324_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~269_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~325_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~326_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~270_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~327_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~271_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~272_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~328_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~273_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~329_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~274_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~330_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~275_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~331_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~276_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~332_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~333_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~277_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~278_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~343_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~279_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~280_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~267_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~266_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ : std_logic;
SIGNAL \DisplayUn|Mux6~0_combout\ : std_logic;
SIGNAL \DisplayUn|Mux5~0_combout\ : std_logic;
SIGNAL \DisplayUn|Mux4~0_combout\ : std_logic;
SIGNAL \DisplayUn|Mux3~0_combout\ : std_logic;
SIGNAL \DisplayUn|Mux2~0_combout\ : std_logic;
SIGNAL \DisplayUn|Mux1~0_combout\ : std_logic;
SIGNAL \DisplayUn|Mux0~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~87_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~86_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~89_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~88_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~91_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~90_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~92_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~149_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~94_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~95_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~150_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~97_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~96_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~98_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~99_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~104_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~105_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~151_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~142_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~100_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~101_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~103_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~102_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~143_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~106_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~107_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~152_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~108_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~109_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~110_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~111_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~153_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~113_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~114_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~115_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~116_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~117_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~112_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~144_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~118_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~145_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~119_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~154_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~120_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~121_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~122_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~123_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[105]~148_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[104]~149_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[103]~150_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[102]~151_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~152_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~153_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~155_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~154_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~157_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~156_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~159_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~158_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~160_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~224_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~161_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~225_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~162_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~163_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~164_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~266_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~267_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~165_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~166_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~268_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~269_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~167_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~169_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~168_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~170_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~228_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~171_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~229_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~172_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~230_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~173_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~231_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~174_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~232_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~233_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~175_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~176_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~234_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~177_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~235_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~178_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~270_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~180_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~179_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~191_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~181_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~236_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~237_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~182_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~238_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~183_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~184_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~239_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~185_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~240_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~186_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~241_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~242_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~187_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~188_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~244_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~271_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~203_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~272_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~124_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~146_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~125_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~155_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~126_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~127_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~128_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~129_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~204_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~205_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~245_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~193_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~194_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~246_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~247_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~195_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~196_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~248_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~197_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~249_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~250_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~198_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~199_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~251_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~200_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~252_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~253_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~201_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~254_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~202_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~216_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~265_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~217_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~273_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~130_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~147_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~131_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~156_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~132_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~133_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~134_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~135_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~218_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~219_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~206_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~255_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~207_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~256_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~257_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~208_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~258_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~209_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~210_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~259_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~211_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~260_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~261_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~212_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~262_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~213_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~263_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~214_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~215_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~264_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~136_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~148_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~157_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~137_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~138_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~139_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~140_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~141_combout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\ : std_logic;
SIGNAL \DisplayDec|Mux6~0_combout\ : std_logic;
SIGNAL \DisplayDec|Mux5~0_combout\ : std_logic;
SIGNAL \DisplayDec|Mux4~0_combout\ : std_logic;
SIGNAL \DisplayDec|Mux3~0_combout\ : std_logic;
SIGNAL \DisplayDec|Mux2~0_combout\ : std_logic;
SIGNAL \DisplayDec|Mux1~0_combout\ : std_logic;
SIGNAL \DisplayDec|Mux0~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~103_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~105_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~104_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~107_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~106_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~109_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~108_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~111_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~110_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~113_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~112_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~175_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~114_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~176_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~115_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~116_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~177_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~178_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~117_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~118_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~119_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~122_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~123_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~120_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[149]~74_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[148]~75_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[147]~76_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[146]~77_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[145]~78_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[144]~79_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~81_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~80_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~82_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~83_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~84_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~85_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~160_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~124_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~161_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~125_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~162_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~126_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~127_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~179_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~180_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~128_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~131_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~132_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~129_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~87_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~86_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~89_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~90_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~120_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~121_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~91_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~122_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~92_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~123_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~93_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~124_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~94_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~95_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~125_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~137_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~96_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~97_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~138_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~139_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~99_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~140_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~133_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~163_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~134_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~164_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~165_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~135_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~136_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~166_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~181_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~137_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~140_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~139_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~141_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~138_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~101_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~100_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~112_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~102_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~126_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~103_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~127_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~128_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~104_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~129_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~105_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~106_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~130_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~131_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~107_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~108_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~132_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~133_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~109_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~134_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~110_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~135_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~111_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~136_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~141_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~113_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~142_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~167_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~143_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~168_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~169_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~144_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~145_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~170_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~146_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~148_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~149_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~147_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~115_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~114_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~171_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~151_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~172_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~173_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~174_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~183_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~158_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~157_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~159_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~156_combout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\ : std_logic;
SIGNAL \DisplayCent|Mux6~0_combout\ : std_logic;
SIGNAL \DisplayCent|Mux5~0_combout\ : std_logic;
SIGNAL \DisplayCent|Mux4~0_combout\ : std_logic;
SIGNAL \DisplayCent|Mux3~0_combout\ : std_logic;
SIGNAL \DisplayCent|Mux2~0_combout\ : std_logic;
SIGNAL \DisplayCent|Mux1~0_combout\ : std_logic;
SIGNAL \DisplayCent|Mux0~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~83_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~82_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~85_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~84_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~86_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~87_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~88_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~89_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~91_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~90_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~92_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~93_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~95_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~94_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~97_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~96_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~98_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~127_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~99_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~128_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~100_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~129_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~130_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~101_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~131_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~102_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~132_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~103_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~104_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~105_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~107_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~108_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~109_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~106_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~7\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~9_cout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~11_cout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~13_cout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~15_cout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~17_cout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~19_cout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~110_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~122_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~111_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~123_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~124_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~112_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~113_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~125_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~114_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~126_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~115_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~133_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~134_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~116_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~118_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~119_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~135_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~117_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~120_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~121_combout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\ : std_logic;
SIGNAL \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\ : std_logic;
SIGNAL \DisplayMil|Mux6~0_combout\ : std_logic;
SIGNAL \DisplayMil|Mux5~0_combout\ : std_logic;
SIGNAL \DisplayMil|Mux4~0_combout\ : std_logic;
SIGNAL \DisplayMil|Mux3~0_combout\ : std_logic;
SIGNAL \DisplayMil|Mux2~0_combout\ : std_logic;
SIGNAL \DisplayMil|Mux1~0_combout\ : std_logic;
SIGNAL \DisplayMil|Mux0~0_combout\ : std_logic;
SIGNAL \LightStimulus|light_active~0_combout\ : std_logic;
SIGNAL \LightStimulus|light_active~1_combout\ : std_logic;
SIGNAL \LightStimulus|light_active~q\ : std_logic;
SIGNAL \LightStimulus|react_start\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \LightStimulus|Don\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \pulse|s_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \LightStimulus|react_time\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \LightStimulus|state\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RTG|temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \LightStimulus|ALT_INV_state\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DBreset|ALT_INV_key_out~combout\ : std_logic;
SIGNAL \DisplayMil|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \DisplayCent|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \DisplayDec|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \DisplayUn|ALT_INV_Mux0~0_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_start <= start;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
LEDG <= ww_LEDG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\pulse|pulse~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pulse|pulse~q\);
\LightStimulus|ALT_INV_state\(1) <= NOT \LightStimulus|state\(1);
\LightStimulus|ALT_INV_state\(0) <= NOT \LightStimulus|state\(0);
\DBreset|ALT_INV_key_out~combout\ <= NOT \DBreset|key_out~combout\;
\DisplayMil|ALT_INV_Mux0~0_combout\ <= NOT \DisplayMil|Mux0~0_combout\;
\DisplayCent|ALT_INV_Mux0~0_combout\ <= NOT \DisplayCent|Mux0~0_combout\;
\DisplayDec|ALT_INV_Mux0~0_combout\ <= NOT \DisplayDec|Mux0~0_combout\;
\DisplayUn|ALT_INV_Mux0~0_combout\ <= NOT \DisplayUn|Mux0~0_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayUn|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayUn|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayUn|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayUn|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayUn|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayUn|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayUn|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayDec|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayDec|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayDec|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayDec|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayDec|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayDec|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayDec|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayCent|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayCent|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayCent|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayCent|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayCent|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayCent|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayCent|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayMil|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayMil|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayMil|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayMil|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayMil|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayMil|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DisplayMil|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LightStimulus|light_active~q\,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X90_Y43_N0
\pulse|s_cnt[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[0]~16_combout\ = \pulse|s_cnt\(0) $ (VCC)
-- \pulse|s_cnt[0]~17\ = CARRY(\pulse|s_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pulse|s_cnt\(0),
	datad => VCC,
	combout => \pulse|s_cnt[0]~16_combout\,
	cout => \pulse|s_cnt[0]~17\);

-- Location: LCCOMB_X91_Y43_N30
\pulse|s_cnt[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[10]~18_combout\ = (!\pulse|Equal0~4_combout\) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	datad => \pulse|Equal0~4_combout\,
	combout => \pulse|s_cnt[10]~18_combout\);

-- Location: FF_X90_Y43_N1
\pulse|s_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[0]~16_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(0));

-- Location: LCCOMB_X90_Y43_N2
\pulse|s_cnt[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[1]~19_combout\ = (\pulse|s_cnt\(1) & (!\pulse|s_cnt[0]~17\)) # (!\pulse|s_cnt\(1) & ((\pulse|s_cnt[0]~17\) # (GND)))
-- \pulse|s_cnt[1]~20\ = CARRY((!\pulse|s_cnt[0]~17\) # (!\pulse|s_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulse|s_cnt\(1),
	datad => VCC,
	cin => \pulse|s_cnt[0]~17\,
	combout => \pulse|s_cnt[1]~19_combout\,
	cout => \pulse|s_cnt[1]~20\);

-- Location: FF_X90_Y43_N3
\pulse|s_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[1]~19_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(1));

-- Location: LCCOMB_X90_Y43_N4
\pulse|s_cnt[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[2]~21_combout\ = (\pulse|s_cnt\(2) & (\pulse|s_cnt[1]~20\ $ (GND))) # (!\pulse|s_cnt\(2) & (!\pulse|s_cnt[1]~20\ & VCC))
-- \pulse|s_cnt[2]~22\ = CARRY((\pulse|s_cnt\(2) & !\pulse|s_cnt[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulse|s_cnt\(2),
	datad => VCC,
	cin => \pulse|s_cnt[1]~20\,
	combout => \pulse|s_cnt[2]~21_combout\,
	cout => \pulse|s_cnt[2]~22\);

-- Location: FF_X90_Y43_N5
\pulse|s_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[2]~21_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(2));

-- Location: LCCOMB_X90_Y43_N6
\pulse|s_cnt[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[3]~23_combout\ = (\pulse|s_cnt\(3) & (!\pulse|s_cnt[2]~22\)) # (!\pulse|s_cnt\(3) & ((\pulse|s_cnt[2]~22\) # (GND)))
-- \pulse|s_cnt[3]~24\ = CARRY((!\pulse|s_cnt[2]~22\) # (!\pulse|s_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|s_cnt\(3),
	datad => VCC,
	cin => \pulse|s_cnt[2]~22\,
	combout => \pulse|s_cnt[3]~23_combout\,
	cout => \pulse|s_cnt[3]~24\);

-- Location: FF_X90_Y43_N7
\pulse|s_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[3]~23_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(3));

-- Location: LCCOMB_X90_Y43_N8
\pulse|s_cnt[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[4]~25_combout\ = (\pulse|s_cnt\(4) & (\pulse|s_cnt[3]~24\ $ (GND))) # (!\pulse|s_cnt\(4) & (!\pulse|s_cnt[3]~24\ & VCC))
-- \pulse|s_cnt[4]~26\ = CARRY((\pulse|s_cnt\(4) & !\pulse|s_cnt[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulse|s_cnt\(4),
	datad => VCC,
	cin => \pulse|s_cnt[3]~24\,
	combout => \pulse|s_cnt[4]~25_combout\,
	cout => \pulse|s_cnt[4]~26\);

-- Location: FF_X90_Y43_N9
\pulse|s_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[4]~25_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(4));

-- Location: LCCOMB_X90_Y43_N10
\pulse|s_cnt[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[5]~27_combout\ = (\pulse|s_cnt\(5) & (!\pulse|s_cnt[4]~26\)) # (!\pulse|s_cnt\(5) & ((\pulse|s_cnt[4]~26\) # (GND)))
-- \pulse|s_cnt[5]~28\ = CARRY((!\pulse|s_cnt[4]~26\) # (!\pulse|s_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|s_cnt\(5),
	datad => VCC,
	cin => \pulse|s_cnt[4]~26\,
	combout => \pulse|s_cnt[5]~27_combout\,
	cout => \pulse|s_cnt[5]~28\);

-- Location: FF_X90_Y43_N11
\pulse|s_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[5]~27_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(5));

-- Location: LCCOMB_X90_Y43_N12
\pulse|s_cnt[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[6]~29_combout\ = (\pulse|s_cnt\(6) & (\pulse|s_cnt[5]~28\ $ (GND))) # (!\pulse|s_cnt\(6) & (!\pulse|s_cnt[5]~28\ & VCC))
-- \pulse|s_cnt[6]~30\ = CARRY((\pulse|s_cnt\(6) & !\pulse|s_cnt[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|s_cnt\(6),
	datad => VCC,
	cin => \pulse|s_cnt[5]~28\,
	combout => \pulse|s_cnt[6]~29_combout\,
	cout => \pulse|s_cnt[6]~30\);

-- Location: FF_X90_Y43_N13
\pulse|s_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[6]~29_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(6));

-- Location: LCCOMB_X90_Y43_N14
\pulse|s_cnt[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[7]~31_combout\ = (\pulse|s_cnt\(7) & (!\pulse|s_cnt[6]~30\)) # (!\pulse|s_cnt\(7) & ((\pulse|s_cnt[6]~30\) # (GND)))
-- \pulse|s_cnt[7]~32\ = CARRY((!\pulse|s_cnt[6]~30\) # (!\pulse|s_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulse|s_cnt\(7),
	datad => VCC,
	cin => \pulse|s_cnt[6]~30\,
	combout => \pulse|s_cnt[7]~31_combout\,
	cout => \pulse|s_cnt[7]~32\);

-- Location: FF_X90_Y43_N15
\pulse|s_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[7]~31_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(7));

-- Location: LCCOMB_X90_Y43_N16
\pulse|s_cnt[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[8]~33_combout\ = (\pulse|s_cnt\(8) & (\pulse|s_cnt[7]~32\ $ (GND))) # (!\pulse|s_cnt\(8) & (!\pulse|s_cnt[7]~32\ & VCC))
-- \pulse|s_cnt[8]~34\ = CARRY((\pulse|s_cnt\(8) & !\pulse|s_cnt[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulse|s_cnt\(8),
	datad => VCC,
	cin => \pulse|s_cnt[7]~32\,
	combout => \pulse|s_cnt[8]~33_combout\,
	cout => \pulse|s_cnt[8]~34\);

-- Location: FF_X90_Y43_N17
\pulse|s_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[8]~33_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(8));

-- Location: LCCOMB_X90_Y43_N18
\pulse|s_cnt[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[9]~35_combout\ = (\pulse|s_cnt\(9) & (!\pulse|s_cnt[8]~34\)) # (!\pulse|s_cnt\(9) & ((\pulse|s_cnt[8]~34\) # (GND)))
-- \pulse|s_cnt[9]~36\ = CARRY((!\pulse|s_cnt[8]~34\) # (!\pulse|s_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulse|s_cnt\(9),
	datad => VCC,
	cin => \pulse|s_cnt[8]~34\,
	combout => \pulse|s_cnt[9]~35_combout\,
	cout => \pulse|s_cnt[9]~36\);

-- Location: FF_X90_Y43_N19
\pulse|s_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[9]~35_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(9));

-- Location: LCCOMB_X90_Y43_N20
\pulse|s_cnt[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[10]~37_combout\ = (\pulse|s_cnt\(10) & (\pulse|s_cnt[9]~36\ $ (GND))) # (!\pulse|s_cnt\(10) & (!\pulse|s_cnt[9]~36\ & VCC))
-- \pulse|s_cnt[10]~38\ = CARRY((\pulse|s_cnt\(10) & !\pulse|s_cnt[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulse|s_cnt\(10),
	datad => VCC,
	cin => \pulse|s_cnt[9]~36\,
	combout => \pulse|s_cnt[10]~37_combout\,
	cout => \pulse|s_cnt[10]~38\);

-- Location: FF_X90_Y43_N21
\pulse|s_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[10]~37_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(10));

-- Location: LCCOMB_X90_Y43_N22
\pulse|s_cnt[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[11]~39_combout\ = (\pulse|s_cnt\(11) & (!\pulse|s_cnt[10]~38\)) # (!\pulse|s_cnt\(11) & ((\pulse|s_cnt[10]~38\) # (GND)))
-- \pulse|s_cnt[11]~40\ = CARRY((!\pulse|s_cnt[10]~38\) # (!\pulse|s_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|s_cnt\(11),
	datad => VCC,
	cin => \pulse|s_cnt[10]~38\,
	combout => \pulse|s_cnt[11]~39_combout\,
	cout => \pulse|s_cnt[11]~40\);

-- Location: FF_X90_Y43_N23
\pulse|s_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[11]~39_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(11));

-- Location: LCCOMB_X91_Y43_N22
\pulse|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|Equal0~2_combout\ = (((\pulse|s_cnt\(11)) # (\pulse|s_cnt\(10))) # (!\pulse|s_cnt\(9))) # (!\pulse|s_cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|s_cnt\(8),
	datab => \pulse|s_cnt\(9),
	datac => \pulse|s_cnt\(11),
	datad => \pulse|s_cnt\(10),
	combout => \pulse|Equal0~2_combout\);

-- Location: LCCOMB_X91_Y43_N28
\pulse|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|Equal0~0_combout\ = (((!\pulse|s_cnt\(1)) # (!\pulse|s_cnt\(2))) # (!\pulse|s_cnt\(3))) # (!\pulse|s_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|s_cnt\(0),
	datab => \pulse|s_cnt\(3),
	datac => \pulse|s_cnt\(2),
	datad => \pulse|s_cnt\(1),
	combout => \pulse|Equal0~0_combout\);

-- Location: LCCOMB_X90_Y43_N24
\pulse|s_cnt[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[12]~41_combout\ = (\pulse|s_cnt\(12) & (\pulse|s_cnt[11]~40\ $ (GND))) # (!\pulse|s_cnt\(12) & (!\pulse|s_cnt[11]~40\ & VCC))
-- \pulse|s_cnt[12]~42\ = CARRY((\pulse|s_cnt\(12) & !\pulse|s_cnt[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulse|s_cnt\(12),
	datad => VCC,
	cin => \pulse|s_cnt[11]~40\,
	combout => \pulse|s_cnt[12]~41_combout\,
	cout => \pulse|s_cnt[12]~42\);

-- Location: FF_X90_Y43_N25
\pulse|s_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[12]~41_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(12));

-- Location: LCCOMB_X90_Y43_N26
\pulse|s_cnt[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[13]~43_combout\ = (\pulse|s_cnt\(13) & (!\pulse|s_cnt[12]~42\)) # (!\pulse|s_cnt\(13) & ((\pulse|s_cnt[12]~42\) # (GND)))
-- \pulse|s_cnt[13]~44\ = CARRY((!\pulse|s_cnt[12]~42\) # (!\pulse|s_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|s_cnt\(13),
	datad => VCC,
	cin => \pulse|s_cnt[12]~42\,
	combout => \pulse|s_cnt[13]~43_combout\,
	cout => \pulse|s_cnt[13]~44\);

-- Location: FF_X90_Y43_N27
\pulse|s_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[13]~43_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(13));

-- Location: LCCOMB_X90_Y43_N28
\pulse|s_cnt[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[14]~45_combout\ = (\pulse|s_cnt\(14) & (\pulse|s_cnt[13]~44\ $ (GND))) # (!\pulse|s_cnt\(14) & (!\pulse|s_cnt[13]~44\ & VCC))
-- \pulse|s_cnt[14]~46\ = CARRY((\pulse|s_cnt\(14) & !\pulse|s_cnt[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulse|s_cnt\(14),
	datad => VCC,
	cin => \pulse|s_cnt[13]~44\,
	combout => \pulse|s_cnt[14]~45_combout\,
	cout => \pulse|s_cnt[14]~46\);

-- Location: FF_X90_Y43_N29
\pulse|s_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[14]~45_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(14));

-- Location: LCCOMB_X90_Y43_N30
\pulse|s_cnt[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|s_cnt[15]~47_combout\ = \pulse|s_cnt\(15) $ (\pulse|s_cnt[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|s_cnt\(15),
	cin => \pulse|s_cnt[14]~46\,
	combout => \pulse|s_cnt[15]~47_combout\);

-- Location: FF_X90_Y43_N31
\pulse|s_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|s_cnt[15]~47_combout\,
	sclr => \pulse|s_cnt[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|s_cnt\(15));

-- Location: LCCOMB_X91_Y43_N26
\pulse|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|Equal0~3_combout\ = (\pulse|s_cnt\(13)) # ((\pulse|s_cnt\(12)) # ((!\pulse|s_cnt\(14)) # (!\pulse|s_cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|s_cnt\(13),
	datab => \pulse|s_cnt\(12),
	datac => \pulse|s_cnt\(15),
	datad => \pulse|s_cnt\(14),
	combout => \pulse|Equal0~3_combout\);

-- Location: LCCOMB_X91_Y43_N24
\pulse|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|Equal0~1_combout\ = (\pulse|s_cnt\(4)) # (((\pulse|s_cnt\(5)) # (\pulse|s_cnt\(7))) # (!\pulse|s_cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|s_cnt\(4),
	datab => \pulse|s_cnt\(6),
	datac => \pulse|s_cnt\(5),
	datad => \pulse|s_cnt\(7),
	combout => \pulse|Equal0~1_combout\);

-- Location: LCCOMB_X91_Y43_N12
\pulse|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|Equal0~4_combout\ = (\pulse|Equal0~2_combout\) # ((\pulse|Equal0~0_combout\) # ((\pulse|Equal0~3_combout\) # (\pulse|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulse|Equal0~2_combout\,
	datab => \pulse|Equal0~0_combout\,
	datac => \pulse|Equal0~3_combout\,
	datad => \pulse|Equal0~1_combout\,
	combout => \pulse|Equal0~4_combout\);

-- Location: LCCOMB_X91_Y43_N10
\pulse|pulse~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulse|pulse~0_combout\ = (\KEY[1]~input_o\ & !\pulse|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	datad => \pulse|Equal0~4_combout\,
	combout => \pulse|pulse~0_combout\);

-- Location: FF_X91_Y43_N11
\pulse|pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulse|pulse~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulse|pulse~q\);

-- Location: CLKCTRL_G9
\pulse|pulse~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pulse|pulse~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pulse|pulse~clkctrl_outclk\);

-- Location: LCCOMB_X87_Y34_N6
\LightStimulus|react_start[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[0]~13_combout\ = \LightStimulus|react_start\(0) $ (VCC)
-- \LightStimulus|react_start[0]~14\ = CARRY(\LightStimulus|react_start\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_start\(0),
	datad => VCC,
	combout => \LightStimulus|react_start[0]~13_combout\,
	cout => \LightStimulus|react_start[0]~14\);

-- Location: LCCOMB_X90_Y34_N26
\DBreset|s_key~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DBreset|s_key~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	combout => \DBreset|s_key~0_combout\);

-- Location: FF_X90_Y34_N27
\DBreset|s_key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DBreset|s_key~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DBreset|s_key~q\);

-- Location: FF_X90_Y34_N25
\DBreset|s_key_delay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DBreset|s_key~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DBreset|s_key_delay~q\);

-- Location: LCCOMB_X90_Y34_N24
\DBreset|key_out\ : cycloneive_lcell_comb
-- Equation(s):
-- \DBreset|key_out~combout\ = (!\DBreset|s_key_delay~q\ & \DBreset|s_key~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DBreset|s_key_delay~q\,
	datad => \DBreset|s_key~q\,
	combout => \DBreset|key_out~combout\);

-- Location: LCCOMB_X89_Y34_N4
\LightStimulus|Don[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[0]~13_combout\ = \LightStimulus|Don\(0) $ (VCC)
-- \LightStimulus|Don[0]~14\ = CARRY(\LightStimulus|Don\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|Don\(0),
	datad => VCC,
	combout => \LightStimulus|Don[0]~13_combout\,
	cout => \LightStimulus|Don[0]~14\);

-- Location: LCCOMB_X91_Y35_N0
\RTG|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~0_combout\ = \RTG|temp\(0) $ (VCC)
-- \RTG|Add0~1\ = CARRY(\RTG|temp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(0),
	datad => VCC,
	combout => \RTG|Add0~0_combout\,
	cout => \RTG|Add0~1\);

-- Location: LCCOMB_X91_Y35_N2
\RTG|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~2_combout\ = (\RTG|temp\(1) & (!\RTG|Add0~1\)) # (!\RTG|temp\(1) & ((\RTG|Add0~1\) # (GND)))
-- \RTG|Add0~3\ = CARRY((!\RTG|Add0~1\) # (!\RTG|temp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(1),
	datad => VCC,
	cin => \RTG|Add0~1\,
	combout => \RTG|Add0~2_combout\,
	cout => \RTG|Add0~3\);

-- Location: FF_X91_Y35_N3
\RTG|temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~2_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(1));

-- Location: LCCOMB_X91_Y35_N4
\RTG|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~4_combout\ = (\RTG|temp\(2) & (\RTG|Add0~3\ $ (GND))) # (!\RTG|temp\(2) & (!\RTG|Add0~3\ & VCC))
-- \RTG|Add0~5\ = CARRY((\RTG|temp\(2) & !\RTG|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(2),
	datad => VCC,
	cin => \RTG|Add0~3\,
	combout => \RTG|Add0~4_combout\,
	cout => \RTG|Add0~5\);

-- Location: FF_X91_Y35_N5
\RTG|temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~4_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(2));

-- Location: LCCOMB_X91_Y35_N6
\RTG|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~6_combout\ = (\RTG|temp\(3) & ((\RTG|Add0~5\) # (GND))) # (!\RTG|temp\(3) & (!\RTG|Add0~5\))
-- \RTG|Add0~7\ = CARRY((\RTG|temp\(3)) # (!\RTG|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(3),
	datad => VCC,
	cin => \RTG|Add0~5\,
	combout => \RTG|Add0~6_combout\,
	cout => \RTG|Add0~7\);

-- Location: LCCOMB_X90_Y35_N14
\RTG|temp[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp[3]~5_combout\ = !\RTG|Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RTG|Add0~6_combout\,
	combout => \RTG|temp[3]~5_combout\);

-- Location: FF_X90_Y35_N15
\RTG|temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|temp[3]~5_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(3));

-- Location: LCCOMB_X91_Y35_N8
\RTG|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~8_combout\ = (\RTG|temp\(4) & (\RTG|Add0~7\ $ (GND))) # (!\RTG|temp\(4) & (!\RTG|Add0~7\ & VCC))
-- \RTG|Add0~9\ = CARRY((\RTG|temp\(4) & !\RTG|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(4),
	datad => VCC,
	cin => \RTG|Add0~7\,
	combout => \RTG|Add0~8_combout\,
	cout => \RTG|Add0~9\);

-- Location: FF_X91_Y35_N9
\RTG|temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~8_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(4));

-- Location: LCCOMB_X91_Y35_N10
\RTG|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~10_combout\ = (\RTG|temp\(5) & ((\RTG|Add0~9\) # (GND))) # (!\RTG|temp\(5) & (!\RTG|Add0~9\))
-- \RTG|Add0~11\ = CARRY((\RTG|temp\(5)) # (!\RTG|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(5),
	datad => VCC,
	cin => \RTG|Add0~9\,
	combout => \RTG|Add0~10_combout\,
	cout => \RTG|Add0~11\);

-- Location: LCCOMB_X90_Y35_N24
\RTG|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~8_combout\ = (!\RTG|temp\(14) & (!\RTG|temp\(13) & (!\RTG|temp\(15) & !\RTG|temp\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(14),
	datab => \RTG|temp\(13),
	datac => \RTG|temp\(15),
	datad => \RTG|temp\(16),
	combout => \RTG|Equal0~8_combout\);

-- Location: LCCOMB_X90_Y35_N18
\RTG|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~9_combout\ = (!\RTG|temp\(10) & (\RTG|temp\(12) & (!\RTG|temp\(9) & !\RTG|temp\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(10),
	datab => \RTG|temp\(12),
	datac => \RTG|temp\(9),
	datad => \RTG|temp\(11),
	combout => \RTG|Equal0~9_combout\);

-- Location: LCCOMB_X92_Y34_N14
\RTG|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~5_combout\ = (!\RTG|temp\(7) & !\RTG|temp\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RTG|temp\(7),
	datad => \RTG|temp\(8),
	combout => \RTG|Equal0~5_combout\);

-- Location: LCCOMB_X90_Y35_N20
\RTG|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~6_combout\ = (!\RTG|temp\(1) & (!\RTG|temp\(3) & (!\RTG|temp\(4) & !\RTG|temp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(1),
	datab => \RTG|temp\(3),
	datac => \RTG|temp\(4),
	datad => \RTG|temp\(2),
	combout => \RTG|Equal0~6_combout\);

-- Location: LCCOMB_X90_Y35_N22
\RTG|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~7_combout\ = (\RTG|temp\(6) & (\RTG|temp\(5) & (\RTG|Equal0~5_combout\ & \RTG|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(6),
	datab => \RTG|temp\(5),
	datac => \RTG|Equal0~5_combout\,
	datad => \RTG|Equal0~6_combout\,
	combout => \RTG|Equal0~7_combout\);

-- Location: LCCOMB_X90_Y35_N12
\RTG|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~10_combout\ = (\RTG|Equal0~8_combout\ & (\RTG|Equal0~9_combout\ & (\RTG|Equal0~7_combout\ & \RTG|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|Equal0~8_combout\,
	datab => \RTG|Equal0~9_combout\,
	datac => \RTG|Equal0~7_combout\,
	datad => \RTG|Equal0~4_combout\,
	combout => \RTG|Equal0~10_combout\);

-- Location: LCCOMB_X90_Y35_N0
\RTG|temp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp~2_combout\ = \RTG|Add0~10_combout\ $ (!\RTG|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RTG|Add0~10_combout\,
	datad => \RTG|Equal0~10_combout\,
	combout => \RTG|temp~2_combout\);

-- Location: FF_X90_Y35_N1
\RTG|temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|temp~2_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(5));

-- Location: LCCOMB_X91_Y35_N12
\RTG|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~12_combout\ = (\RTG|temp\(6) & (!\RTG|Add0~11\ & VCC)) # (!\RTG|temp\(6) & (\RTG|Add0~11\ $ (GND)))
-- \RTG|Add0~13\ = CARRY((!\RTG|temp\(6) & !\RTG|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(6),
	datad => VCC,
	cin => \RTG|Add0~11\,
	combout => \RTG|Add0~12_combout\,
	cout => \RTG|Add0~13\);

-- Location: LCCOMB_X90_Y35_N6
\RTG|temp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp~3_combout\ = \RTG|Add0~12_combout\ $ (!\RTG|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RTG|Add0~12_combout\,
	datad => \RTG|Equal0~10_combout\,
	combout => \RTG|temp~3_combout\);

-- Location: FF_X90_Y35_N7
\RTG|temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|temp~3_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(6));

-- Location: LCCOMB_X91_Y35_N14
\RTG|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~14_combout\ = (\RTG|temp\(7) & ((\RTG|Add0~13\) # (GND))) # (!\RTG|temp\(7) & (!\RTG|Add0~13\))
-- \RTG|Add0~15\ = CARRY((\RTG|temp\(7)) # (!\RTG|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(7),
	datad => VCC,
	cin => \RTG|Add0~13\,
	combout => \RTG|Add0~14_combout\,
	cout => \RTG|Add0~15\);

-- Location: LCCOMB_X92_Y34_N4
\RTG|temp[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp[7]~8_combout\ = !\RTG|Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RTG|Add0~14_combout\,
	combout => \RTG|temp[7]~8_combout\);

-- Location: FF_X92_Y34_N5
\RTG|temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|temp[7]~8_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(7));

-- Location: LCCOMB_X91_Y35_N16
\RTG|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~16_combout\ = (\RTG|temp\(8) & (!\RTG|Add0~15\ & VCC)) # (!\RTG|temp\(8) & (\RTG|Add0~15\ $ (GND)))
-- \RTG|Add0~17\ = CARRY((!\RTG|temp\(8) & !\RTG|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(8),
	datad => VCC,
	cin => \RTG|Add0~15\,
	combout => \RTG|Add0~16_combout\,
	cout => \RTG|Add0~17\);

-- Location: LCCOMB_X92_Y34_N10
\RTG|temp[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp[8]~9_combout\ = !\RTG|Add0~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RTG|Add0~16_combout\,
	combout => \RTG|temp[8]~9_combout\);

-- Location: FF_X92_Y34_N11
\RTG|temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|temp[8]~9_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(8));

-- Location: LCCOMB_X91_Y35_N18
\RTG|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~18_combout\ = (\RTG|temp\(9) & ((\RTG|Add0~17\) # (GND))) # (!\RTG|temp\(9) & (!\RTG|Add0~17\))
-- \RTG|Add0~19\ = CARRY((\RTG|temp\(9)) # (!\RTG|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(9),
	datad => VCC,
	cin => \RTG|Add0~17\,
	combout => \RTG|Add0~18_combout\,
	cout => \RTG|Add0~19\);

-- Location: LCCOMB_X90_Y35_N8
\RTG|temp[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp[9]~10_combout\ = !\RTG|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RTG|Add0~18_combout\,
	combout => \RTG|temp[9]~10_combout\);

-- Location: FF_X90_Y35_N9
\RTG|temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|temp[9]~10_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(9));

-- Location: LCCOMB_X91_Y35_N20
\RTG|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~20_combout\ = (\RTG|temp\(10) & (\RTG|Add0~19\ $ (GND))) # (!\RTG|temp\(10) & (!\RTG|Add0~19\ & VCC))
-- \RTG|Add0~21\ = CARRY((\RTG|temp\(10) & !\RTG|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(10),
	datad => VCC,
	cin => \RTG|Add0~19\,
	combout => \RTG|Add0~20_combout\,
	cout => \RTG|Add0~21\);

-- Location: FF_X91_Y35_N21
\RTG|temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~20_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(10));

-- Location: LCCOMB_X91_Y35_N22
\RTG|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~22_combout\ = (\RTG|temp\(11) & (!\RTG|Add0~21\)) # (!\RTG|temp\(11) & ((\RTG|Add0~21\) # (GND)))
-- \RTG|Add0~23\ = CARRY((!\RTG|Add0~21\) # (!\RTG|temp\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(11),
	datad => VCC,
	cin => \RTG|Add0~21\,
	combout => \RTG|Add0~22_combout\,
	cout => \RTG|Add0~23\);

-- Location: FF_X91_Y35_N23
\RTG|temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~22_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(11));

-- Location: LCCOMB_X91_Y35_N24
\RTG|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~24_combout\ = (\RTG|temp\(12) & (\RTG|Add0~23\ $ (GND))) # (!\RTG|temp\(12) & (!\RTG|Add0~23\ & VCC))
-- \RTG|Add0~25\ = CARRY((\RTG|temp\(12) & !\RTG|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(12),
	datad => VCC,
	cin => \RTG|Add0~23\,
	combout => \RTG|Add0~24_combout\,
	cout => \RTG|Add0~25\);

-- Location: LCCOMB_X90_Y35_N2
\RTG|temp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp~4_combout\ = (\RTG|Add0~24_combout\ & !\RTG|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RTG|Add0~24_combout\,
	datad => \RTG|Equal0~10_combout\,
	combout => \RTG|temp~4_combout\);

-- Location: FF_X90_Y35_N3
\RTG|temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|temp~4_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(12));

-- Location: LCCOMB_X91_Y35_N26
\RTG|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~26_combout\ = (\RTG|temp\(13) & (!\RTG|Add0~25\)) # (!\RTG|temp\(13) & ((\RTG|Add0~25\) # (GND)))
-- \RTG|Add0~27\ = CARRY((!\RTG|Add0~25\) # (!\RTG|temp\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(13),
	datad => VCC,
	cin => \RTG|Add0~25\,
	combout => \RTG|Add0~26_combout\,
	cout => \RTG|Add0~27\);

-- Location: FF_X91_Y35_N27
\RTG|temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~26_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(13));

-- Location: LCCOMB_X91_Y35_N28
\RTG|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~28_combout\ = (\RTG|temp\(14) & (\RTG|Add0~27\ $ (GND))) # (!\RTG|temp\(14) & (!\RTG|Add0~27\ & VCC))
-- \RTG|Add0~29\ = CARRY((\RTG|temp\(14) & !\RTG|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(14),
	datad => VCC,
	cin => \RTG|Add0~27\,
	combout => \RTG|Add0~28_combout\,
	cout => \RTG|Add0~29\);

-- Location: FF_X91_Y35_N29
\RTG|temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~28_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(14));

-- Location: LCCOMB_X91_Y35_N30
\RTG|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~30_combout\ = (\RTG|temp\(15) & (!\RTG|Add0~29\)) # (!\RTG|temp\(15) & ((\RTG|Add0~29\) # (GND)))
-- \RTG|Add0~31\ = CARRY((!\RTG|Add0~29\) # (!\RTG|temp\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(15),
	datad => VCC,
	cin => \RTG|Add0~29\,
	combout => \RTG|Add0~30_combout\,
	cout => \RTG|Add0~31\);

-- Location: FF_X91_Y35_N31
\RTG|temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~30_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(15));

-- Location: LCCOMB_X91_Y34_N0
\RTG|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~32_combout\ = (\RTG|temp\(16) & (\RTG|Add0~31\ $ (GND))) # (!\RTG|temp\(16) & (!\RTG|Add0~31\ & VCC))
-- \RTG|Add0~33\ = CARRY((\RTG|temp\(16) & !\RTG|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(16),
	datad => VCC,
	cin => \RTG|Add0~31\,
	combout => \RTG|Add0~32_combout\,
	cout => \RTG|Add0~33\);

-- Location: FF_X91_Y34_N1
\RTG|temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~32_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(16));

-- Location: LCCOMB_X91_Y34_N2
\RTG|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~34_combout\ = (\RTG|temp\(17) & (!\RTG|Add0~33\)) # (!\RTG|temp\(17) & ((\RTG|Add0~33\) # (GND)))
-- \RTG|Add0~35\ = CARRY((!\RTG|Add0~33\) # (!\RTG|temp\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(17),
	datad => VCC,
	cin => \RTG|Add0~33\,
	combout => \RTG|Add0~34_combout\,
	cout => \RTG|Add0~35\);

-- Location: FF_X91_Y34_N3
\RTG|temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~34_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(17));

-- Location: LCCOMB_X91_Y34_N4
\RTG|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~36_combout\ = (\RTG|temp\(18) & (\RTG|Add0~35\ $ (GND))) # (!\RTG|temp\(18) & (!\RTG|Add0~35\ & VCC))
-- \RTG|Add0~37\ = CARRY((\RTG|temp\(18) & !\RTG|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(18),
	datad => VCC,
	cin => \RTG|Add0~35\,
	combout => \RTG|Add0~36_combout\,
	cout => \RTG|Add0~37\);

-- Location: FF_X91_Y34_N5
\RTG|temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~36_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(18));

-- Location: LCCOMB_X91_Y34_N6
\RTG|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~38_combout\ = (\RTG|temp\(19) & (!\RTG|Add0~37\)) # (!\RTG|temp\(19) & ((\RTG|Add0~37\) # (GND)))
-- \RTG|Add0~39\ = CARRY((!\RTG|Add0~37\) # (!\RTG|temp\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(19),
	datad => VCC,
	cin => \RTG|Add0~37\,
	combout => \RTG|Add0~38_combout\,
	cout => \RTG|Add0~39\);

-- Location: FF_X91_Y34_N7
\RTG|temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~38_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(19));

-- Location: LCCOMB_X91_Y34_N8
\RTG|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~40_combout\ = (\RTG|temp\(20) & (\RTG|Add0~39\ $ (GND))) # (!\RTG|temp\(20) & (!\RTG|Add0~39\ & VCC))
-- \RTG|Add0~41\ = CARRY((\RTG|temp\(20) & !\RTG|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(20),
	datad => VCC,
	cin => \RTG|Add0~39\,
	combout => \RTG|Add0~40_combout\,
	cout => \RTG|Add0~41\);

-- Location: FF_X91_Y34_N9
\RTG|temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~40_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(20));

-- Location: LCCOMB_X92_Y34_N0
\RTG|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~3_combout\ = (!\RTG|temp\(17) & (!\RTG|temp\(18) & (!\RTG|temp\(19) & !\RTG|temp\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(17),
	datab => \RTG|temp\(18),
	datac => \RTG|temp\(19),
	datad => \RTG|temp\(20),
	combout => \RTG|Equal0~3_combout\);

-- Location: LCCOMB_X91_Y34_N10
\RTG|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~42_combout\ = (\RTG|temp\(21) & (!\RTG|Add0~41\)) # (!\RTG|temp\(21) & ((\RTG|Add0~41\) # (GND)))
-- \RTG|Add0~43\ = CARRY((!\RTG|Add0~41\) # (!\RTG|temp\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(21),
	datad => VCC,
	cin => \RTG|Add0~41\,
	combout => \RTG|Add0~42_combout\,
	cout => \RTG|Add0~43\);

-- Location: FF_X91_Y34_N11
\RTG|temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~42_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(21));

-- Location: LCCOMB_X91_Y34_N12
\RTG|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~44_combout\ = (\RTG|temp\(22) & (\RTG|Add0~43\ $ (GND))) # (!\RTG|temp\(22) & (!\RTG|Add0~43\ & VCC))
-- \RTG|Add0~45\ = CARRY((\RTG|temp\(22) & !\RTG|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(22),
	datad => VCC,
	cin => \RTG|Add0~43\,
	combout => \RTG|Add0~44_combout\,
	cout => \RTG|Add0~45\);

-- Location: FF_X91_Y34_N13
\RTG|temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~44_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(22));

-- Location: LCCOMB_X91_Y34_N14
\RTG|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~46_combout\ = (\RTG|temp\(23) & (!\RTG|Add0~45\)) # (!\RTG|temp\(23) & ((\RTG|Add0~45\) # (GND)))
-- \RTG|Add0~47\ = CARRY((!\RTG|Add0~45\) # (!\RTG|temp\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(23),
	datad => VCC,
	cin => \RTG|Add0~45\,
	combout => \RTG|Add0~46_combout\,
	cout => \RTG|Add0~47\);

-- Location: FF_X91_Y34_N15
\RTG|temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~46_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(23));

-- Location: LCCOMB_X91_Y34_N16
\RTG|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~48_combout\ = (\RTG|temp\(24) & (\RTG|Add0~47\ $ (GND))) # (!\RTG|temp\(24) & (!\RTG|Add0~47\ & VCC))
-- \RTG|Add0~49\ = CARRY((\RTG|temp\(24) & !\RTG|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(24),
	datad => VCC,
	cin => \RTG|Add0~47\,
	combout => \RTG|Add0~48_combout\,
	cout => \RTG|Add0~49\);

-- Location: FF_X91_Y34_N17
\RTG|temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~48_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(24));

-- Location: LCCOMB_X91_Y34_N18
\RTG|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~50_combout\ = (\RTG|temp\(25) & (!\RTG|Add0~49\)) # (!\RTG|temp\(25) & ((\RTG|Add0~49\) # (GND)))
-- \RTG|Add0~51\ = CARRY((!\RTG|Add0~49\) # (!\RTG|temp\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(25),
	datad => VCC,
	cin => \RTG|Add0~49\,
	combout => \RTG|Add0~50_combout\,
	cout => \RTG|Add0~51\);

-- Location: FF_X91_Y34_N19
\RTG|temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~50_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(25));

-- Location: LCCOMB_X91_Y34_N20
\RTG|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~52_combout\ = (\RTG|temp\(26) & (\RTG|Add0~51\ $ (GND))) # (!\RTG|temp\(26) & (!\RTG|Add0~51\ & VCC))
-- \RTG|Add0~53\ = CARRY((\RTG|temp\(26) & !\RTG|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(26),
	datad => VCC,
	cin => \RTG|Add0~51\,
	combout => \RTG|Add0~52_combout\,
	cout => \RTG|Add0~53\);

-- Location: FF_X91_Y34_N21
\RTG|temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~52_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(26));

-- Location: LCCOMB_X91_Y34_N22
\RTG|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~54_combout\ = (\RTG|temp\(27) & (!\RTG|Add0~53\)) # (!\RTG|temp\(27) & ((\RTG|Add0~53\) # (GND)))
-- \RTG|Add0~55\ = CARRY((!\RTG|Add0~53\) # (!\RTG|temp\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(27),
	datad => VCC,
	cin => \RTG|Add0~53\,
	combout => \RTG|Add0~54_combout\,
	cout => \RTG|Add0~55\);

-- Location: FF_X91_Y34_N23
\RTG|temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~54_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(27));

-- Location: LCCOMB_X91_Y34_N24
\RTG|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~56_combout\ = (\RTG|temp\(28) & (\RTG|Add0~55\ $ (GND))) # (!\RTG|temp\(28) & (!\RTG|Add0~55\ & VCC))
-- \RTG|Add0~57\ = CARRY((\RTG|temp\(28) & !\RTG|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(28),
	datad => VCC,
	cin => \RTG|Add0~55\,
	combout => \RTG|Add0~56_combout\,
	cout => \RTG|Add0~57\);

-- Location: FF_X91_Y34_N25
\RTG|temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~56_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(28));

-- Location: LCCOMB_X91_Y34_N26
\RTG|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~58_combout\ = (\RTG|temp\(29) & (!\RTG|Add0~57\)) # (!\RTG|temp\(29) & ((\RTG|Add0~57\) # (GND)))
-- \RTG|Add0~59\ = CARRY((!\RTG|Add0~57\) # (!\RTG|temp\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(29),
	datad => VCC,
	cin => \RTG|Add0~57\,
	combout => \RTG|Add0~58_combout\,
	cout => \RTG|Add0~59\);

-- Location: FF_X91_Y34_N27
\RTG|temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~58_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(29));

-- Location: LCCOMB_X91_Y34_N28
\RTG|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~60_combout\ = (\RTG|temp\(30) & (\RTG|Add0~59\ $ (GND))) # (!\RTG|temp\(30) & (!\RTG|Add0~59\ & VCC))
-- \RTG|Add0~61\ = CARRY((\RTG|temp\(30) & !\RTG|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RTG|temp\(30),
	datad => VCC,
	cin => \RTG|Add0~59\,
	combout => \RTG|Add0~60_combout\,
	cout => \RTG|Add0~61\);

-- Location: FF_X91_Y34_N29
\RTG|temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~60_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(30));

-- Location: LCCOMB_X91_Y34_N30
\RTG|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Add0~62_combout\ = \RTG|temp\(31) $ (\RTG|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(31),
	cin => \RTG|Add0~61\,
	combout => \RTG|Add0~62_combout\);

-- Location: FF_X91_Y34_N31
\RTG|temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|Add0~62_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(31));

-- Location: LCCOMB_X90_Y35_N4
\RTG|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~0_combout\ = (!\RTG|temp\(30) & (!\RTG|temp\(29) & (!\RTG|temp\(31) & !\RTG|temp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(30),
	datab => \RTG|temp\(29),
	datac => \RTG|temp\(31),
	datad => \RTG|temp\(0),
	combout => \RTG|Equal0~0_combout\);

-- Location: LCCOMB_X90_Y34_N8
\RTG|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~1_combout\ = (!\RTG|temp\(25) & (!\RTG|temp\(28) & (!\RTG|temp\(26) & !\RTG|temp\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(25),
	datab => \RTG|temp\(28),
	datac => \RTG|temp\(26),
	datad => \RTG|temp\(27),
	combout => \RTG|Equal0~1_combout\);

-- Location: LCCOMB_X90_Y34_N0
\RTG|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~2_combout\ = (!\RTG|temp\(22) & (!\RTG|temp\(23) & (!\RTG|temp\(21) & !\RTG|temp\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|temp\(22),
	datab => \RTG|temp\(23),
	datac => \RTG|temp\(21),
	datad => \RTG|temp\(24),
	combout => \RTG|Equal0~2_combout\);

-- Location: LCCOMB_X90_Y35_N10
\RTG|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|Equal0~4_combout\ = (\RTG|Equal0~3_combout\ & (\RTG|Equal0~0_combout\ & (\RTG|Equal0~1_combout\ & \RTG|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|Equal0~3_combout\,
	datab => \RTG|Equal0~0_combout\,
	datac => \RTG|Equal0~1_combout\,
	datad => \RTG|Equal0~2_combout\,
	combout => \RTG|Equal0~4_combout\);

-- Location: LCCOMB_X89_Y35_N8
\RTG|temp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp~0_combout\ = (!\RTG|Equal0~8_combout\) # (!\RTG|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RTG|Equal0~9_combout\,
	datad => \RTG|Equal0~8_combout\,
	combout => \RTG|temp~0_combout\);

-- Location: LCCOMB_X90_Y35_N16
\RTG|temp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp~1_combout\ = (\RTG|Add0~0_combout\ & (((\RTG|temp~0_combout\) # (!\RTG|Equal0~7_combout\)) # (!\RTG|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RTG|Equal0~4_combout\,
	datab => \RTG|Add0~0_combout\,
	datac => \RTG|Equal0~7_combout\,
	datad => \RTG|temp~0_combout\,
	combout => \RTG|temp~1_combout\);

-- Location: FF_X90_Y35_N17
\RTG|temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \RTG|temp~1_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RTG|temp\(0));

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X88_Y34_N28
\DBstart|s_key~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DBstart|s_key~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \DBstart|s_key~0_combout\);

-- Location: FF_X88_Y34_N29
\DBstart|s_key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DBstart|s_key~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DBstart|s_key~q\);

-- Location: FF_X88_Y34_N9
\DBstart|s_key_delay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DBstart|s_key~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DBstart|s_key_delay~q\);

-- Location: LCCOMB_X88_Y34_N16
\DBstart|key_out\ : cycloneive_lcell_comb
-- Equation(s):
-- \DBstart|key_out~combout\ = (\DBstart|s_key_delay~q\) # (!\DBstart|s_key~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DBstart|s_key_delay~q\,
	datad => \DBstart|s_key~q\,
	combout => \DBstart|key_out~combout\);

-- Location: LCCOMB_X87_Y34_N4
\LightStimulus|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Mux14~0_combout\ = (\LightStimulus|state\(1) & (((!\DBstart|key_out~combout\)))) # (!\LightStimulus|state\(1) & ((\LightStimulus|state\(0) & (!\LightStimulus|Equal0~3_combout\)) # (!\LightStimulus|state\(0) & 
-- ((!\DBstart|key_out~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|Equal0~3_combout\,
	datab => \LightStimulus|state\(1),
	datac => \LightStimulus|state\(0),
	datad => \DBstart|key_out~combout\,
	combout => \LightStimulus|Mux14~0_combout\);

-- Location: FF_X87_Y34_N5
\LightStimulus|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Mux14~0_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|state\(0));

-- Location: LCCOMB_X89_Y34_N2
\LightStimulus|Don[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[0]~15_combout\ = (!\LightStimulus|state\(1) & ((\LightStimulus|state\(0) & ((!\LightStimulus|Equal0~3_combout\))) # (!\LightStimulus|state\(0) & (!\DBstart|key_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|state\(0),
	datab => \LightStimulus|state\(1),
	datac => \DBstart|key_out~combout\,
	datad => \LightStimulus|Equal0~3_combout\,
	combout => \LightStimulus|Don[0]~15_combout\);

-- Location: FF_X89_Y34_N5
\LightStimulus|Don[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[0]~13_combout\,
	asdata => \RTG|temp\(0),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(0));

-- Location: LCCOMB_X89_Y34_N6
\LightStimulus|Don[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[1]~16_combout\ = (\LightStimulus|Don\(1) & (\LightStimulus|Don[0]~14\ & VCC)) # (!\LightStimulus|Don\(1) & (!\LightStimulus|Don[0]~14\))
-- \LightStimulus|Don[1]~17\ = CARRY((!\LightStimulus|Don\(1) & !\LightStimulus|Don[0]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|Don\(1),
	datad => VCC,
	cin => \LightStimulus|Don[0]~14\,
	combout => \LightStimulus|Don[1]~16_combout\,
	cout => \LightStimulus|Don[1]~17\);

-- Location: FF_X89_Y34_N7
\LightStimulus|Don[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[1]~16_combout\,
	asdata => \RTG|temp\(1),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(1));

-- Location: LCCOMB_X89_Y34_N8
\LightStimulus|Don[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[2]~18_combout\ = (\LightStimulus|Don\(2) & ((GND) # (!\LightStimulus|Don[1]~17\))) # (!\LightStimulus|Don\(2) & (\LightStimulus|Don[1]~17\ $ (GND)))
-- \LightStimulus|Don[2]~19\ = CARRY((\LightStimulus|Don\(2)) # (!\LightStimulus|Don[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|Don\(2),
	datad => VCC,
	cin => \LightStimulus|Don[1]~17\,
	combout => \LightStimulus|Don[2]~18_combout\,
	cout => \LightStimulus|Don[2]~19\);

-- Location: FF_X89_Y34_N9
\LightStimulus|Don[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[2]~18_combout\,
	asdata => \RTG|temp\(2),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(2));

-- Location: LCCOMB_X89_Y34_N10
\LightStimulus|Don[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[3]~20_combout\ = (\LightStimulus|Don\(3) & (\LightStimulus|Don[2]~19\ & VCC)) # (!\LightStimulus|Don\(3) & (!\LightStimulus|Don[2]~19\))
-- \LightStimulus|Don[3]~21\ = CARRY((!\LightStimulus|Don\(3) & !\LightStimulus|Don[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|Don\(3),
	datad => VCC,
	cin => \LightStimulus|Don[2]~19\,
	combout => \LightStimulus|Don[3]~20_combout\,
	cout => \LightStimulus|Don[3]~21\);

-- Location: LCCOMB_X90_Y35_N26
\RTG|temp[3]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp[3]~_wirecell_combout\ = !\RTG|temp\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RTG|temp\(3),
	combout => \RTG|temp[3]~_wirecell_combout\);

-- Location: FF_X89_Y34_N11
\LightStimulus|Don[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[3]~20_combout\,
	asdata => \RTG|temp[3]~_wirecell_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(3));

-- Location: LCCOMB_X89_Y34_N12
\LightStimulus|Don[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[4]~22_combout\ = (\LightStimulus|Don\(4) & ((GND) # (!\LightStimulus|Don[3]~21\))) # (!\LightStimulus|Don\(4) & (\LightStimulus|Don[3]~21\ $ (GND)))
-- \LightStimulus|Don[4]~23\ = CARRY((\LightStimulus|Don\(4)) # (!\LightStimulus|Don[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|Don\(4),
	datad => VCC,
	cin => \LightStimulus|Don[3]~21\,
	combout => \LightStimulus|Don[4]~22_combout\,
	cout => \LightStimulus|Don[4]~23\);

-- Location: FF_X89_Y34_N13
\LightStimulus|Don[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[4]~22_combout\,
	asdata => \RTG|temp\(4),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(4));

-- Location: LCCOMB_X89_Y34_N14
\LightStimulus|Don[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[5]~24_combout\ = (\LightStimulus|Don\(5) & (\LightStimulus|Don[4]~23\ & VCC)) # (!\LightStimulus|Don\(5) & (!\LightStimulus|Don[4]~23\))
-- \LightStimulus|Don[5]~25\ = CARRY((!\LightStimulus|Don\(5) & !\LightStimulus|Don[4]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|Don\(5),
	datad => VCC,
	cin => \LightStimulus|Don[4]~23\,
	combout => \LightStimulus|Don[5]~24_combout\,
	cout => \LightStimulus|Don[5]~25\);

-- Location: LCCOMB_X90_Y35_N28
\RTG|temp[5]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp[5]~_wirecell_combout\ = !\RTG|temp\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RTG|temp\(5),
	combout => \RTG|temp[5]~_wirecell_combout\);

-- Location: FF_X89_Y34_N15
\LightStimulus|Don[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[5]~24_combout\,
	asdata => \RTG|temp[5]~_wirecell_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(5));

-- Location: LCCOMB_X89_Y34_N16
\LightStimulus|Don[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[6]~26_combout\ = (\LightStimulus|Don\(6) & ((GND) # (!\LightStimulus|Don[5]~25\))) # (!\LightStimulus|Don\(6) & (\LightStimulus|Don[5]~25\ $ (GND)))
-- \LightStimulus|Don[6]~27\ = CARRY((\LightStimulus|Don\(6)) # (!\LightStimulus|Don[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|Don\(6),
	datad => VCC,
	cin => \LightStimulus|Don[5]~25\,
	combout => \LightStimulus|Don[6]~26_combout\,
	cout => \LightStimulus|Don[6]~27\);

-- Location: LCCOMB_X90_Y35_N30
\RTG|temp[6]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp[6]~_wirecell_combout\ = !\RTG|temp\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RTG|temp\(6),
	combout => \RTG|temp[6]~_wirecell_combout\);

-- Location: FF_X89_Y34_N17
\LightStimulus|Don[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[6]~26_combout\,
	asdata => \RTG|temp[6]~_wirecell_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(6));

-- Location: LCCOMB_X89_Y34_N18
\LightStimulus|Don[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[7]~28_combout\ = (\LightStimulus|Don\(7) & (\LightStimulus|Don[6]~27\ & VCC)) # (!\LightStimulus|Don\(7) & (!\LightStimulus|Don[6]~27\))
-- \LightStimulus|Don[7]~29\ = CARRY((!\LightStimulus|Don\(7) & !\LightStimulus|Don[6]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|Don\(7),
	datad => VCC,
	cin => \LightStimulus|Don[6]~27\,
	combout => \LightStimulus|Don[7]~28_combout\,
	cout => \LightStimulus|Don[7]~29\);

-- Location: LCCOMB_X92_Y34_N12
\RTG|temp[7]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp[7]~_wirecell_combout\ = !\RTG|temp\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RTG|temp\(7),
	combout => \RTG|temp[7]~_wirecell_combout\);

-- Location: FF_X89_Y34_N19
\LightStimulus|Don[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[7]~28_combout\,
	asdata => \RTG|temp[7]~_wirecell_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(7));

-- Location: LCCOMB_X89_Y34_N20
\LightStimulus|Don[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[8]~30_combout\ = (\LightStimulus|Don\(8) & ((GND) # (!\LightStimulus|Don[7]~29\))) # (!\LightStimulus|Don\(8) & (\LightStimulus|Don[7]~29\ $ (GND)))
-- \LightStimulus|Don[8]~31\ = CARRY((\LightStimulus|Don\(8)) # (!\LightStimulus|Don[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|Don\(8),
	datad => VCC,
	cin => \LightStimulus|Don[7]~29\,
	combout => \LightStimulus|Don[8]~30_combout\,
	cout => \LightStimulus|Don[8]~31\);

-- Location: LCCOMB_X92_Y34_N26
\RTG|temp[8]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp[8]~_wirecell_combout\ = !\RTG|temp\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RTG|temp\(8),
	combout => \RTG|temp[8]~_wirecell_combout\);

-- Location: FF_X89_Y34_N21
\LightStimulus|Don[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[8]~30_combout\,
	asdata => \RTG|temp[8]~_wirecell_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(8));

-- Location: LCCOMB_X89_Y34_N22
\LightStimulus|Don[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[9]~32_combout\ = (\LightStimulus|Don\(9) & (\LightStimulus|Don[8]~31\ & VCC)) # (!\LightStimulus|Don\(9) & (!\LightStimulus|Don[8]~31\))
-- \LightStimulus|Don[9]~33\ = CARRY((!\LightStimulus|Don\(9) & !\LightStimulus|Don[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|Don\(9),
	datad => VCC,
	cin => \LightStimulus|Don[8]~31\,
	combout => \LightStimulus|Don[9]~32_combout\,
	cout => \LightStimulus|Don[9]~33\);

-- Location: LCCOMB_X89_Y35_N30
\RTG|temp[9]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \RTG|temp[9]~_wirecell_combout\ = !\RTG|temp\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RTG|temp\(9),
	combout => \RTG|temp[9]~_wirecell_combout\);

-- Location: FF_X89_Y34_N23
\LightStimulus|Don[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[9]~32_combout\,
	asdata => \RTG|temp[9]~_wirecell_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(9));

-- Location: LCCOMB_X89_Y34_N24
\LightStimulus|Don[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[10]~34_combout\ = (\LightStimulus|Don\(10) & ((GND) # (!\LightStimulus|Don[9]~33\))) # (!\LightStimulus|Don\(10) & (\LightStimulus|Don[9]~33\ $ (GND)))
-- \LightStimulus|Don[10]~35\ = CARRY((\LightStimulus|Don\(10)) # (!\LightStimulus|Don[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|Don\(10),
	datad => VCC,
	cin => \LightStimulus|Don[9]~33\,
	combout => \LightStimulus|Don[10]~34_combout\,
	cout => \LightStimulus|Don[10]~35\);

-- Location: FF_X89_Y34_N25
\LightStimulus|Don[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[10]~34_combout\,
	asdata => \RTG|temp\(10),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(10));

-- Location: LCCOMB_X89_Y34_N26
\LightStimulus|Don[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[11]~36_combout\ = (\LightStimulus|Don\(11) & (\LightStimulus|Don[10]~35\ & VCC)) # (!\LightStimulus|Don\(11) & (!\LightStimulus|Don[10]~35\))
-- \LightStimulus|Don[11]~37\ = CARRY((!\LightStimulus|Don\(11) & !\LightStimulus|Don[10]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|Don\(11),
	datad => VCC,
	cin => \LightStimulus|Don[10]~35\,
	combout => \LightStimulus|Don[11]~36_combout\,
	cout => \LightStimulus|Don[11]~37\);

-- Location: FF_X89_Y34_N27
\LightStimulus|Don[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[11]~36_combout\,
	asdata => \RTG|temp\(11),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(11));

-- Location: LCCOMB_X89_Y34_N30
\LightStimulus|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Equal0~2_combout\ = (!\LightStimulus|Don\(11) & (!\LightStimulus|Don\(8) & (!\LightStimulus|Don\(9) & !\LightStimulus|Don\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|Don\(11),
	datab => \LightStimulus|Don\(8),
	datac => \LightStimulus|Don\(9),
	datad => \LightStimulus|Don\(10),
	combout => \LightStimulus|Equal0~2_combout\);

-- Location: LCCOMB_X89_Y34_N28
\LightStimulus|Don[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Don[12]~38_combout\ = \LightStimulus|Don[11]~37\ $ (\LightStimulus|Don\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \LightStimulus|Don\(12),
	cin => \LightStimulus|Don[11]~37\,
	combout => \LightStimulus|Don[12]~38_combout\);

-- Location: FF_X89_Y34_N29
\LightStimulus|Don[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Don[12]~38_combout\,
	asdata => \RTG|temp\(12),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => \LightStimulus|ALT_INV_state\(0),
	ena => \LightStimulus|Don[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|Don\(12));

-- Location: LCCOMB_X89_Y34_N0
\LightStimulus|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Equal0~0_combout\ = (!\LightStimulus|Don\(1) & (!\LightStimulus|Don\(2) & (!\LightStimulus|Don\(0) & !\LightStimulus|Don\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|Don\(1),
	datab => \LightStimulus|Don\(2),
	datac => \LightStimulus|Don\(0),
	datad => \LightStimulus|Don\(3),
	combout => \LightStimulus|Equal0~0_combout\);

-- Location: LCCOMB_X88_Y34_N24
\LightStimulus|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Equal0~1_combout\ = (!\LightStimulus|Don\(6) & (!\LightStimulus|Don\(4) & (!\LightStimulus|Don\(5) & !\LightStimulus|Don\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|Don\(6),
	datab => \LightStimulus|Don\(4),
	datac => \LightStimulus|Don\(5),
	datad => \LightStimulus|Don\(7),
	combout => \LightStimulus|Equal0~1_combout\);

-- Location: LCCOMB_X88_Y34_N26
\LightStimulus|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Equal0~3_combout\ = (\LightStimulus|Equal0~2_combout\ & (!\LightStimulus|Don\(12) & (\LightStimulus|Equal0~0_combout\ & \LightStimulus|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|Equal0~2_combout\,
	datab => \LightStimulus|Don\(12),
	datac => \LightStimulus|Equal0~0_combout\,
	datad => \LightStimulus|Equal0~1_combout\,
	combout => \LightStimulus|Equal0~3_combout\);

-- Location: LCCOMB_X87_Y34_N2
\LightStimulus|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|Mux13~0_combout\ = (\LightStimulus|state\(0) & ((\LightStimulus|state\(1) & ((!\DBstart|key_out~combout\))) # (!\LightStimulus|state\(1) & (\LightStimulus|Equal0~3_combout\)))) # (!\LightStimulus|state\(0) & (((\LightStimulus|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|Equal0~3_combout\,
	datab => \LightStimulus|state\(0),
	datac => \LightStimulus|state\(1),
	datad => \DBstart|key_out~combout\,
	combout => \LightStimulus|Mux13~0_combout\);

-- Location: FF_X87_Y34_N3
\LightStimulus|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|Mux13~0_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|state\(1));

-- Location: LCCOMB_X87_Y34_N0
\LightStimulus|react_start[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[4]~15_combout\ = (\LightStimulus|state\(1) & (((!\LightStimulus|state\(0) & \DBstart|key_out~combout\)))) # (!\LightStimulus|state\(1) & (\LightStimulus|Equal0~3_combout\ & (\LightStimulus|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|state\(1),
	datab => \LightStimulus|Equal0~3_combout\,
	datac => \LightStimulus|state\(0),
	datad => \DBstart|key_out~combout\,
	combout => \LightStimulus|react_start[4]~15_combout\);

-- Location: FF_X87_Y34_N7
\LightStimulus|react_start[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[0]~13_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(0));

-- Location: LCCOMB_X87_Y34_N8
\LightStimulus|react_start[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[1]~16_combout\ = (\LightStimulus|react_start\(1) & (!\LightStimulus|react_start[0]~14\)) # (!\LightStimulus|react_start\(1) & ((\LightStimulus|react_start[0]~14\) # (GND)))
-- \LightStimulus|react_start[1]~17\ = CARRY((!\LightStimulus|react_start[0]~14\) # (!\LightStimulus|react_start\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_start\(1),
	datad => VCC,
	cin => \LightStimulus|react_start[0]~14\,
	combout => \LightStimulus|react_start[1]~16_combout\,
	cout => \LightStimulus|react_start[1]~17\);

-- Location: FF_X87_Y34_N9
\LightStimulus|react_start[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[1]~16_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(1));

-- Location: LCCOMB_X87_Y34_N10
\LightStimulus|react_start[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[2]~18_combout\ = (\LightStimulus|react_start\(2) & (\LightStimulus|react_start[1]~17\ $ (GND))) # (!\LightStimulus|react_start\(2) & (!\LightStimulus|react_start[1]~17\ & VCC))
-- \LightStimulus|react_start[2]~19\ = CARRY((\LightStimulus|react_start\(2) & !\LightStimulus|react_start[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_start\(2),
	datad => VCC,
	cin => \LightStimulus|react_start[1]~17\,
	combout => \LightStimulus|react_start[2]~18_combout\,
	cout => \LightStimulus|react_start[2]~19\);

-- Location: FF_X87_Y34_N11
\LightStimulus|react_start[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[2]~18_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(2));

-- Location: LCCOMB_X87_Y34_N12
\LightStimulus|react_start[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[3]~20_combout\ = (\LightStimulus|react_start\(3) & (!\LightStimulus|react_start[2]~19\)) # (!\LightStimulus|react_start\(3) & ((\LightStimulus|react_start[2]~19\) # (GND)))
-- \LightStimulus|react_start[3]~21\ = CARRY((!\LightStimulus|react_start[2]~19\) # (!\LightStimulus|react_start\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_start\(3),
	datad => VCC,
	cin => \LightStimulus|react_start[2]~19\,
	combout => \LightStimulus|react_start[3]~20_combout\,
	cout => \LightStimulus|react_start[3]~21\);

-- Location: FF_X87_Y34_N13
\LightStimulus|react_start[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[3]~20_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(3));

-- Location: LCCOMB_X87_Y34_N14
\LightStimulus|react_start[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[4]~22_combout\ = (\LightStimulus|react_start\(4) & (\LightStimulus|react_start[3]~21\ $ (GND))) # (!\LightStimulus|react_start\(4) & (!\LightStimulus|react_start[3]~21\ & VCC))
-- \LightStimulus|react_start[4]~23\ = CARRY((\LightStimulus|react_start\(4) & !\LightStimulus|react_start[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_start\(4),
	datad => VCC,
	cin => \LightStimulus|react_start[3]~21\,
	combout => \LightStimulus|react_start[4]~22_combout\,
	cout => \LightStimulus|react_start[4]~23\);

-- Location: FF_X87_Y34_N15
\LightStimulus|react_start[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[4]~22_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(4));

-- Location: LCCOMB_X87_Y34_N16
\LightStimulus|react_start[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[5]~24_combout\ = (\LightStimulus|react_start\(5) & (!\LightStimulus|react_start[4]~23\)) # (!\LightStimulus|react_start\(5) & ((\LightStimulus|react_start[4]~23\) # (GND)))
-- \LightStimulus|react_start[5]~25\ = CARRY((!\LightStimulus|react_start[4]~23\) # (!\LightStimulus|react_start\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_start\(5),
	datad => VCC,
	cin => \LightStimulus|react_start[4]~23\,
	combout => \LightStimulus|react_start[5]~24_combout\,
	cout => \LightStimulus|react_start[5]~25\);

-- Location: FF_X87_Y34_N17
\LightStimulus|react_start[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[5]~24_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(5));

-- Location: LCCOMB_X87_Y34_N18
\LightStimulus|react_start[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[6]~26_combout\ = (\LightStimulus|react_start\(6) & (\LightStimulus|react_start[5]~25\ $ (GND))) # (!\LightStimulus|react_start\(6) & (!\LightStimulus|react_start[5]~25\ & VCC))
-- \LightStimulus|react_start[6]~27\ = CARRY((\LightStimulus|react_start\(6) & !\LightStimulus|react_start[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_start\(6),
	datad => VCC,
	cin => \LightStimulus|react_start[5]~25\,
	combout => \LightStimulus|react_start[6]~26_combout\,
	cout => \LightStimulus|react_start[6]~27\);

-- Location: FF_X87_Y34_N19
\LightStimulus|react_start[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[6]~26_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(6));

-- Location: LCCOMB_X87_Y34_N20
\LightStimulus|react_start[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[7]~28_combout\ = (\LightStimulus|react_start\(7) & (!\LightStimulus|react_start[6]~27\)) # (!\LightStimulus|react_start\(7) & ((\LightStimulus|react_start[6]~27\) # (GND)))
-- \LightStimulus|react_start[7]~29\ = CARRY((!\LightStimulus|react_start[6]~27\) # (!\LightStimulus|react_start\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_start\(7),
	datad => VCC,
	cin => \LightStimulus|react_start[6]~27\,
	combout => \LightStimulus|react_start[7]~28_combout\,
	cout => \LightStimulus|react_start[7]~29\);

-- Location: FF_X87_Y34_N21
\LightStimulus|react_start[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[7]~28_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(7));

-- Location: LCCOMB_X87_Y34_N22
\LightStimulus|react_start[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[8]~30_combout\ = (\LightStimulus|react_start\(8) & (\LightStimulus|react_start[7]~29\ $ (GND))) # (!\LightStimulus|react_start\(8) & (!\LightStimulus|react_start[7]~29\ & VCC))
-- \LightStimulus|react_start[8]~31\ = CARRY((\LightStimulus|react_start\(8) & !\LightStimulus|react_start[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_start\(8),
	datad => VCC,
	cin => \LightStimulus|react_start[7]~29\,
	combout => \LightStimulus|react_start[8]~30_combout\,
	cout => \LightStimulus|react_start[8]~31\);

-- Location: FF_X87_Y34_N23
\LightStimulus|react_start[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[8]~30_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(8));

-- Location: LCCOMB_X87_Y34_N24
\LightStimulus|react_start[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[9]~32_combout\ = (\LightStimulus|react_start\(9) & (!\LightStimulus|react_start[8]~31\)) # (!\LightStimulus|react_start\(9) & ((\LightStimulus|react_start[8]~31\) # (GND)))
-- \LightStimulus|react_start[9]~33\ = CARRY((!\LightStimulus|react_start[8]~31\) # (!\LightStimulus|react_start\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_start\(9),
	datad => VCC,
	cin => \LightStimulus|react_start[8]~31\,
	combout => \LightStimulus|react_start[9]~32_combout\,
	cout => \LightStimulus|react_start[9]~33\);

-- Location: FF_X87_Y34_N25
\LightStimulus|react_start[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[9]~32_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(9));

-- Location: LCCOMB_X87_Y34_N26
\LightStimulus|react_start[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[10]~34_combout\ = (\LightStimulus|react_start\(10) & (\LightStimulus|react_start[9]~33\ $ (GND))) # (!\LightStimulus|react_start\(10) & (!\LightStimulus|react_start[9]~33\ & VCC))
-- \LightStimulus|react_start[10]~35\ = CARRY((\LightStimulus|react_start\(10) & !\LightStimulus|react_start[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_start\(10),
	datad => VCC,
	cin => \LightStimulus|react_start[9]~33\,
	combout => \LightStimulus|react_start[10]~34_combout\,
	cout => \LightStimulus|react_start[10]~35\);

-- Location: FF_X87_Y34_N27
\LightStimulus|react_start[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[10]~34_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(10));

-- Location: LCCOMB_X87_Y34_N28
\LightStimulus|react_start[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[11]~36_combout\ = (\LightStimulus|react_start\(11) & (!\LightStimulus|react_start[10]~35\)) # (!\LightStimulus|react_start\(11) & ((\LightStimulus|react_start[10]~35\) # (GND)))
-- \LightStimulus|react_start[11]~37\ = CARRY((!\LightStimulus|react_start[10]~35\) # (!\LightStimulus|react_start\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_start\(11),
	datad => VCC,
	cin => \LightStimulus|react_start[10]~35\,
	combout => \LightStimulus|react_start[11]~36_combout\,
	cout => \LightStimulus|react_start[11]~37\);

-- Location: FF_X87_Y34_N29
\LightStimulus|react_start[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[11]~36_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(11));

-- Location: LCCOMB_X87_Y34_N30
\LightStimulus|react_start[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_start[12]~38_combout\ = \LightStimulus|react_start\(12) $ (!\LightStimulus|react_start[11]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_start\(12),
	cin => \LightStimulus|react_start[11]~37\,
	combout => \LightStimulus|react_start[12]~38_combout\);

-- Location: FF_X87_Y34_N31
\LightStimulus|react_start[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_start[12]~38_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sclr => \LightStimulus|ALT_INV_state\(1),
	ena => \LightStimulus|react_start[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_start\(12));

-- Location: LCCOMB_X88_Y34_N6
\LightStimulus|react_time[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_time[11]~0_combout\ = (\LightStimulus|state\(1) & (!\LightStimulus|state\(0) & (\DBstart|s_key~q\ & !\DBstart|s_key_delay~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|state\(1),
	datab => \LightStimulus|state\(0),
	datac => \DBstart|s_key~q\,
	datad => \DBstart|s_key_delay~q\,
	combout => \LightStimulus|react_time[11]~0_combout\);

-- Location: FF_X90_Y34_N11
\LightStimulus|react_time[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	asdata => \LightStimulus|react_start\(12),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => VCC,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(12));

-- Location: FF_X90_Y34_N3
\LightStimulus|react_time[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	asdata => \LightStimulus|react_start\(11),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => VCC,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(11));

-- Location: FF_X90_Y34_N21
\LightStimulus|react_time[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	asdata => \LightStimulus|react_start\(10),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => VCC,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(10));

-- Location: LCCOMB_X89_Y33_N16
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \LightStimulus|react_time\(10) $ (VCC)
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\LightStimulus|react_time\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(10),
	datad => VCC,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X89_Y33_N18
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\LightStimulus|react_time\(11) & (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!\LightStimulus|react_time\(11) & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\LightStimulus|react_time\(11) & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(11),
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X89_Y33_N20
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\LightStimulus|react_time\(12) & (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!\LightStimulus|react_time\(12) & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\LightStimulus|react_time\(12) & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(12),
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X89_Y33_N22
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X89_Y33_N24
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X88_Y33_N8
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[60]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[60]~180_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[60]~180_combout\);

-- Location: LCCOMB_X89_Y33_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~181_combout\ = (\LightStimulus|react_time\(12) & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(12),
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~181_combout\);

-- Location: LCCOMB_X88_Y33_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~182_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~182_combout\);

-- Location: LCCOMB_X89_Y33_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~183_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \LightStimulus|react_time\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \LightStimulus|react_time\(11),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~183_combout\);

-- Location: LCCOMB_X89_Y33_N12
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~184_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~184_combout\);

-- Location: LCCOMB_X89_Y33_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~185_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \LightStimulus|react_time\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \LightStimulus|react_time\(10),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~185_combout\);

-- Location: LCCOMB_X88_Y33_N24
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~186_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~186_combout\);

-- Location: FF_X90_Y34_N5
\LightStimulus|react_time[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	asdata => \LightStimulus|react_start\(9),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => VCC,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(9));

-- Location: LCCOMB_X88_Y33_N22
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~187_combout\ = (\LightStimulus|react_time\(9) & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(9),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~187_combout\);

-- Location: LCCOMB_X88_Y33_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~188_combout\ = (\LightStimulus|react_time\(9) & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(9),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~188_combout\);

-- Location: LCCOMB_X88_Y33_N10
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~187_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~188_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~187_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~187_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[56]~188_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X88_Y33_N12
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~185_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~186_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~185_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~186_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~185_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~186_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~185_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[57]~186_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X88_Y33_N14
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~183_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~184_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~183_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~184_combout\)))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~183_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~183_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[58]~184_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X88_Y33_N16
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~181_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~182_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~181_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~182_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~181_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~182_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~181_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[59]~182_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X88_Y33_N18
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[60]~180_combout\ & ((GND) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[60]~180_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[60]~180_combout\) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[60]~180_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X88_Y33_N20
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X88_Y33_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~189_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~189_combout\);

-- Location: LCCOMB_X89_Y33_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~284_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~284_combout\);

-- Location: LCCOMB_X88_Y33_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~190_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~190_combout\);

-- Location: LCCOMB_X89_Y33_N14
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~334_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\LightStimulus|react_time\(12))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(12),
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~334_combout\);

-- Location: LCCOMB_X88_Y35_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~191_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~191_combout\);

-- Location: LCCOMB_X89_Y33_N8
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~335_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\LightStimulus|react_time\(11))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \LightStimulus|react_time\(11),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~335_combout\);

-- Location: LCCOMB_X89_Y33_N10
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~336_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\LightStimulus|react_time\(10))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(10),
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~336_combout\);

-- Location: LCCOMB_X88_Y33_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~192_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~192_combout\);

-- Location: LCCOMB_X88_Y35_N22
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~193_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \LightStimulus|react_time\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \LightStimulus|react_time\(9),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~193_combout\);

-- Location: LCCOMB_X88_Y33_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~194_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~194_combout\);

-- Location: LCCOMB_X90_Y34_N30
\LightStimulus|react_time[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_time[8]~feeder_combout\ = \LightStimulus|react_start\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LightStimulus|react_start\(8),
	combout => \LightStimulus|react_time[8]~feeder_combout\);

-- Location: FF_X90_Y34_N31
\LightStimulus|react_time[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_time[8]~feeder_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(8));

-- Location: LCCOMB_X88_Y35_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~196_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \LightStimulus|react_time\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \LightStimulus|react_time\(8),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~196_combout\);

-- Location: LCCOMB_X88_Y35_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~195_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \LightStimulus|react_time\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \LightStimulus|react_time\(8),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~195_combout\);

-- Location: LCCOMB_X88_Y35_N8
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~196_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~195_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~196_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~195_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~196_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[70]~195_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X88_Y35_N10
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~193_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~194_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~193_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~194_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~193_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~194_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~193_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[71]~194_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X88_Y35_N12
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~336_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~192_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~336_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~192_combout\)))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~336_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~336_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~192_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X88_Y35_N14
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~191_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~335_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~191_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~335_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~191_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~335_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~191_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~335_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X88_Y35_N16
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~190_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~334_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~190_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~334_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~190_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~334_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~190_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~334_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X88_Y35_N18
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~189_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~284_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~189_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~284_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~189_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~284_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~189_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~284_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X88_Y35_N20
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X92_Y35_N8
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~197_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~197_combout\);

-- Location: LCCOMB_X89_Y33_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~285_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~284_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[75]~284_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~285_combout\);

-- Location: LCCOMB_X92_Y35_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~198_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~198_combout\);

-- Location: LCCOMB_X89_Y33_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~286_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~334_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[74]~334_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~286_combout\);

-- Location: LCCOMB_X88_Y35_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~287_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~335_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[73]~335_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~287_combout\);

-- Location: LCCOMB_X88_Y35_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~199_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~199_combout\);

-- Location: LCCOMB_X89_Y33_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~288_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~336_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[72]~336_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~288_combout\);

-- Location: LCCOMB_X92_Y35_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~200_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~200_combout\);

-- Location: LCCOMB_X88_Y33_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~337_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\LightStimulus|react_time\(9)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \LightStimulus|react_time\(9),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~337_combout\);

-- Location: LCCOMB_X92_Y35_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~201_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~201_combout\);

-- Location: LCCOMB_X88_Y35_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~203_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~203_combout\);

-- Location: LCCOMB_X92_Y35_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~202_combout\ = (\LightStimulus|react_time\(8) & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(8),
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~202_combout\);

-- Location: LCCOMB_X90_Y34_N16
\LightStimulus|react_time[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_time[7]~feeder_combout\ = \LightStimulus|react_start\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LightStimulus|react_start\(7),
	combout => \LightStimulus|react_time[7]~feeder_combout\);

-- Location: FF_X90_Y34_N17
\LightStimulus|react_time[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_time[7]~feeder_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(7));

-- Location: LCCOMB_X95_Y35_N8
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~204_combout\ = (\LightStimulus|react_time\(7) & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(7),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~204_combout\);

-- Location: LCCOMB_X95_Y35_N14
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~205_combout\ = (\LightStimulus|react_time\(7) & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(7),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~205_combout\);

-- Location: LCCOMB_X92_Y35_N10
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~204_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~205_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~204_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~204_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[84]~205_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X92_Y35_N12
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~203_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~202_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~203_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~202_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~203_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~202_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~203_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[85]~202_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X92_Y35_N14
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~337_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~201_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~337_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~201_combout\)))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~337_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~337_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~201_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X92_Y35_N16
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~288_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~200_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~288_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~200_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~288_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~200_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~288_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~200_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X92_Y35_N18
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~287_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~199_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~287_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~199_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~287_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~199_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~287_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~199_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X92_Y35_N20
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~198_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~286_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~198_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~286_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~198_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~286_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~198_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~286_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X92_Y35_N22
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~197_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~285_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~197_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~285_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~197_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~285_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~197_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~285_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X92_Y35_N24
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X92_Y35_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~289_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~285_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[90]~285_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~289_combout\);

-- Location: LCCOMB_X94_Y35_N12
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~206_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~206_combout\);

-- Location: LCCOMB_X95_Y35_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~207_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~207_combout\);

-- Location: LCCOMB_X92_Y35_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~290_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~286_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[89]~286_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~290_combout\);

-- Location: LCCOMB_X94_Y35_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~208_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~208_combout\);

-- Location: LCCOMB_X88_Y35_N24
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~291_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~287_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[88]~287_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~291_combout\);

-- Location: LCCOMB_X95_Y35_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~292_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~288_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[87]~288_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~292_combout\);

-- Location: LCCOMB_X94_Y35_N8
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~209_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~209_combout\);

-- Location: LCCOMB_X94_Y35_N10
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~210_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~210_combout\);

-- Location: LCCOMB_X92_Y35_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~293_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~337_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[86]~337_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~293_combout\);

-- Location: LCCOMB_X97_Y35_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~211_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~211_combout\);

-- Location: LCCOMB_X88_Y35_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~338_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\LightStimulus|react_time\(8)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \LightStimulus|react_time\(8),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~338_combout\);

-- Location: LCCOMB_X95_Y35_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~212_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \LightStimulus|react_time\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \LightStimulus|react_time\(7),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~212_combout\);

-- Location: LCCOMB_X94_Y35_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~213_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~213_combout\);

-- Location: FF_X90_Y34_N23
\LightStimulus|react_time[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	asdata => \LightStimulus|react_start\(6),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => VCC,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(6));

-- Location: LCCOMB_X94_Y35_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~214_combout\ = (\LightStimulus|react_time\(6) & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(6),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~214_combout\);

-- Location: LCCOMB_X97_Y35_N22
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~215_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \LightStimulus|react_time\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \LightStimulus|react_time\(6),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~215_combout\);

-- Location: LCCOMB_X94_Y35_N14
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~214_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~215_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~214_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~215_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~214_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[98]~215_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X94_Y35_N16
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~212_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~213_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~212_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~213_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~212_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~213_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~212_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[99]~213_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X94_Y35_N18
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~211_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~338_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~211_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~338_combout\)))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~211_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~211_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~338_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X94_Y35_N20
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~210_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~293_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~210_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~293_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~210_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~293_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~210_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~293_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X94_Y35_N22
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~292_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~209_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~292_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~209_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~292_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~209_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~292_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~209_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X94_Y35_N24
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~208_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~291_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~208_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~291_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~208_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~291_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~208_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~291_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X94_Y35_N26
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~207_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~290_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~207_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~290_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~207_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~290_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~207_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~290_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X94_Y35_N28
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~206_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~289_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~206_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~289_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~206_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~289_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~206_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~289_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X94_Y35_N30
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X94_Y35_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~294_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~289_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[105]~289_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~294_combout\);

-- Location: LCCOMB_X96_Y35_N24
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~216_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~216_combout\);

-- Location: LCCOMB_X95_Y35_N16
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~295_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~290_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[104]~290_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~295_combout\);

-- Location: LCCOMB_X96_Y35_N22
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~217_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~217_combout\);

-- Location: LCCOMB_X95_Y35_N12
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~218_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~218_combout\);

-- Location: LCCOMB_X95_Y35_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~296_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~291_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[103]~291_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~296_combout\);

-- Location: LCCOMB_X95_Y35_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~219_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~219_combout\);

-- Location: LCCOMB_X95_Y35_N20
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~297_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~292_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[102]~292_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~297_combout\);

-- Location: LCCOMB_X95_Y35_N10
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~298_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~293_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[101]~293_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~298_combout\);

-- Location: LCCOMB_X96_Y35_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~220_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~220_combout\);

-- Location: LCCOMB_X97_Y35_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~299_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~338_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[100]~338_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~299_combout\);

-- Location: LCCOMB_X97_Y35_N12
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~221_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~221_combout\);

-- Location: LCCOMB_X95_Y35_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~222_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~222_combout\);

-- Location: LCCOMB_X95_Y35_N18
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~339_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\LightStimulus|react_time\(7)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \LightStimulus|react_time\(7),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~339_combout\);

-- Location: LCCOMB_X97_Y35_N20
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~224_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~224_combout\);

-- Location: LCCOMB_X97_Y35_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~223_combout\ = (\LightStimulus|react_time\(6) & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(6),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~223_combout\);

-- Location: FF_X90_Y34_N7
\LightStimulus|react_time[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	asdata => \LightStimulus|react_start\(5),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => VCC,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(5));

-- Location: LCCOMB_X97_Y35_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~226_combout\ = (\LightStimulus|react_time\(5) & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~226_combout\);

-- Location: LCCOMB_X97_Y35_N18
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~225_combout\ = (\LightStimulus|react_time\(5) & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~225_combout\);

-- Location: LCCOMB_X96_Y35_N2
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~226_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~225_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~226_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~226_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[112]~225_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X96_Y35_N4
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~224_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~223_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~224_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~223_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~224_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~223_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~224_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[113]~223_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X96_Y35_N6
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~222_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~339_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~222_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~339_combout\)))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~222_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~222_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~339_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X96_Y35_N8
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~299_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~221_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~299_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~221_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~299_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~221_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~299_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~221_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X96_Y35_N10
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~298_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~220_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~298_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~220_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~298_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~220_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~298_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~220_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X96_Y35_N12
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~219_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~297_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~219_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~297_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~219_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~297_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~219_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~297_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X96_Y35_N14
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~218_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~296_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~218_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~296_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~218_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~296_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~218_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~296_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X96_Y35_N16
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~295_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~217_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~295_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~217_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~295_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~217_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~295_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~217_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X96_Y35_N18
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~294_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~216_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~294_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~216_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~294_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~216_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~294_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~216_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X96_Y35_N20
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X96_Y35_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~300_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~294_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[120]~294_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~300_combout\);

-- Location: LCCOMB_X96_Y36_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~227_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~227_combout\);

-- Location: LCCOMB_X96_Y36_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~228_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~228_combout\);

-- Location: LCCOMB_X96_Y35_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~301_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~295_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[119]~295_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~301_combout\);

-- Location: LCCOMB_X97_Y36_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~229_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~229_combout\);

-- Location: LCCOMB_X95_Y35_N24
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~302_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~296_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[118]~296_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~302_combout\);

-- Location: LCCOMB_X96_Y36_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~230_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~230_combout\);

-- Location: LCCOMB_X95_Y35_N22
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~303_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~297_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[117]~297_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~303_combout\);

-- Location: LCCOMB_X97_Y36_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~231_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~231_combout\);

-- Location: LCCOMB_X96_Y35_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~304_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~298_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[116]~298_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~304_combout\);

-- Location: LCCOMB_X97_Y35_N10
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~232_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~232_combout\);

-- Location: LCCOMB_X97_Y35_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~305_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~299_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[115]~299_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~305_combout\);

-- Location: LCCOMB_X95_Y35_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~306_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~339_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[114]~339_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~306_combout\);

-- Location: LCCOMB_X97_Y36_N24
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~233_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~233_combout\);

-- Location: LCCOMB_X97_Y35_N14
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~340_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (\LightStimulus|react_time\(6))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(6),
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~340_combout\);

-- Location: LCCOMB_X97_Y35_N24
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~234_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~234_combout\);

-- Location: LCCOMB_X97_Y36_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~235_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \LightStimulus|react_time\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \LightStimulus|react_time\(5),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~235_combout\);

-- Location: LCCOMB_X95_Y36_N20
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~236_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~236_combout\);

-- Location: FF_X90_Y34_N15
\LightStimulus|react_time[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	asdata => \LightStimulus|react_start\(4),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => VCC,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(4));

-- Location: LCCOMB_X97_Y35_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~237_combout\ = (\LightStimulus|react_time\(4) & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~237_combout\);

-- Location: LCCOMB_X97_Y35_N8
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~238_combout\ = (\LightStimulus|react_time\(4) & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~238_combout\);

-- Location: LCCOMB_X96_Y36_N6
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~237_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~238_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~237_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~237_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[126]~238_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X96_Y36_N8
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~235_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~236_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~235_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~236_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~235_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~236_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~235_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[127]~236_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X96_Y36_N10
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~340_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~234_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~340_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~234_combout\)))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~340_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~340_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~234_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X96_Y36_N12
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~306_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~233_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~306_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~233_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~306_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~233_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~306_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~233_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X96_Y36_N14
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~232_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~305_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~232_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~305_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~232_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~305_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~232_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~305_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X96_Y36_N16
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~231_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~304_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~231_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~304_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~231_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~304_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~231_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~304_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X96_Y36_N18
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~230_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~303_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~230_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~303_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~230_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~303_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~230_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~303_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X96_Y36_N20
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~229_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~302_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~229_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~302_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~229_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~302_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~229_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~302_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X96_Y36_N22
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~228_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~301_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~228_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~301_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~228_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~301_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~228_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~301_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X96_Y36_N24
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~300_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~227_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~300_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~227_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~300_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~227_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~300_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~227_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X96_Y36_N26
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X95_Y36_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~239_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~239_combout\);

-- Location: LCCOMB_X96_Y36_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~307_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~300_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[135]~300_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~307_combout\);

-- Location: LCCOMB_X95_Y36_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~308_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~301_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[134]~301_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~308_combout\);

-- Location: LCCOMB_X95_Y36_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~240_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~240_combout\);

-- Location: LCCOMB_X97_Y36_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~309_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~302_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[133]~302_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~309_combout\);

-- Location: LCCOMB_X97_Y36_N8
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~241_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~241_combout\);

-- Location: LCCOMB_X95_Y36_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~242_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~242_combout\);

-- Location: LCCOMB_X96_Y36_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~310_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~303_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[132]~303_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~310_combout\);

-- Location: LCCOMB_X97_Y36_N10
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~311_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~304_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[131]~304_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~311_combout\);

-- Location: LCCOMB_X97_Y36_N14
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~243_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~243_combout\);

-- Location: LCCOMB_X97_Y35_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~312_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~305_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[130]~305_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~312_combout\);

-- Location: LCCOMB_X95_Y36_N16
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~244_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~244_combout\);

-- Location: LCCOMB_X97_Y36_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~245_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~245_combout\);

-- Location: LCCOMB_X97_Y36_N12
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~313_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~306_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[129]~306_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~313_combout\);

-- Location: LCCOMB_X97_Y36_N22
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~246_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~246_combout\);

-- Location: LCCOMB_X97_Y35_N16
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~314_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~340_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[128]~340_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~314_combout\);

-- Location: LCCOMB_X95_Y36_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~341_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\LightStimulus|react_time\(5)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \LightStimulus|react_time\(5),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~341_combout\);

-- Location: LCCOMB_X95_Y36_N10
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~247_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~247_combout\);

-- Location: LCCOMB_X97_Y36_N20
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~249_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~249_combout\);

-- Location: LCCOMB_X94_Y36_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~248_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \LightStimulus|react_time\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \LightStimulus|react_time\(4),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~248_combout\);

-- Location: FF_X90_Y34_N13
\LightStimulus|react_time[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	asdata => \LightStimulus|react_start\(3),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => VCC,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(3));

-- Location: LCCOMB_X94_Y36_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~250_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \LightStimulus|react_time\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \LightStimulus|react_time\(3),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~250_combout\);

-- Location: LCCOMB_X94_Y36_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~251_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \LightStimulus|react_time\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \LightStimulus|react_time\(3),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~251_combout\);

-- Location: LCCOMB_X94_Y36_N4
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~250_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~251_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~250_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~250_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[140]~251_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X94_Y36_N6
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~249_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~248_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~249_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~248_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~249_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~248_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~249_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[141]~248_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X94_Y36_N8
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~341_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~247_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~341_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~247_combout\)))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~341_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~341_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~247_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X94_Y36_N10
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~246_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~314_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~246_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~314_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~246_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~314_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~246_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~314_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X94_Y36_N12
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~245_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~313_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~245_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~313_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~245_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~313_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~245_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~313_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X94_Y36_N14
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~312_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~244_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~312_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~244_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~312_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~244_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~312_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~244_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X94_Y36_N16
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~311_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~243_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~311_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~243_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~311_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~243_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~311_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~243_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X94_Y36_N18
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~242_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~310_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~242_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~310_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~242_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~310_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~242_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~310_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X94_Y36_N20
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~309_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~241_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~309_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~241_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~309_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~241_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~309_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~241_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X94_Y36_N22
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~308_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~240_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~308_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~240_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~308_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~240_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~308_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~240_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X94_Y36_N24
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~239_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~307_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~239_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~307_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~239_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~307_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~239_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~307_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X94_Y36_N26
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X94_Y38_N12
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~252_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~252_combout\);

-- Location: LCCOMB_X95_Y36_N12
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~315_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~307_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[150]~307_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~315_combout\);

-- Location: LCCOMB_X95_Y36_N24
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~253_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~253_combout\);

-- Location: LCCOMB_X95_Y36_N18
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~316_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~308_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[149]~308_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~316_combout\);

-- Location: LCCOMB_X97_Y36_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~317_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~309_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[148]~309_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~317_combout\);

-- Location: LCCOMB_X94_Y38_N18
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~254_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~254_combout\);

-- Location: LCCOMB_X95_Y37_N24
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~255_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~255_combout\);

-- Location: LCCOMB_X95_Y36_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~318_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~310_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[147]~310_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~318_combout\);

-- Location: LCCOMB_X95_Y38_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~256_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~256_combout\);

-- Location: LCCOMB_X97_Y36_N16
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~319_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~311_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[146]~311_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~319_combout\);

-- Location: LCCOMB_X94_Y38_N24
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~257_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~257_combout\);

-- Location: LCCOMB_X95_Y36_N22
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~320_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~312_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[145]~312_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~320_combout\);

-- Location: LCCOMB_X97_Y36_N18
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~321_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~313_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[144]~313_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~321_combout\);

-- Location: LCCOMB_X97_Y36_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~258_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~258_combout\);

-- Location: LCCOMB_X95_Y37_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~322_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~314_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[143]~314_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~322_combout\);

-- Location: LCCOMB_X95_Y38_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~259_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~259_combout\);

-- Location: LCCOMB_X94_Y36_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~260_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~260_combout\);

-- Location: LCCOMB_X95_Y36_N8
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~323_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~341_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[142]~341_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~323_combout\);

-- Location: LCCOMB_X95_Y36_N14
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~342_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\LightStimulus|react_time\(4))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \LightStimulus|react_time\(4),
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~342_combout\);

-- Location: LCCOMB_X95_Y37_N10
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\);

-- Location: LCCOMB_X94_Y38_N16
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~263_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~263_combout\);

-- Location: LCCOMB_X94_Y38_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~262_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \LightStimulus|react_time\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \LightStimulus|react_time\(3),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~262_combout\);

-- Location: LCCOMB_X88_Y34_N10
\LightStimulus|react_time[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|react_time[2]~feeder_combout\ = \LightStimulus|react_start\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LightStimulus|react_start\(2),
	combout => \LightStimulus|react_time[2]~feeder_combout\);

-- Location: FF_X88_Y34_N11
\LightStimulus|react_time[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|react_time[2]~feeder_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(2));

-- Location: LCCOMB_X94_Y38_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~264_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \LightStimulus|react_time\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \LightStimulus|react_time\(2),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~264_combout\);

-- Location: LCCOMB_X94_Y38_N20
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~265_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \LightStimulus|react_time\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \LightStimulus|react_time\(2),
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~265_combout\);

-- Location: LCCOMB_X95_Y38_N2
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~264_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~265_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~264_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~265_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~264_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[154]~265_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X95_Y38_N4
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~263_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~262_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~263_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~262_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~263_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~262_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~263_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[155]~262_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X95_Y38_N6
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~342_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~342_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\)))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~342_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~342_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X95_Y38_N8
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~260_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~323_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~260_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~323_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~260_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~323_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~260_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~323_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X95_Y38_N10
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~322_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~259_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~322_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~259_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~322_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~259_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~322_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~259_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X95_Y38_N12
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~321_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~258_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~321_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~258_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~321_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~258_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~321_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X95_Y38_N14
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~257_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~320_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~257_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~320_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~257_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~320_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~257_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~320_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X95_Y38_N16
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~256_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~319_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~256_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~319_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~256_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~319_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~256_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~319_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X95_Y38_N18
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~255_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~318_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~255_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~318_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~255_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~318_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~255_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~318_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X95_Y38_N20
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~317_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~254_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~317_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~254_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~317_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~254_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~317_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~254_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X95_Y38_N22
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~253_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~316_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~253_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~316_combout\) # (GND))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~253_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~316_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~253_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~316_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X95_Y38_N24
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~252_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~315_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~252_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~315_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~252_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~315_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~252_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~315_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X95_Y38_N26
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X94_Y38_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~268_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~268_combout\);

-- Location: LCCOMB_X95_Y37_N14
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~324_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~315_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[165]~315_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~324_combout\);

-- Location: LCCOMB_X94_Y38_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~269_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~269_combout\);

-- Location: LCCOMB_X95_Y36_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~325_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~316_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[164]~316_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~325_combout\);

-- Location: LCCOMB_X95_Y37_N20
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~326_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~317_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[163]~317_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~326_combout\);

-- Location: LCCOMB_X95_Y37_N8
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~270_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~270_combout\);

-- Location: LCCOMB_X95_Y37_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~327_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~318_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[162]~318_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~327_combout\);

-- Location: LCCOMB_X95_Y38_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~271_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~271_combout\);

-- Location: LCCOMB_X94_Y38_N10
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~272_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~272_combout\);

-- Location: LCCOMB_X95_Y37_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~328_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~319_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[161]~319_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~328_combout\);

-- Location: LCCOMB_X94_Y38_N28
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~273_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~273_combout\);

-- Location: LCCOMB_X95_Y37_N22
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~329_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~320_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[160]~320_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~329_combout\);

-- Location: LCCOMB_X94_Y38_N14
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~274_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~274_combout\);

-- Location: LCCOMB_X95_Y37_N12
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~330_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~321_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[159]~321_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~330_combout\);

-- Location: LCCOMB_X94_Y38_N8
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~275_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~275_combout\);

-- Location: LCCOMB_X95_Y37_N26
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~331_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~322_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[158]~322_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~331_combout\);

-- Location: LCCOMB_X94_Y38_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~276_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~276_combout\);

-- Location: LCCOMB_X95_Y37_N16
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~332_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~323_combout\) # 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[157]~323_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~332_combout\);

-- Location: LCCOMB_X95_Y37_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~333_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~342_combout\) # 
-- ((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[156]~342_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~333_combout\);

-- Location: LCCOMB_X94_Y38_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~277_combout\ = (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~277_combout\);

-- Location: LCCOMB_X95_Y37_N6
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~278_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~278_combout\);

-- Location: LCCOMB_X94_Y38_N22
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~343_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\LightStimulus|react_time\(3))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \LightStimulus|react_time\(3),
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~343_combout\);

-- Location: LCCOMB_X95_Y37_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~279_combout\ = (\LightStimulus|react_time\(2) & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(2),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~279_combout\);

-- Location: LCCOMB_X95_Y37_N18
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~280_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~280_combout\);

-- Location: FF_X90_Y34_N29
\LightStimulus|react_time[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	asdata => \LightStimulus|react_start\(1),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => VCC,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(1));

-- Location: LCCOMB_X92_Y37_N30
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~267_combout\ = (\LightStimulus|react_time\(1) & !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(1),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~267_combout\);

-- Location: LCCOMB_X92_Y37_N16
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~266_combout\ = (\LightStimulus|react_time\(1) & \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(1),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~266_combout\);

-- Location: LCCOMB_X94_Y37_N4
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~267_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~266_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~267_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~266_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~267_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[168]~266_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X94_Y37_N6
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~279_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~280_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~279_combout\ & 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~280_combout\)))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~279_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~280_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~279_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~280_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X94_Y37_N8
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~278_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~343_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~278_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~343_combout\)))))
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~278_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~278_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~343_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X94_Y37_N10
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~333_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~277_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~333_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[171]~277_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y37_N12
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~276_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~332_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~276_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[172]~332_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X94_Y37_N14
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~275_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~331_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~275_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[173]~331_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\);

-- Location: LCCOMB_X94_Y37_N16
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~274_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~330_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~274_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[174]~330_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\);

-- Location: LCCOMB_X94_Y37_N18
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~273_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~329_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~273_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[175]~329_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\);

-- Location: LCCOMB_X94_Y37_N20
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~272_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~328_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~272_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[176]~328_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\);

-- Location: LCCOMB_X94_Y37_N22
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~327_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~271_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~327_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[177]~271_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\);

-- Location: LCCOMB_X94_Y37_N24
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~326_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~270_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~326_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[178]~270_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\);

-- Location: LCCOMB_X94_Y37_N26
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ = CARRY((!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~269_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~325_combout\ & 
-- !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~269_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[179]~325_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\);

-- Location: LCCOMB_X94_Y37_N28
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ = CARRY((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~268_combout\) # ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~324_combout\) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~268_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[180]~324_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\,
	cout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\);

-- Location: LCCOMB_X94_Y37_N30
\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X92_Y37_N4
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\LightStimulus|react_time\(1))) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \LightStimulus|react_time\(1),
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\);

-- Location: LCCOMB_X94_Y37_N2
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~343_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~278_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~343_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[170]~278_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\);

-- Location: LCCOMB_X94_Y37_N0
\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~280_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~279_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~280_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[169]~279_combout\,
	combout => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\);

-- Location: FF_X90_Y34_N19
\LightStimulus|react_time[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	asdata => \LightStimulus|react_start\(0),
	clrn => \DBreset|ALT_INV_key_out~combout\,
	sload => VCC,
	ena => \LightStimulus|react_time[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|react_time\(0));

-- Location: LCCOMB_X89_Y36_N0
\DisplayUn|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayUn|Mux6~0_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ & (\LightStimulus|react_time\(0) & (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ $ 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ & 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ $ (\LightStimulus|react_time\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\,
	datad => \LightStimulus|react_time\(0),
	combout => \DisplayUn|Mux6~0_combout\);

-- Location: LCCOMB_X89_Y36_N10
\DisplayUn|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayUn|Mux5~0_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ & ((\LightStimulus|react_time\(0) & (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\)) # (!\LightStimulus|react_time\(0) & 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ & 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ $ (\LightStimulus|react_time\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\,
	datad => \LightStimulus|react_time\(0),
	combout => \DisplayUn|Mux5~0_combout\);

-- Location: LCCOMB_X89_Y36_N28
\DisplayUn|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayUn|Mux4~0_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ & 
-- ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\) # (!\LightStimulus|react_time\(0))))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ & 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ & !\LightStimulus|react_time\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\,
	datad => \LightStimulus|react_time\(0),
	combout => \DisplayUn|Mux4~0_combout\);

-- Location: LCCOMB_X89_Y36_N22
\DisplayUn|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayUn|Mux3~0_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ & ((\LightStimulus|react_time\(0)))) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ & !\LightStimulus|react_time\(0))))) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ & (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ $ 
-- (\LightStimulus|react_time\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\,
	datad => \LightStimulus|react_time\(0),
	combout => \DisplayUn|Mux3~0_combout\);

-- Location: LCCOMB_X89_Y36_N24
\DisplayUn|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayUn|Mux2~0_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ & ((\LightStimulus|react_time\(0))))) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\)) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\ & ((\LightStimulus|react_time\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\,
	datad => \LightStimulus|react_time\(0),
	combout => \DisplayUn|Mux2~0_combout\);

-- Location: LCCOMB_X89_Y36_N2
\DisplayUn|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayUn|Mux1~0_combout\ = (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ & (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ & ((\LightStimulus|react_time\(0)) # 
-- (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\)))) # (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ & (\LightStimulus|react_time\(0) & 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ $ (!\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\,
	datad => \LightStimulus|react_time\(0),
	combout => \DisplayUn|Mux1~0_combout\);

-- Location: LCCOMB_X89_Y36_N12
\DisplayUn|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayUn|Mux0~0_combout\ = (\LightStimulus|react_time\(0) & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\) # (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\ $ 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\)))) # (!\LightStimulus|react_time\(0) & ((\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\) # 
-- (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\ $ (\BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[183]~281_combout\,
	datab => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[185]~283_combout\,
	datac => \BinToBCD|Mod3|auto_generated|divider|divider|StageOut[184]~282_combout\,
	datad => \LightStimulus|react_time\(0),
	combout => \DisplayUn|Mux0~0_combout\);

-- Location: LCCOMB_X95_Y32_N22
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \LightStimulus|react_time\(10) $ (VCC)
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\LightStimulus|react_time\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(10),
	datad => VCC,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X95_Y32_N24
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\LightStimulus|react_time\(11) & (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!\LightStimulus|react_time\(11) & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\LightStimulus|react_time\(11) & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(11),
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X95_Y32_N26
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\LightStimulus|react_time\(12) & (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!\LightStimulus|react_time\(12) & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\LightStimulus|react_time\(12) & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(12),
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X95_Y32_N28
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY(!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y32_N30
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y32_N2
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~87_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~87_combout\);

-- Location: LCCOMB_X95_Y32_N4
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~86_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \LightStimulus|react_time\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \LightStimulus|react_time\(12),
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~86_combout\);

-- Location: LCCOMB_X95_Y32_N6
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~89_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~89_combout\);

-- Location: LCCOMB_X95_Y32_N8
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~88_combout\ = (\LightStimulus|react_time\(11) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(11),
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~88_combout\);

-- Location: LCCOMB_X96_Y32_N4
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~91_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~91_combout\);

-- Location: LCCOMB_X95_Y32_N20
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~90_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \LightStimulus|react_time\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \LightStimulus|react_time\(10),
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~90_combout\);

-- Location: LCCOMB_X96_Y32_N2
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~92_combout\ = (\LightStimulus|react_time\(9) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(9),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~92_combout\);

-- Location: LCCOMB_X95_Y33_N14
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~93_combout\ = (\LightStimulus|react_time\(9) & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(9),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X95_Y32_N10
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~92_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~93_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~92_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~92_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datad => VCC,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X95_Y32_N12
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~91_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~90_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~91_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~90_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~91_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~90_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~91_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[21]~90_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X95_Y32_N14
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~89_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~88_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~89_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~88_combout\)))))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~89_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~89_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[22]~88_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X95_Y32_N16
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~87_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~86_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~87_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[23]~86_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y32_N18
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y33_N22
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~149_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\LightStimulus|react_time\(11))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(11),
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~149_combout\);

-- Location: LCCOMB_X95_Y33_N28
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~94_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~94_combout\);

-- Location: LCCOMB_X95_Y33_N26
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~95_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~95_combout\);

-- Location: LCCOMB_X95_Y32_N0
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~150_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\LightStimulus|react_time\(10))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \LightStimulus|react_time\(10),
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~150_combout\);

-- Location: LCCOMB_X95_Y33_N30
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~97_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~97_combout\);

-- Location: LCCOMB_X95_Y33_N24
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~96_combout\ = (\LightStimulus|react_time\(9) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(9),
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~96_combout\);

-- Location: LCCOMB_X95_Y33_N12
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~98_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \LightStimulus|react_time\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \LightStimulus|react_time\(8),
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~98_combout\);

-- Location: LCCOMB_X95_Y33_N18
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~99_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \LightStimulus|react_time\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \LightStimulus|react_time\(8),
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~99_combout\);

-- Location: LCCOMB_X95_Y33_N0
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~98_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~99_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~98_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~98_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[25]~99_combout\,
	datad => VCC,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X95_Y33_N2
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~97_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~96_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~97_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~96_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~97_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~96_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~97_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[26]~96_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X95_Y33_N4
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~95_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~150_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~95_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~150_combout\)))))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~95_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~95_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~150_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X95_Y33_N6
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~149_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~94_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~149_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[28]~94_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y33_N8
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X96_Y33_N12
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~104_combout\ = (\LightStimulus|react_time\(7) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(7),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~104_combout\);

-- Location: LCCOMB_X96_Y33_N18
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~105_combout\ = (\LightStimulus|react_time\(7) & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(7),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~105_combout\);

-- Location: LCCOMB_X96_Y33_N22
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~104_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~105_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~104_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~104_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[30]~105_combout\,
	datad => VCC,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X95_Y33_N20
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~151_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\LightStimulus|react_time\(9))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(9),
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~151_combout\);

-- Location: LCCOMB_X95_Y33_N16
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~142_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~150_combout\) # 
-- ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[27]~150_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~142_combout\);

-- Location: LCCOMB_X96_Y33_N8
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~100_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~100_combout\);

-- Location: LCCOMB_X96_Y33_N10
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~101_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~101_combout\);

-- Location: LCCOMB_X96_Y33_N6
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~103_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~103_combout\);

-- Location: LCCOMB_X96_Y33_N16
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~102_combout\ = (\LightStimulus|react_time\(8) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(8),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~102_combout\);

-- Location: LCCOMB_X96_Y33_N24
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~103_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~102_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~103_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~102_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~103_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~102_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~103_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[31]~102_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X96_Y33_N26
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~101_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~151_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~101_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~151_combout\)))))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~101_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~101_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~151_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X96_Y33_N28
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~142_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~100_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~142_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[33]~100_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y33_N30
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X96_Y33_N4
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~143_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~151_combout\) # 
-- ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[32]~151_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~143_combout\);

-- Location: LCCOMB_X98_Y35_N18
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~106_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~106_combout\);

-- Location: LCCOMB_X98_Y35_N12
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~107_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~107_combout\);

-- Location: LCCOMB_X96_Y33_N2
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~152_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\LightStimulus|react_time\(8)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \LightStimulus|react_time\(8),
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~152_combout\);

-- Location: LCCOMB_X98_Y35_N10
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~108_combout\ = (\LightStimulus|react_time\(7) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(7),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~108_combout\);

-- Location: LCCOMB_X98_Y35_N28
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~109_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~109_combout\);

-- Location: LCCOMB_X98_Y35_N30
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~110_combout\ = (\LightStimulus|react_time\(6) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(6),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~110_combout\);

-- Location: LCCOMB_X98_Y35_N20
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~111_combout\ = (\LightStimulus|react_time\(6) & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(6),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~111_combout\);

-- Location: LCCOMB_X98_Y35_N0
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~110_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~111_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~110_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~110_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[35]~111_combout\,
	datad => VCC,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X98_Y35_N2
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~108_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~109_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~108_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~109_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~108_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~109_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~108_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[36]~109_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X98_Y35_N4
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~107_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~152_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~107_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~152_combout\)))))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~107_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~107_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~152_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X98_Y35_N6
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~143_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~106_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~143_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[38]~106_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X98_Y35_N8
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X98_Y35_N22
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~153_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\LightStimulus|react_time\(7)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \LightStimulus|react_time\(7),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~153_combout\);

-- Location: LCCOMB_X97_Y34_N4
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~113_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~113_combout\);

-- Location: LCCOMB_X97_Y34_N6
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~114_combout\ = (\LightStimulus|react_time\(6) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(6),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~114_combout\);

-- Location: LCCOMB_X97_Y34_N16
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~115_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~115_combout\);

-- Location: LCCOMB_X97_Y34_N30
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~116_combout\ = (\LightStimulus|react_time\(5) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~116_combout\);

-- Location: LCCOMB_X97_Y34_N28
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~117_combout\ = (\LightStimulus|react_time\(5) & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~117_combout\);

-- Location: LCCOMB_X97_Y34_N18
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~116_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~117_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~116_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~116_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[40]~117_combout\,
	datad => VCC,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X97_Y34_N20
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~114_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~115_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~114_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~115_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~114_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~115_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~114_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[41]~115_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X97_Y34_N22
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~153_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~113_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~153_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~113_combout\)))))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~153_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~153_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~113_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X98_Y35_N26
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~112_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~112_combout\);

-- Location: LCCOMB_X98_Y35_N16
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~144_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~152_combout\) # 
-- ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[37]~152_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~144_combout\);

-- Location: LCCOMB_X97_Y34_N24
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~112_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~144_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~112_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[43]~144_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X97_Y34_N26
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X97_Y34_N2
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~118_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~118_combout\);

-- Location: LCCOMB_X97_Y34_N8
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~145_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~153_combout\) # 
-- ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[42]~153_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~145_combout\);

-- Location: LCCOMB_X96_Y34_N8
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~119_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~119_combout\);

-- Location: LCCOMB_X97_Y34_N10
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~154_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\LightStimulus|react_time\(6)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \LightStimulus|react_time\(6),
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~154_combout\);

-- Location: LCCOMB_X96_Y34_N30
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~120_combout\ = (\LightStimulus|react_time\(5) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~120_combout\);

-- Location: LCCOMB_X96_Y34_N28
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~121_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~121_combout\);

-- Location: LCCOMB_X96_Y34_N26
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~122_combout\ = (\LightStimulus|react_time\(4) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~122_combout\);

-- Location: LCCOMB_X96_Y34_N20
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~123_combout\ = (\LightStimulus|react_time\(4) & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~123_combout\);

-- Location: LCCOMB_X96_Y34_N10
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~122_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~123_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~122_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~122_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[45]~123_combout\,
	datad => VCC,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X96_Y34_N12
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~120_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~121_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~120_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~121_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~120_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~121_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~120_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[46]~121_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X96_Y34_N14
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~119_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~154_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~119_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~154_combout\)))))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~119_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~119_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~154_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X96_Y34_N16
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~118_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~145_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~118_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[48]~145_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y34_N18
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X98_Y34_N12
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (GND)
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY(!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X98_Y34_N14
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)) # 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & VCC))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X98_Y34_N16
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & VCC)) # 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ $ (GND)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X98_Y34_N18
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY(!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X98_Y34_N20
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ (GND)
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY(!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X98_Y34_N22
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY(!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X98_Y34_N24
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ (GND)
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY(!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X98_Y34_N26
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X99_Y34_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[105]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[105]~148_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[105]~148_combout\);

-- Location: LCCOMB_X98_Y34_N8
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[104]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[104]~149_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[104]~149_combout\);

-- Location: LCCOMB_X98_Y34_N6
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[103]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[103]~150_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[103]~150_combout\);

-- Location: LCCOMB_X101_Y34_N22
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[102]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[102]~151_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[102]~151_combout\);

-- Location: LCCOMB_X99_Y34_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~152_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~152_combout\);

-- Location: LCCOMB_X98_Y34_N28
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~153_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~153_combout\);

-- Location: LCCOMB_X98_Y34_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~155_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~155_combout\);

-- Location: LCCOMB_X99_Y34_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~154_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~154_combout\);

-- Location: LCCOMB_X98_Y34_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~157_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~157_combout\);

-- Location: LCCOMB_X98_Y34_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~156_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~156_combout\);

-- Location: LCCOMB_X101_Y34_N24
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X101_Y34_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~159_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~159_combout\);

-- Location: LCCOMB_X101_Y34_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~158_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~158_combout\);

-- Location: LCCOMB_X99_Y34_N8
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~159_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~158_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~159_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~159_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[98]~158_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X99_Y34_N10
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~157_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~156_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~157_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~156_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~157_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~156_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~157_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[99]~156_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X99_Y34_N12
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~155_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~154_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~155_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~154_combout\)))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~155_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~155_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[100]~154_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X99_Y34_N14
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~152_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~153_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~152_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~153_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~152_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~153_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~152_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[101]~153_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X99_Y34_N16
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[102]~151_combout\ & ((GND) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\))) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[102]~151_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ $ (GND)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[102]~151_combout\) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[102]~151_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X99_Y34_N18
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[103]~150_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & VCC)) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[103]~150_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[103]~150_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[103]~150_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X99_Y34_N20
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[104]~149_combout\ & ((GND) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\))) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[104]~149_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ $ (GND)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[104]~149_combout\) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[104]~149_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X99_Y34_N22
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[105]~148_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & VCC)) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[105]~148_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[105]~148_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[105]~148_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X99_Y34_N24
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X99_Y34_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~160_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~160_combout\);

-- Location: LCCOMB_X99_Y34_N28
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~224_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~224_combout\);

-- Location: LCCOMB_X101_Y34_N20
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~161_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~161_combout\);

-- Location: LCCOMB_X101_Y34_N12
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~225_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~225_combout\);

-- Location: LCCOMB_X101_Y34_N6
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\);

-- Location: LCCOMB_X101_Y34_N14
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~162_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~162_combout\);

-- Location: LCCOMB_X101_Y34_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & 
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\);

-- Location: LCCOMB_X101_Y34_N8
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~163_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~163_combout\);

-- Location: LCCOMB_X99_Y34_N6
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~164_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~164_combout\);

-- Location: LCCOMB_X98_Y34_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~266_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~266_combout\);

-- Location: LCCOMB_X99_Y34_N26
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~267_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~267_combout\);

-- Location: LCCOMB_X100_Y34_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~165_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~165_combout\);

-- Location: LCCOMB_X100_Y34_N26
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~166_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~166_combout\);

-- Location: LCCOMB_X98_Y34_N10
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~268_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~268_combout\);

-- Location: LCCOMB_X101_Y34_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~269_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~269_combout\);

-- Location: LCCOMB_X101_Y34_N10
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~167_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~167_combout\);

-- Location: LCCOMB_X99_Y33_N28
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X99_Y33_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~169_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~169_combout\);

-- Location: LCCOMB_X99_Y33_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~168_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~168_combout\);

-- Location: LCCOMB_X100_Y34_N6
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~169_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~168_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~169_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~169_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[112]~168_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X100_Y34_N8
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~269_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~167_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~269_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~167_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~269_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~167_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~269_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~167_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X100_Y34_N10
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~166_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~268_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~166_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~268_combout\)))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~166_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~166_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~268_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X100_Y34_N12
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~267_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~165_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~267_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~165_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~267_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~165_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~267_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~165_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X100_Y34_N14
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~164_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~266_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~164_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~266_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~164_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~266_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~164_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~266_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X100_Y34_N16
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~163_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~163_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~163_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~163_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X100_Y34_N18
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~162_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~162_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~162_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~162_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X100_Y34_N20
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~161_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~225_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~161_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~225_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~161_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~225_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~161_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~225_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X100_Y34_N22
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~160_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~224_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~160_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~224_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~160_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~224_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~160_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~224_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X100_Y34_N24
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X100_Y31_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~170_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~170_combout\);

-- Location: LCCOMB_X100_Y34_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~228_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~224_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[120]~224_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~228_combout\);

-- Location: LCCOMB_X101_Y31_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~171_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~171_combout\);

-- Location: LCCOMB_X101_Y34_N18
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~229_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~225_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[119]~225_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~229_combout\);

-- Location: LCCOMB_X99_Y32_N12
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~172_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~172_combout\);

-- Location: LCCOMB_X101_Y34_N16
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~230_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~230_combout\);

-- Location: LCCOMB_X99_Y31_N16
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~173_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~173_combout\);

-- Location: LCCOMB_X101_Y34_N26
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~231_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~231_combout\);

-- Location: LCCOMB_X100_Y31_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~174_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~174_combout\);

-- Location: LCCOMB_X100_Y34_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~232_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~266_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[116]~266_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~232_combout\);

-- Location: LCCOMB_X100_Y34_N28
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~233_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~267_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[115]~267_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~233_combout\);

-- Location: LCCOMB_X100_Y31_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~175_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~175_combout\);

-- Location: LCCOMB_X100_Y32_N20
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~176_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~176_combout\);

-- Location: LCCOMB_X100_Y34_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~234_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~268_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[114]~268_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~234_combout\);

-- Location: LCCOMB_X101_Y31_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~177_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~177_combout\);

-- Location: LCCOMB_X101_Y34_N28
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~235_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~269_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[113]~269_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~235_combout\);

-- Location: LCCOMB_X100_Y31_N6
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~178_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~178_combout\);

-- Location: LCCOMB_X99_Y33_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~270_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~270_combout\);

-- Location: LCCOMB_X101_Y31_N12
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X101_Y31_N28
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~180_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~180_combout\);

-- Location: LCCOMB_X101_Y31_N10
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~179_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~179_combout\);

-- Location: LCCOMB_X100_Y31_N8
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~180_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~179_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~180_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~180_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[126]~179_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X100_Y31_N10
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~178_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~270_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~178_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~270_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~178_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~270_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~178_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~270_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X100_Y31_N12
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~177_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~235_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~177_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~235_combout\)))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~177_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~177_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~235_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X100_Y31_N14
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~176_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~234_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~176_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~234_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~176_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~234_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~176_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~234_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X100_Y31_N16
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~233_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~175_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~233_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~175_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~233_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~175_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~233_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~175_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X100_Y31_N18
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~174_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~232_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~174_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~232_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~174_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~232_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~174_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~232_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X100_Y31_N20
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~173_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~231_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~173_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~231_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~173_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~231_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~173_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~231_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X100_Y31_N22
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~172_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~230_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~172_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~230_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~172_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~230_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~172_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~230_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X100_Y31_N24
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~171_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~229_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~171_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~229_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~171_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~229_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~171_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~229_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X100_Y31_N26
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~170_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~228_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~170_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~228_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~170_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~228_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~170_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~228_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X100_Y31_N28
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X102_Y32_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~191_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~191_combout\);

-- Location: LCCOMB_X102_Y32_N8
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X102_Y32_N10
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\);

-- Location: LCCOMB_X101_Y32_N6
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~191_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~191_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~191_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X101_Y32_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~181_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~181_combout\);

-- Location: LCCOMB_X100_Y31_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~236_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~228_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[135]~228_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~236_combout\);

-- Location: LCCOMB_X101_Y31_N26
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~237_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~229_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[134]~229_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~237_combout\);

-- Location: LCCOMB_X101_Y31_N22
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~182_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~182_combout\);

-- Location: LCCOMB_X99_Y32_N22
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~238_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~230_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[133]~230_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~238_combout\);

-- Location: LCCOMB_X99_Y32_N14
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~183_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~183_combout\);

-- Location: LCCOMB_X99_Y32_N24
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~184_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~184_combout\);

-- Location: LCCOMB_X99_Y32_N28
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~239_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~231_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[132]~231_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~239_combout\);

-- Location: LCCOMB_X102_Y32_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~185_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~185_combout\);

-- Location: LCCOMB_X100_Y32_N12
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~240_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~232_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[131]~232_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~240_combout\);

-- Location: LCCOMB_X99_Y32_N26
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~186_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~186_combout\);

-- Location: LCCOMB_X99_Y32_N10
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~241_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~233_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[130]~233_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~241_combout\);

-- Location: LCCOMB_X100_Y32_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~242_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~234_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[129]~234_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~242_combout\);

-- Location: LCCOMB_X100_Y32_N6
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~187_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~187_combout\);

-- Location: LCCOMB_X100_Y32_N16
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~188_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~188_combout\);

-- Location: LCCOMB_X100_Y32_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~235_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[128]~235_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\);

-- Location: LCCOMB_X100_Y32_N26
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~244_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~270_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[127]~270_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~244_combout\);

-- Location: LCCOMB_X100_Y32_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\);

-- Location: LCCOMB_X101_Y31_N20
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\);

-- Location: LCCOMB_X101_Y31_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~271_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~271_combout\);

-- Location: LCCOMB_X101_Y32_N8
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~271_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~271_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~271_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~271_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X101_Y32_N10
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~244_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~244_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\)))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~244_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~244_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X101_Y32_N12
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~188_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~188_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~188_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~188_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X101_Y32_N14
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~242_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~187_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~242_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~187_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~242_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~187_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~242_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~187_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X101_Y32_N16
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~186_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~241_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~186_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~241_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~186_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~241_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~186_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~241_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X101_Y32_N18
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~185_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~240_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~185_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~240_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~185_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~240_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~185_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~240_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X101_Y32_N20
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~184_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~239_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~184_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~239_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~184_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~239_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~184_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~239_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X101_Y32_N22
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~238_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~183_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~238_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~183_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~238_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~183_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~238_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~183_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X101_Y32_N24
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~237_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~182_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~237_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~182_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~237_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~182_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~237_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~182_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X101_Y32_N26
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~181_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~236_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~181_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~236_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~181_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~236_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~181_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~236_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X101_Y32_N28
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X102_Y32_N26
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~203_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~203_combout\);

-- Location: LCCOMB_X102_Y32_N22
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~272_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~272_combout\);

-- Location: LCCOMB_X96_Y34_N4
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~124_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~124_combout\);

-- Location: LCCOMB_X96_Y34_N22
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~146_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~154_combout\) # 
-- ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[47]~154_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~146_combout\);

-- Location: LCCOMB_X95_Y34_N12
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~125_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~125_combout\);

-- Location: LCCOMB_X96_Y34_N24
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~155_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\LightStimulus|react_time\(5))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~155_combout\);

-- Location: LCCOMB_X95_Y34_N10
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~126_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \LightStimulus|react_time\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \LightStimulus|react_time\(4),
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~126_combout\);

-- Location: LCCOMB_X95_Y34_N0
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~127_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~127_combout\);

-- Location: LCCOMB_X95_Y34_N6
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~128_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \LightStimulus|react_time\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \LightStimulus|react_time\(3),
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~128_combout\);

-- Location: LCCOMB_X95_Y34_N16
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~129_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \LightStimulus|react_time\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \LightStimulus|react_time\(3),
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~129_combout\);

-- Location: LCCOMB_X95_Y34_N22
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~128_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~129_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~128_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~128_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[50]~129_combout\,
	datad => VCC,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X95_Y34_N24
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~126_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~127_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~126_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~127_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~126_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~127_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~126_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[51]~127_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X95_Y34_N26
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~125_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~155_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~125_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~155_combout\)))))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~125_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~125_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~155_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X95_Y34_N28
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~124_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~146_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~124_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[53]~146_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y34_N30
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y33_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~204_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~204_combout\);

-- Location: LCCOMB_X99_Y33_N14
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X100_Y33_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~205_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~205_combout\);

-- Location: LCCOMB_X103_Y32_N6
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~204_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~205_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~204_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~204_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[154]~205_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X103_Y32_N8
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~203_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~272_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~203_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~272_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~203_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~272_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~203_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~272_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X101_Y32_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~245_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~236_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[150]~236_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~245_combout\);

-- Location: LCCOMB_X101_Y32_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~193_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~193_combout\);

-- Location: LCCOMB_X102_Y32_N12
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~194_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~194_combout\);

-- Location: LCCOMB_X101_Y31_N24
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~246_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~237_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[149]~237_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~246_combout\);

-- Location: LCCOMB_X102_Y32_N16
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~247_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~238_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[148]~238_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~247_combout\);

-- Location: LCCOMB_X102_Y32_N18
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~195_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~195_combout\);

-- Location: LCCOMB_X99_Y32_N16
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~196_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~196_combout\);

-- Location: LCCOMB_X99_Y32_N20
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~248_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~239_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[147]~239_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~248_combout\);

-- Location: LCCOMB_X102_Y32_N28
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~197_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~197_combout\);

-- Location: LCCOMB_X102_Y32_N6
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~249_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~240_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[146]~240_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~249_combout\);

-- Location: LCCOMB_X99_Y32_N6
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~250_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~241_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[145]~241_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~250_combout\);

-- Location: LCCOMB_X103_Y32_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~198_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~198_combout\);

-- Location: LCCOMB_X100_Y32_N8
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~199_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~199_combout\);

-- Location: LCCOMB_X100_Y32_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~251_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~242_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[144]~242_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~251_combout\);

-- Location: LCCOMB_X100_Y32_N22
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~200_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~200_combout\);

-- Location: LCCOMB_X100_Y32_N18
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~252_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~252_combout\);

-- Location: LCCOMB_X100_Y32_N28
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~253_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~244_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[142]~244_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~253_combout\);

-- Location: LCCOMB_X101_Y32_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~201_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~201_combout\);

-- Location: LCCOMB_X101_Y31_N14
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~254_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~271_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[141]~271_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~254_combout\);

-- Location: LCCOMB_X103_Y32_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~202_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~202_combout\);

-- Location: LCCOMB_X103_Y32_N10
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~254_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~202_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~254_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~202_combout\)))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~254_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~254_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~202_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X103_Y32_N12
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~253_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~201_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~253_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~201_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~253_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~201_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~253_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~201_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X103_Y32_N14
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~200_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~252_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~200_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~252_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~200_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~252_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~200_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~252_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X103_Y32_N16
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~199_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~251_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~199_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~251_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~199_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~251_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~199_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~251_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X103_Y32_N18
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~250_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~198_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~250_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~198_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~250_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~198_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~250_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~198_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X103_Y32_N20
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~197_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~249_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~197_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~249_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~197_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~249_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~197_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~249_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X103_Y32_N22
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~196_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~248_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~196_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~248_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~196_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~248_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~196_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~248_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X103_Y32_N24
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~247_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~195_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~247_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~195_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~247_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~195_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~247_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~195_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X103_Y32_N26
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~194_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~246_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~194_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~246_combout\) # (GND))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~194_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~246_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~194_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~246_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X103_Y32_N28
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~245_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~193_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~245_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~193_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~245_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~193_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~245_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~193_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X103_Y32_N30
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X102_Y33_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~216_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~216_combout\);

-- Location: LCCOMB_X102_Y32_N20
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~265_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~272_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[155]~272_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~265_combout\);

-- Location: LCCOMB_X100_Y33_N26
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~217_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~217_combout\);

-- Location: LCCOMB_X100_Y33_N6
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~273_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~273_combout\);

-- Location: LCCOMB_X95_Y34_N2
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~130_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~130_combout\);

-- Location: LCCOMB_X95_Y34_N8
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~147_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~155_combout\) # 
-- ((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[52]~155_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~147_combout\);

-- Location: LCCOMB_X94_Y34_N16
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~131_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~131_combout\);

-- Location: LCCOMB_X95_Y34_N18
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~156_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\LightStimulus|react_time\(4))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \LightStimulus|react_time\(4),
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~156_combout\);

-- Location: LCCOMB_X95_Y34_N4
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~132_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \LightStimulus|react_time\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \LightStimulus|react_time\(3),
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~132_combout\);

-- Location: LCCOMB_X95_Y34_N14
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~133_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~133_combout\);

-- Location: LCCOMB_X94_Y33_N0
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~134_combout\ = (\LightStimulus|react_time\(2) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(2),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~134_combout\);

-- Location: LCCOMB_X94_Y34_N2
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~135_combout\ = (\LightStimulus|react_time\(2) & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(2),
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~135_combout\);

-- Location: LCCOMB_X94_Y34_N4
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~134_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~135_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~134_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~134_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[55]~135_combout\,
	datad => VCC,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X94_Y34_N6
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~132_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~133_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~132_combout\ & 
-- (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~133_combout\)))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~132_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~133_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~132_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X94_Y34_N8
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~131_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~156_combout\)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~131_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~156_combout\)))))
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~131_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~131_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~156_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X94_Y34_N10
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~130_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~147_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~130_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[58]~147_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y34_N12
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X102_Y33_N16
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~218_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~218_combout\);

-- Location: LCCOMB_X102_Y33_N8
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X102_Y33_N10
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~219_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~219_combout\);

-- Location: LCCOMB_X101_Y33_N2
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~218_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~219_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~218_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~218_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~219_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X101_Y33_N4
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~217_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~273_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~217_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~273_combout\)))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~217_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~273_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~217_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~273_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X101_Y33_N6
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~216_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~265_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~216_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~265_combout\)))))
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~216_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~216_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~265_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X102_Y33_N2
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~206_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~206_combout\);

-- Location: LCCOMB_X100_Y33_N24
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~255_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~245_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[165]~245_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~255_combout\);

-- Location: LCCOMB_X102_Y33_N4
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~207_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~207_combout\);

-- Location: LCCOMB_X102_Y32_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~256_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~246_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[164]~246_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~256_combout\);

-- Location: LCCOMB_X102_Y32_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~257_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~247_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[163]~247_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~257_combout\);

-- Location: LCCOMB_X102_Y33_N22
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~208_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~208_combout\);

-- Location: LCCOMB_X99_Y32_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~258_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~248_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[162]~248_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~258_combout\);

-- Location: LCCOMB_X102_Y33_N24
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~209_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~209_combout\);

-- Location: LCCOMB_X102_Y33_N6
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~210_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~210_combout\);

-- Location: LCCOMB_X102_Y32_N24
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~259_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~249_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[161]~249_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~259_combout\);

-- Location: LCCOMB_X102_Y33_N28
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~211_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~211_combout\);

-- Location: LCCOMB_X103_Y32_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~260_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~250_combout\) # 
-- ((!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[160]~250_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~260_combout\);

-- Location: LCCOMB_X100_Y32_N10
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~261_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~251_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[159]~251_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~261_combout\);

-- Location: LCCOMB_X102_Y33_N14
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~212_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~212_combout\);

-- Location: LCCOMB_X100_Y32_N24
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~262_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~252_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[158]~252_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~262_combout\);

-- Location: LCCOMB_X102_Y33_N12
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~213_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~213_combout\);

-- Location: LCCOMB_X100_Y32_N14
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~263_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~253_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[157]~253_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~263_combout\);

-- Location: LCCOMB_X102_Y33_N18
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~214_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~214_combout\);

-- Location: LCCOMB_X102_Y33_N20
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~215_combout\ = (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~215_combout\);

-- Location: LCCOMB_X102_Y32_N14
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~264_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~254_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[156]~254_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~264_combout\);

-- Location: LCCOMB_X101_Y33_N8
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~215_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~264_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~215_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[171]~264_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X101_Y33_N10
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~263_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~214_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~263_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[172]~214_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\);

-- Location: LCCOMB_X101_Y33_N12
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~262_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~213_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~262_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[173]~213_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\);

-- Location: LCCOMB_X101_Y33_N14
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~261_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~212_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~261_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[174]~212_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\);

-- Location: LCCOMB_X101_Y33_N16
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~211_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~260_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~211_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[175]~260_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\);

-- Location: LCCOMB_X101_Y33_N18
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~210_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~259_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~210_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[176]~259_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\);

-- Location: LCCOMB_X101_Y33_N20
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~258_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~209_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~258_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[177]~209_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\);

-- Location: LCCOMB_X101_Y33_N22
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~257_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~208_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~257_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[178]~208_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\);

-- Location: LCCOMB_X101_Y33_N24
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ = CARRY((!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~207_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~256_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~207_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[179]~256_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\);

-- Location: LCCOMB_X101_Y33_N26
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ = CARRY((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~206_combout\) # ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~255_combout\) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~206_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[180]~255_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\,
	cout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\);

-- Location: LCCOMB_X101_Y33_N28
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = !\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X101_Y33_N30
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~216_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~265_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~216_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[170]~265_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\);

-- Location: LCCOMB_X94_Y34_N30
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~136_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~136_combout\);

-- Location: LCCOMB_X94_Y34_N14
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~148_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~156_combout\) # 
-- ((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[57]~156_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~148_combout\);

-- Location: LCCOMB_X95_Y34_N20
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~157_combout\ = (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\LightStimulus|react_time\(3)))) # (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \LightStimulus|react_time\(3),
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~157_combout\);

-- Location: LCCOMB_X94_Y34_N28
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~137_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~137_combout\);

-- Location: LCCOMB_X94_Y33_N14
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~138_combout\ = (\LightStimulus|react_time\(2) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(2),
	datad => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~138_combout\);

-- Location: LCCOMB_X94_Y34_N0
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~139_combout\ = (!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~139_combout\);

-- Location: LCCOMB_X92_Y34_N20
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~140_combout\ = (\LightStimulus|react_time\(1) & \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(1),
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~140_combout\);

-- Location: LCCOMB_X92_Y34_N30
\BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~141_combout\ = (\LightStimulus|react_time\(1) & !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(1),
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~141_combout\);

-- Location: LCCOMB_X94_Y34_N18
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~140_combout\) # (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~140_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[60]~141_combout\,
	datad => VCC,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X94_Y34_N20
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~138_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~139_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~138_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[61]~139_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X94_Y34_N22
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~157_combout\) # 
-- (\BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~157_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[62]~137_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X94_Y34_N24
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~136_combout\ & (!\BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~148_combout\ & 
-- !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~136_combout\,
	datab => \BinToBCD|Div2|auto_generated|divider|divider|StageOut[63]~148_combout\,
	datad => VCC,
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y34_N26
\BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y33_N12
\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = !\BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X100_Y33_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((!\BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datac => \BinToBCD|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\);

-- Location: LCCOMB_X100_Y33_N10
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~273_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~217_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~273_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[169]~217_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\);

-- Location: LCCOMB_X101_Y33_N0
\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~218_combout\) # 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~219_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (((\BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~218_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[168]~219_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	combout => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\);

-- Location: LCCOMB_X112_Y29_N4
\DisplayDec|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayDec|Mux6~0_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ 
-- $ (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\ & 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ $ (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\,
	combout => \DisplayDec|Mux6~0_combout\);

-- Location: LCCOMB_X112_Y29_N6
\DisplayDec|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayDec|Mux5~0_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ & 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\)))) # 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ $ 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\,
	combout => \DisplayDec|Mux5~0_combout\);

-- Location: LCCOMB_X112_Y29_N8
\DisplayDec|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayDec|Mux4~0_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ & 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\,
	combout => \DisplayDec|Mux4~0_combout\);

-- Location: LCCOMB_X112_Y29_N22
\DisplayDec|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayDec|Mux3~0_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ & 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ & 
-- !\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ & 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ $ (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\,
	combout => \DisplayDec|Mux3~0_combout\);

-- Location: LCCOMB_X112_Y29_N16
\DisplayDec|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayDec|Mux2~0_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ & 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\)) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\,
	combout => \DisplayDec|Mux2~0_combout\);

-- Location: LCCOMB_X112_Y29_N26
\DisplayDec|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayDec|Mux1~0_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ & (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ $ 
-- (((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\))))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ & 
-- (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ & (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ & \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\,
	combout => \DisplayDec|Mux1~0_combout\);

-- Location: LCCOMB_X112_Y29_N12
\DisplayDec|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayDec|Mux0~0_combout\ = (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ & ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\) # 
-- (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ $ (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\)))) # (!\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\ & 
-- ((\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\) # (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\ $ (\BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[185]~223_combout\,
	datab => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[182]~220_combout\,
	datac => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datad => \BinToBCD|Mod2|auto_generated|divider|divider|StageOut[183]~221_combout\,
	combout => \DisplayDec|Mux0~0_combout\);

-- Location: LCCOMB_X95_Y31_N16
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = \LightStimulus|react_time\(8) $ (VCC)
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY(\LightStimulus|react_time\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(8),
	datad => VCC,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X95_Y31_N18
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\LightStimulus|react_time\(9) & (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & VCC)) # (!\LightStimulus|react_time\(9) & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\LightStimulus|react_time\(9) & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(9),
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X95_Y31_N20
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\LightStimulus|react_time\(10) & ((GND) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\))) # (!\LightStimulus|react_time\(10) & 
-- (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ $ (GND)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\LightStimulus|react_time\(10)) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(10),
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X95_Y31_N22
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\LightStimulus|react_time\(11) & (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\LightStimulus|react_time\(11) & 
-- ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (!\LightStimulus|react_time\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(11),
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X95_Y31_N24
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\LightStimulus|react_time\(12) & (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ $ (GND))) # (!\LightStimulus|react_time\(12) & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & VCC))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((\LightStimulus|react_time\(12) & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(12),
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X95_Y31_N26
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY(!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X95_Y31_N28
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X95_Y30_N0
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~103_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~103_combout\);

-- Location: LCCOMB_X95_Y31_N8
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \LightStimulus|react_time\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \LightStimulus|react_time\(12),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\);

-- Location: LCCOMB_X95_Y30_N14
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~105_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~105_combout\);

-- Location: LCCOMB_X95_Y31_N30
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~104_combout\ = (\LightStimulus|react_time\(11) & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(11),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~104_combout\);

-- Location: LCCOMB_X96_Y30_N6
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~107_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~107_combout\);

-- Location: LCCOMB_X96_Y30_N4
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~106_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \LightStimulus|react_time\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \LightStimulus|react_time\(10),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~106_combout\);

-- Location: LCCOMB_X96_Y30_N10
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~109_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~109_combout\);

-- Location: LCCOMB_X96_Y30_N8
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~108_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \LightStimulus|react_time\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \LightStimulus|react_time\(9),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~108_combout\);

-- Location: LCCOMB_X95_Y30_N8
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~111_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~111_combout\);

-- Location: LCCOMB_X96_Y30_N28
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~110_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \LightStimulus|react_time\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \LightStimulus|react_time\(8),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~110_combout\);

-- Location: LCCOMB_X95_Y30_N16
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~113_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \LightStimulus|react_time\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \LightStimulus|react_time\(7),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~113_combout\);

-- Location: LCCOMB_X95_Y30_N6
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~112_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \LightStimulus|react_time\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \LightStimulus|react_time\(7),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~112_combout\);

-- Location: LCCOMB_X96_Y30_N12
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~113_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~112_combout\)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~113_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~113_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[57]~112_combout\,
	datad => VCC,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X96_Y30_N14
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~111_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~110_combout\)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~111_combout\ & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~110_combout\)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~111_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~110_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~111_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[58]~110_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X96_Y30_N16
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~109_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~108_combout\))))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~109_combout\) # 
-- ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~108_combout\) # (GND))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~109_combout\) # ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~108_combout\) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~109_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[59]~108_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X96_Y30_N18
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~107_combout\ & (((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~107_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~106_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~106_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~107_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~106_combout\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~107_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[60]~106_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X96_Y30_N20
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~105_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~104_combout\)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~105_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~104_combout\)))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~105_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~105_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[61]~104_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X96_Y30_N22
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~103_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~103_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X96_Y30_N24
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X95_Y30_N2
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~175_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\LightStimulus|react_time\(11))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \LightStimulus|react_time\(11),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~175_combout\);

-- Location: LCCOMB_X95_Y30_N22
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~114_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~114_combout\);

-- Location: LCCOMB_X96_Y30_N26
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~176_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\LightStimulus|react_time\(10))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(10),
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~176_combout\);

-- Location: LCCOMB_X95_Y30_N28
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~115_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~115_combout\);

-- Location: LCCOMB_X95_Y30_N30
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~116_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~116_combout\);

-- Location: LCCOMB_X96_Y30_N30
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~177_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\LightStimulus|react_time\(9)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \LightStimulus|react_time\(9),
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~177_combout\);

-- Location: LCCOMB_X95_Y30_N4
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~178_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\LightStimulus|react_time\(8)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \LightStimulus|react_time\(8),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~178_combout\);

-- Location: LCCOMB_X95_Y30_N24
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~117_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~117_combout\);

-- Location: LCCOMB_X94_Y30_N26
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~118_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \LightStimulus|react_time\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \LightStimulus|react_time\(7),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~118_combout\);

-- Location: LCCOMB_X95_Y30_N10
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~119_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~119_combout\);

-- Location: LCCOMB_X94_Y30_N22
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~122_combout\ = (\LightStimulus|react_time\(6) & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(6),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~122_combout\);

-- Location: LCCOMB_X94_Y30_N6
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\ = (\LightStimulus|react_time\(6) & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(6),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\);

-- Location: LCCOMB_X94_Y30_N28
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~122_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~122_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X94_Y30_N0
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~123_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~123_combout\);

-- Location: LCCOMB_X94_Y30_N4
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~120_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \LightStimulus|react_time\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \LightStimulus|react_time\(6),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~120_combout\);

-- Location: LCCOMB_X94_Y30_N8
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~123_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~120_combout\)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~123_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~123_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[65]~120_combout\,
	datad => VCC,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X94_Y30_N10
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~118_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~119_combout\)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~118_combout\ & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~119_combout\)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~118_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~119_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~118_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[66]~119_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X94_Y30_N12
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~178_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~117_combout\))))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~178_combout\) # 
-- ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~117_combout\) # (GND))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~178_combout\) # ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~117_combout\) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~178_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~117_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X94_Y30_N14
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~116_combout\ & (((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~116_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~177_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~177_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~116_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~177_combout\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~116_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~177_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X94_Y30_N16
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~176_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~115_combout\)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~176_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~115_combout\)))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~176_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~176_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~115_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X94_Y30_N18
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~175_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~114_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~175_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[70]~114_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X94_Y30_N20
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X96_Y27_N8
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ $ (GND)
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY(!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X96_Y27_N10
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & VCC))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X96_Y27_N12
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & VCC)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ $ (GND)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X96_Y27_N14
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY(!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X96_Y27_N16
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ $ (GND)
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY(!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X96_Y27_N18
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY(!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X96_Y27_N20
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ $ (GND)
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY(!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X96_Y27_N22
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY(!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X96_Y27_N24
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ $ (GND)
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY(!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X96_Y27_N26
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY(!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X96_Y27_N28
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X97_Y27_N6
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[149]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[149]~74_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[149]~74_combout\);

-- Location: LCCOMB_X98_Y27_N0
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[148]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[148]~75_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[148]~75_combout\);

-- Location: LCCOMB_X99_Y26_N12
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[147]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[147]~76_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[147]~76_combout\);

-- Location: LCCOMB_X97_Y27_N16
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[146]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[146]~77_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[146]~77_combout\);

-- Location: LCCOMB_X97_Y27_N26
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[145]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[145]~78_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[145]~78_combout\);

-- Location: LCCOMB_X96_Y27_N4
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[144]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[144]~79_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[144]~79_combout\);

-- Location: LCCOMB_X97_Y27_N12
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~81_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~81_combout\);

-- Location: LCCOMB_X96_Y27_N6
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~80_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~80_combout\);

-- Location: LCCOMB_X97_Y27_N10
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~82_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~82_combout\);

-- Location: LCCOMB_X97_Y27_N24
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~83_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~83_combout\);

-- Location: LCCOMB_X96_Y27_N0
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~84_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~84_combout\);

-- Location: LCCOMB_X97_Y27_N18
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~85_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~85_combout\);

-- Location: LCCOMB_X95_Y30_N12
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~160_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~176_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[69]~176_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~160_combout\);

-- Location: LCCOMB_X94_Y30_N30
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~124_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~124_combout\);

-- Location: LCCOMB_X95_Y30_N18
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~161_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~177_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[68]~177_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~161_combout\);

-- Location: LCCOMB_X92_Y30_N8
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~125_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~125_combout\);

-- Location: LCCOMB_X95_Y30_N20
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~162_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~178_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[67]~178_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~162_combout\);

-- Location: LCCOMB_X94_Y30_N24
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~126_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~126_combout\);

-- Location: LCCOMB_X92_Y30_N10
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~127_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~127_combout\);

-- Location: LCCOMB_X95_Y30_N26
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~179_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- (\LightStimulus|react_time\(7))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \LightStimulus|react_time\(7),
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~179_combout\);

-- Location: LCCOMB_X94_Y30_N2
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~180_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- (\LightStimulus|react_time\(6))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(6),
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~180_combout\);

-- Location: LCCOMB_X92_Y30_N16
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~128_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~128_combout\);

-- Location: LCCOMB_X90_Y30_N26
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\ = (\LightStimulus|react_time\(5) & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\);

-- Location: LCCOMB_X90_Y30_N20
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~131_combout\ = (\LightStimulus|react_time\(5) & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~131_combout\);

-- Location: LCCOMB_X90_Y30_N24
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~131_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[64]~131_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X91_Y30_N14
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~132_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~132_combout\);

-- Location: LCCOMB_X92_Y30_N2
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~129_combout\ = (\LightStimulus|react_time\(5) & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~129_combout\);

-- Location: LCCOMB_X92_Y30_N18
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~132_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~129_combout\)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~132_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~132_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[73]~129_combout\,
	datad => VCC,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X92_Y30_N20
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~180_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~128_combout\)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~180_combout\ & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~128_combout\)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~180_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~128_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~180_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~128_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X92_Y30_N22
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~127_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~179_combout\))))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~127_combout\) # 
-- ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~179_combout\) # (GND))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~127_combout\) # ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~179_combout\) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~127_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~179_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X92_Y30_N24
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~162_combout\ & (((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~162_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~126_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~126_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~162_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~126_combout\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~162_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~126_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X92_Y30_N26
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~161_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~125_combout\)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~161_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~125_combout\)))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~161_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~161_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~125_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X92_Y30_N28
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~160_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~124_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~160_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[78]~124_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X92_Y30_N30
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X97_Y27_N0
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X97_Y27_N14
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~87_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~87_combout\);

-- Location: LCCOMB_X97_Y27_N20
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~86_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~86_combout\);

-- Location: LCCOMB_X98_Y27_N4
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~87_combout\) # (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~86_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~87_combout\) # (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~87_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[140]~86_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X98_Y27_N6
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~84_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~85_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~84_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~85_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~84_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~85_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~84_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[141]~85_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X98_Y27_N8
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~82_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~83_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~82_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~83_combout\)))))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~82_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~82_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[142]~83_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X98_Y27_N10
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~81_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~80_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~81_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~80_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~81_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~80_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~81_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[143]~80_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X98_Y27_N12
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[144]~79_combout\ & ((GND) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\))) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[144]~79_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ $ (GND)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[144]~79_combout\) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[144]~79_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X98_Y27_N14
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[145]~78_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & VCC)) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[145]~78_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[145]~78_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[145]~78_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X98_Y27_N16
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[146]~77_combout\ & ((GND) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\))) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[146]~77_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ $ (GND)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[146]~77_combout\) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[146]~77_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X98_Y27_N18
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[147]~76_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & VCC)) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[147]~76_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[147]~76_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[147]~76_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X98_Y27_N20
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[148]~75_combout\ & ((GND) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\))) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[148]~75_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ $ (GND)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[148]~75_combout\) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[148]~75_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X98_Y27_N22
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[149]~74_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & VCC)) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[149]~74_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[149]~74_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[149]~74_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X98_Y27_N24
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & 
-- (((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)) # (GND)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY(((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X98_Y27_N26
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X99_Y27_N16
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~89_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~89_combout\);

-- Location: LCCOMB_X99_Y27_N6
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\);

-- Location: LCCOMB_X98_Y27_N30
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~90_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~90_combout\);

-- Location: LCCOMB_X97_Y27_N4
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~120_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~120_combout\);

-- Location: LCCOMB_X99_Y27_N14
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~121_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~121_combout\);

-- Location: LCCOMB_X99_Y27_N10
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~91_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~91_combout\);

-- Location: LCCOMB_X99_Y26_N22
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~122_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & 
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~122_combout\);

-- Location: LCCOMB_X99_Y26_N30
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~92_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~92_combout\);

-- Location: LCCOMB_X97_Y27_N30
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~123_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~123_combout\);

-- Location: LCCOMB_X99_Y26_N24
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~93_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~93_combout\);

-- Location: LCCOMB_X97_Y27_N8
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~124_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~124_combout\);

-- Location: LCCOMB_X98_Y27_N28
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~94_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~94_combout\);

-- Location: LCCOMB_X99_Y26_N10
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~95_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~95_combout\);

-- Location: LCCOMB_X99_Y26_N0
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~125_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~125_combout\);

-- Location: LCCOMB_X96_Y27_N30
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~137_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~137_combout\);

-- Location: LCCOMB_X99_Y27_N24
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~96_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~96_combout\);

-- Location: LCCOMB_X98_Y27_N2
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~97_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~97_combout\);

-- Location: LCCOMB_X97_Y27_N28
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~138_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~138_combout\);

-- Location: LCCOMB_X99_Y27_N2
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\);

-- Location: LCCOMB_X96_Y27_N2
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~139_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~139_combout\);

-- Location: LCCOMB_X99_Y27_N12
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~99_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~99_combout\);

-- Location: LCCOMB_X97_Y27_N2
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~140_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~140_combout\);

-- Location: LCCOMB_X92_Y30_N4
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~133_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~133_combout\);

-- Location: LCCOMB_X92_Y30_N14
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~163_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~161_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[77]~161_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~163_combout\);

-- Location: LCCOMB_X91_Y30_N20
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~134_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~134_combout\);

-- Location: LCCOMB_X92_Y30_N0
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~164_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~162_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[76]~162_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~164_combout\);

-- Location: LCCOMB_X92_Y30_N6
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~165_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~179_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[75]~179_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~165_combout\);

-- Location: LCCOMB_X91_Y30_N18
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~135_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~135_combout\);

-- Location: LCCOMB_X91_Y30_N28
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~136_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~136_combout\);

-- Location: LCCOMB_X92_Y30_N12
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~166_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~180_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[74]~180_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~166_combout\);

-- Location: LCCOMB_X90_Y30_N14
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~181_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- ((\LightStimulus|react_time\(5)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~181_combout\);

-- Location: LCCOMB_X91_Y30_N30
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~137_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~137_combout\);

-- Location: LCCOMB_X90_Y30_N22
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~140_combout\ = (\LightStimulus|react_time\(4) & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~140_combout\);

-- Location: LCCOMB_X90_Y30_N4
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~139_combout\ = (\LightStimulus|react_time\(4) & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~139_combout\);

-- Location: LCCOMB_X90_Y30_N10
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~140_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~139_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~140_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[72]~139_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X90_Y30_N16
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~141_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~141_combout\);

-- Location: LCCOMB_X90_Y30_N6
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~138_combout\ = (\LightStimulus|react_time\(4) & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~138_combout\);

-- Location: LCCOMB_X91_Y30_N0
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~141_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~138_combout\)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~141_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~141_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[81]~138_combout\,
	datad => VCC,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X91_Y30_N2
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~181_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~137_combout\)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~181_combout\ & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~137_combout\)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~181_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~137_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~181_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~137_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X91_Y30_N4
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~136_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~166_combout\))))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~136_combout\) # 
-- ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~166_combout\) # (GND))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~136_combout\) # ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~166_combout\) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~136_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~166_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X91_Y30_N6
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~165_combout\ & (((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~165_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~135_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~135_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~165_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~135_combout\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~165_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~135_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X91_Y30_N8
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~134_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~164_combout\)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~134_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~164_combout\)))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~134_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~134_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~164_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X91_Y30_N10
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~133_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~163_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~133_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[86]~163_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X91_Y30_N12
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X99_Y27_N4
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X99_Y27_N0
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~101_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~101_combout\);

-- Location: LCCOMB_X99_Y27_N22
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~100_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~100_combout\);

-- Location: LCCOMB_X100_Y27_N0
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~101_combout\) # (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~100_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~101_combout\) # (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~101_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[154]~100_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X100_Y27_N2
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~99_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~140_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~99_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~140_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~99_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~140_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~99_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~140_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X100_Y27_N4
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~139_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~139_combout\)))))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~139_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X100_Y27_N6
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~97_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~138_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~97_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~138_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~97_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~138_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~97_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~138_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X100_Y27_N8
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~137_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~96_combout\))))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~137_combout\) # 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~96_combout\) # (GND))))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~137_combout\) # ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~96_combout\) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~137_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~96_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X100_Y27_N10
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~95_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~125_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~95_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~125_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~95_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~125_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~95_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~125_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X100_Y27_N12
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~124_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~94_combout\))))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~124_combout\) # 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~94_combout\) # (GND))))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~124_combout\) # ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~94_combout\) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~124_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~94_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X100_Y27_N14
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~123_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~93_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~123_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~93_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~123_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~93_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~123_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~93_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X100_Y27_N16
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~122_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~92_combout\))))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~122_combout\) # 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~92_combout\) # (GND))))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~122_combout\) # ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~92_combout\) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~122_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~92_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X100_Y27_N18
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~121_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~91_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~121_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~91_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~121_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~91_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~121_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~91_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X100_Y27_N20
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~90_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~120_combout\))))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~90_combout\) # 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~120_combout\) # (GND))))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~90_combout\) # ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~120_combout\) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~90_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~120_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X100_Y27_N22
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~89_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~89_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~89_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~89_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X100_Y27_N24
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X100_Y25_N22
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~112_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~112_combout\);

-- Location: LCCOMB_X100_Y27_N30
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~102_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~102_combout\);

-- Location: LCCOMB_X99_Y27_N8
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~126_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\) # 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~126_combout\);

-- Location: LCCOMB_X99_Y26_N8
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~103_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~103_combout\);

-- Location: LCCOMB_X97_Y27_N22
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~127_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~120_combout\) # 
-- ((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[164]~120_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~127_combout\);

-- Location: LCCOMB_X99_Y27_N30
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~128_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~121_combout\) # 
-- ((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[163]~121_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~128_combout\);

-- Location: LCCOMB_X100_Y27_N28
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~104_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~104_combout\);

-- Location: LCCOMB_X99_Y26_N14
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~129_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~122_combout\) # 
-- ((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[162]~122_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~129_combout\);

-- Location: LCCOMB_X100_Y28_N2
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~105_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~105_combout\);

-- Location: LCCOMB_X99_Y26_N6
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~106_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~106_combout\);

-- Location: LCCOMB_X99_Y26_N20
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~130_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~123_combout\) # 
-- ((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[161]~123_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~130_combout\);

-- Location: LCCOMB_X99_Y26_N2
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~131_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~124_combout\) # 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[160]~124_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~131_combout\);

-- Location: LCCOMB_X99_Y26_N4
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~107_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~107_combout\);

-- Location: LCCOMB_X100_Y27_N26
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~108_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~108_combout\);

-- Location: LCCOMB_X99_Y26_N28
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~132_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~125_combout\) # 
-- ((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[159]~125_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~132_combout\);

-- Location: LCCOMB_X99_Y27_N28
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~133_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~137_combout\) # 
-- ((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[158]~137_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~133_combout\);

-- Location: LCCOMB_X100_Y28_N28
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~109_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~109_combout\);

-- Location: LCCOMB_X99_Y26_N26
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~134_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~138_combout\) # 
-- ((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[157]~138_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~134_combout\);

-- Location: LCCOMB_X100_Y26_N0
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~110_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~110_combout\);

-- Location: LCCOMB_X99_Y27_N26
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~135_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~139_combout\) # 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[156]~139_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~135_combout\);

-- Location: LCCOMB_X99_Y26_N18
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~111_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~111_combout\);

-- Location: LCCOMB_X99_Y27_N20
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~136_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~140_combout\) # 
-- ((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[155]~140_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~136_combout\);

-- Location: LCCOMB_X99_Y27_N18
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~141_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~141_combout\);

-- Location: LCCOMB_X100_Y25_N0
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~113_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~113_combout\);

-- Location: LCCOMB_X91_Y31_N20
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~142_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~142_combout\);

-- Location: LCCOMB_X91_Y30_N16
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~167_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~164_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[85]~164_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~167_combout\);

-- Location: LCCOMB_X91_Y31_N2
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~143_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~143_combout\);

-- Location: LCCOMB_X91_Y30_N22
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~168_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~165_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[84]~165_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~168_combout\);

-- Location: LCCOMB_X91_Y30_N24
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~169_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~166_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[83]~166_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~169_combout\);

-- Location: LCCOMB_X90_Y31_N0
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~144_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~144_combout\);

-- Location: LCCOMB_X90_Y31_N24
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~145_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~145_combout\);

-- Location: LCCOMB_X91_Y30_N26
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~170_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~181_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[82]~181_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~170_combout\);

-- Location: LCCOMB_X90_Y31_N22
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~146_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~146_combout\);

-- Location: LCCOMB_X90_Y30_N28
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- (\LightStimulus|react_time\(4))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(4),
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\);

-- Location: LCCOMB_X90_Y30_N18
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~148_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \LightStimulus|react_time\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \LightStimulus|react_time\(3),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~148_combout\);

-- Location: LCCOMB_X90_Y30_N12
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~149_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \LightStimulus|react_time\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \LightStimulus|react_time\(3),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~149_combout\);

-- Location: LCCOMB_X90_Y30_N0
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~148_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~149_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~148_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[80]~149_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X90_Y31_N30
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\);

-- Location: LCCOMB_X90_Y31_N20
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~147_combout\ = (\LightStimulus|react_time\(3) & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(3),
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~147_combout\);

-- Location: LCCOMB_X90_Y31_N2
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~147_combout\)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[89]~147_combout\,
	datad => VCC,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X90_Y31_N4
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~146_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~146_combout\ & 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\)))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~146_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~146_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X90_Y31_N6
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~145_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~170_combout\))))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~145_combout\) # 
-- ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~170_combout\) # (GND))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~145_combout\) # ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~170_combout\) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~145_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~170_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X90_Y31_N8
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~169_combout\ & (((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~169_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~144_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~144_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~169_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~144_combout\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~169_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~144_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X90_Y31_N10
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~143_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~168_combout\)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~143_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~168_combout\)))))
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~143_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~143_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~168_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X90_Y31_N12
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~142_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~167_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~142_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[94]~167_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X90_Y31_N14
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X100_Y28_N12
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X100_Y28_N6
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~115_combout\ = (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~115_combout\);

-- Location: LCCOMB_X99_Y26_N16
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~114_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~114_combout\);

-- Location: LCCOMB_X100_Y26_N2
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~115_combout\) # (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~114_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~115_combout\) # (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~115_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~114_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X100_Y26_N4
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~141_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~113_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~141_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~113_combout\)))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~141_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~113_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~141_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~113_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X100_Y26_N6
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~112_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~136_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~112_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~136_combout\)))))
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~112_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~112_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~136_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X100_Y26_N8
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~135_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~111_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~135_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[171]~111_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X100_Y26_N10
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~134_combout\) # ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~110_combout\) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~134_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[172]~110_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\);

-- Location: LCCOMB_X100_Y26_N12
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~133_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~109_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~133_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[173]~109_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\);

-- Location: LCCOMB_X100_Y26_N14
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~108_combout\) # ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~132_combout\) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~108_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[174]~132_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\);

-- Location: LCCOMB_X100_Y26_N16
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~131_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~107_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~131_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[175]~107_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\);

-- Location: LCCOMB_X100_Y26_N18
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~106_combout\) # ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~130_combout\) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~106_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[176]~130_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\);

-- Location: LCCOMB_X100_Y26_N20
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~129_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~105_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~129_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[177]~105_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\);

-- Location: LCCOMB_X100_Y26_N22
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~128_combout\) # ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~104_combout\) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~128_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[178]~104_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\);

-- Location: LCCOMB_X100_Y26_N24
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ = CARRY((!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~103_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~127_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~103_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[179]~127_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\);

-- Location: LCCOMB_X100_Y26_N26
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ = CARRY((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~102_combout\) # ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~126_combout\) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~102_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[180]~126_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\,
	cout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\);

-- Location: LCCOMB_X100_Y26_N28
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = !\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X100_Y25_N10
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~112_combout\) # 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~136_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~112_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[170]~136_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\);

-- Location: LCCOMB_X100_Y25_N24
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~141_combout\) # 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~113_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~141_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[169]~113_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\);

-- Location: LCCOMB_X100_Y26_N30
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~115_combout\) # 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~114_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (((\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~115_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[168]~114_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\);

-- Location: LCCOMB_X91_Y31_N4
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~171_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~168_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[93]~168_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~171_combout\);

-- Location: LCCOMB_X89_Y31_N20
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~151_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~151_combout\);

-- Location: LCCOMB_X89_Y31_N26
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\);

-- Location: LCCOMB_X90_Y31_N16
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~172_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~169_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[92]~169_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~172_combout\);

-- Location: LCCOMB_X89_Y31_N30
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\);

-- Location: LCCOMB_X90_Y31_N26
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~173_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~170_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[91]~170_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~173_combout\);

-- Location: LCCOMB_X89_Y31_N24
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\);

-- Location: LCCOMB_X90_Y31_N28
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~174_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\) # 
-- ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~174_combout\);

-- Location: LCCOMB_X89_Y31_N22
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\);

-- Location: LCCOMB_X90_Y31_N18
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~183_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- ((\LightStimulus|react_time\(3)))) # (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	datac => \LightStimulus|react_time\(3),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~183_combout\);

-- Location: LCCOMB_X88_Y34_N22
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~158_combout\ = (\LightStimulus|react_time\(2) & !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(2),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~158_combout\);

-- Location: LCCOMB_X88_Y34_N0
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~157_combout\ = (\LightStimulus|react_time\(2) & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(2),
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~157_combout\);

-- Location: LCCOMB_X88_Y34_N8
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~158_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~158_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[88]~157_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\);

-- Location: LCCOMB_X89_Y31_N18
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~159_combout\ = (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~159_combout\);

-- Location: LCCOMB_X89_Y31_N28
\BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~156_combout\ = (\BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \LightStimulus|react_time\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \LightStimulus|react_time\(2),
	combout => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~156_combout\);

-- Location: LCCOMB_X89_Y31_N4
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~159_combout\) # (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~159_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[97]~156_combout\,
	datad => VCC,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\);

-- Location: LCCOMB_X89_Y31_N6
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~183_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[98]~183_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\);

-- Location: LCCOMB_X89_Y31_N8
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ = CARRY((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\) # ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~174_combout\) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[99]~174_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\);

-- Location: LCCOMB_X89_Y31_N10
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ = CARRY(((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\ & !\BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~173_combout\)) # 
-- (!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[100]~173_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\);

-- Location: LCCOMB_X89_Y31_N12
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ & ((\BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\) # 
-- (\BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[101]~172_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\);

-- Location: LCCOMB_X89_Y31_N14
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~171_combout\ & (!\BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~151_combout\ & 
-- !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~171_combout\,
	datab => \BinToBCD|Div1|auto_generated|divider|divider|StageOut[102]~151_combout\,
	datad => VCC,
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\,
	cout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X89_Y31_N16
\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X100_Y25_N20
\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = !\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X100_Y25_N18
\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((!\BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datac => \BinToBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\);

-- Location: LCCOMB_X100_Y25_N12
\DisplayCent|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCent|Mux6~0_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\ & 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ $ (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ $ (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\,
	combout => \DisplayCent|Mux6~0_combout\);

-- Location: LCCOMB_X100_Y25_N14
\DisplayCent|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCent|Mux5~0_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\ & 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\)))) # 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\ $ 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\,
	combout => \DisplayCent|Mux5~0_combout\);

-- Location: LCCOMB_X100_Y25_N16
\DisplayCent|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCent|Mux4~0_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ & 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\) # (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\ & !\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\,
	combout => \DisplayCent|Mux4~0_combout\);

-- Location: LCCOMB_X100_Y25_N26
\DisplayCent|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCent|Mux3~0_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ & 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ & 
-- !\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ & 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ $ (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\,
	combout => \DisplayCent|Mux3~0_combout\);

-- Location: LCCOMB_X100_Y25_N28
\DisplayCent|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCent|Mux2~0_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\ & (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ & 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\)) # (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\,
	combout => \DisplayCent|Mux2~0_combout\);

-- Location: LCCOMB_X100_Y25_N30
\DisplayCent|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCent|Mux1~0_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ & (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\ & 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ $ (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ & 
-- (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\) # (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\,
	combout => \DisplayCent|Mux1~0_combout\);

-- Location: LCCOMB_X100_Y25_N8
\DisplayCent|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCent|Mux0~0_combout\ = (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\ & ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\) # 
-- (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\ $ (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\)))) # (!\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\ & 
-- ((\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\) # (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\ $ (\BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[185]~119_combout\,
	datab => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[184]~118_combout\,
	datac => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[183]~117_combout\,
	datad => \BinToBCD|Mod1|auto_generated|divider|divider|StageOut[182]~116_combout\,
	combout => \DisplayCent|Mux0~0_combout\);

-- Location: LCCOMB_X90_Y33_N2
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = \LightStimulus|react_time\(6) $ (VCC)
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY(\LightStimulus|react_time\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(6),
	datad => VCC,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X90_Y33_N4
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\LightStimulus|react_time\(7) & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & VCC)) # (!\LightStimulus|react_time\(7) & 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\LightStimulus|react_time\(7) & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(7),
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X90_Y33_N6
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\LightStimulus|react_time\(8) & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ $ (GND))) # (!\LightStimulus|react_time\(8) & 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & VCC))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((\LightStimulus|react_time\(8) & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(8),
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X90_Y33_N8
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\LightStimulus|react_time\(9) & (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # (!\LightStimulus|react_time\(9) & 
-- ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (!\LightStimulus|react_time\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(9),
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X90_Y33_N10
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\LightStimulus|react_time\(10) & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ $ (GND))) # (!\LightStimulus|react_time\(10) & 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & VCC))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((\LightStimulus|react_time\(10) & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(10),
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X90_Y33_N12
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\LightStimulus|react_time\(11) & (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # (!\LightStimulus|react_time\(11) & 
-- ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (!\LightStimulus|react_time\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(11),
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X90_Y33_N14
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\LightStimulus|react_time\(12) & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ $ (GND))) # (!\LightStimulus|react_time\(12) & 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & VCC))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((\LightStimulus|react_time\(12) & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(12),
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X90_Y33_N16
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ = CARRY(!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\);

-- Location: LCCOMB_X90_Y33_N18
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X91_Y33_N30
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~83_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~83_combout\);

-- Location: LCCOMB_X91_Y33_N8
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~82_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \LightStimulus|react_time\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \LightStimulus|react_time\(12),
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~82_combout\);

-- Location: LCCOMB_X90_Y33_N24
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~85_combout\ = (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~85_combout\);

-- Location: LCCOMB_X91_Y33_N0
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~84_combout\ = (\LightStimulus|react_time\(11) & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(11),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~84_combout\);

-- Location: LCCOMB_X90_Y33_N0
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~86_combout\ = (\LightStimulus|react_time\(10) & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(10),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~86_combout\);

-- Location: LCCOMB_X90_Y33_N22
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~87_combout\ = (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~87_combout\);

-- Location: LCCOMB_X91_Y33_N6
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~88_combout\ = (\LightStimulus|react_time\(9) & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(9),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~88_combout\);

-- Location: LCCOMB_X90_Y33_N28
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~89_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~89_combout\);

-- Location: LCCOMB_X91_Y33_N10
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~91_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~91_combout\);

-- Location: LCCOMB_X91_Y33_N4
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~90_combout\ = (\LightStimulus|react_time\(8) & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(8),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~90_combout\);

-- Location: LCCOMB_X90_Y33_N26
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~92_combout\ = (\LightStimulus|react_time\(7) & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(7),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~92_combout\);

-- Location: LCCOMB_X91_Y36_N16
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~93_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~93_combout\);

-- Location: LCCOMB_X90_Y33_N30
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~95_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~95_combout\);

-- Location: LCCOMB_X90_Y33_N20
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~94_combout\ = (\LightStimulus|react_time\(6) & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(6),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~94_combout\);

-- Location: LCCOMB_X90_Y34_N18
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~97_combout\ = (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \LightStimulus|react_time\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \LightStimulus|react_time\(5),
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~97_combout\);

-- Location: LCCOMB_X91_Y33_N2
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~96_combout\ = (\LightStimulus|react_time\(5) & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~96_combout\);

-- Location: LCCOMB_X91_Y33_N12
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~97_combout\) # (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~96_combout\)))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~97_combout\) # (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~97_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[112]~96_combout\,
	datad => VCC,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X91_Y33_N14
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~95_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~94_combout\)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~95_combout\ & 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~94_combout\)))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~95_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~94_combout\ & 
-- !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~95_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[113]~94_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X91_Y33_N16
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~92_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~93_combout\)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~92_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~93_combout\)))))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~92_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~92_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[114]~93_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X91_Y33_N18
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~91_combout\ & (((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~91_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~90_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~90_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~91_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~90_combout\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~91_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[115]~90_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X91_Y33_N20
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~88_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~89_combout\)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~88_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~89_combout\)))))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~88_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~88_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[116]~89_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X91_Y33_N22
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~86_combout\ & (((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~86_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~87_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~87_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~86_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~87_combout\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~86_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[117]~87_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X91_Y33_N24
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~85_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~84_combout\)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~85_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~84_combout\)))))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~85_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~85_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[118]~84_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X91_Y33_N26
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~83_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~82_combout\ & 
-- !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~83_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[119]~82_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\);

-- Location: LCCOMB_X91_Y33_N28
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\);

-- Location: LCCOMB_X91_Y36_N30
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~98_combout\ = (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~98_combout\);

-- Location: LCCOMB_X90_Y34_N2
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~127_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\LightStimulus|react_time\(11)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \LightStimulus|react_time\(11),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~127_combout\);

-- Location: LCCOMB_X90_Y36_N28
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~99_combout\ = (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~99_combout\);

-- Location: LCCOMB_X90_Y34_N20
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~128_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\LightStimulus|react_time\(10)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \LightStimulus|react_time\(10),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~128_combout\);

-- Location: LCCOMB_X90_Y36_N20
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~100_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~100_combout\);

-- Location: LCCOMB_X90_Y34_N4
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~129_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\LightStimulus|react_time\(9)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \LightStimulus|react_time\(9),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~129_combout\);

-- Location: LCCOMB_X91_Y32_N2
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~130_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\LightStimulus|react_time\(8)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \LightStimulus|react_time\(8),
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~130_combout\);

-- Location: LCCOMB_X91_Y36_N24
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~101_combout\ = (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~101_combout\);

-- Location: LCCOMB_X91_Y36_N2
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~131_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\LightStimulus|react_time\(7))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(7),
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~131_combout\);

-- Location: LCCOMB_X91_Y36_N14
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~102_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~102_combout\);

-- Location: LCCOMB_X90_Y34_N22
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~132_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\LightStimulus|react_time\(6)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \LightStimulus|react_time\(6),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~132_combout\);

-- Location: LCCOMB_X90_Y36_N30
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~103_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~103_combout\);

-- Location: LCCOMB_X90_Y34_N12
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~104_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \LightStimulus|react_time\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \LightStimulus|react_time\(5),
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~104_combout\);

-- Location: LCCOMB_X91_Y36_N28
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~105_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~105_combout\);

-- Location: LCCOMB_X90_Y34_N10
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~107_combout\ = (\LightStimulus|react_time\(4) & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~107_combout\);

-- Location: LCCOMB_X90_Y34_N6
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~108_combout\ = (\LightStimulus|react_time\(4) & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~108_combout\);

-- Location: LCCOMB_X90_Y34_N28
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~107_combout\) # (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~107_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[111]~108_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\);

-- Location: LCCOMB_X89_Y36_N26
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~109_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~109_combout\);

-- Location: LCCOMB_X90_Y36_N24
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~106_combout\ = (\LightStimulus|react_time\(4) & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~106_combout\);

-- Location: LCCOMB_X90_Y36_N2
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ = (((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~109_combout\) # (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~106_combout\)))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ = CARRY((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~109_combout\) # (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~109_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[123]~106_combout\,
	datad => VCC,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\);

-- Location: LCCOMB_X90_Y36_N4
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~104_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~105_combout\)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~104_combout\ & 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~105_combout\)))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~104_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~105_combout\ & 
-- !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~104_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[124]~105_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X90_Y36_N6
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~132_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~103_combout\)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~132_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~103_combout\)))))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~132_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~132_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~103_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X90_Y36_N8
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~131_combout\ & (((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)))) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~131_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~102_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~102_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\) # (GND)))))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY(((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~131_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~102_combout\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~131_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~102_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X90_Y36_N10
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & (((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~130_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~101_combout\)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~130_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~101_combout\)))))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~130_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~130_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~101_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X90_Y36_N12
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~100_combout\ & (((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)))) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~100_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~129_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~129_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\) # (GND)))))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY(((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~100_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~129_combout\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~100_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~129_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X90_Y36_N14
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & (((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~99_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~128_combout\)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~99_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~128_combout\)))))
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~99_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~99_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~128_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X90_Y36_N16
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~98_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~127_combout\ & 
-- !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~98_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[130]~127_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\);

-- Location: LCCOMB_X90_Y36_N18
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ = \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\);

-- Location: LCCOMB_X91_Y32_N12
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~2_combout\ = \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ $ (GND)
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~3\ = CARRY(!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => VCC,
	combout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	cout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X91_Y32_N14
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~4_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~3\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|op_4~3\ & VCC))
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~5\ = CARRY((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & !\BinToBCD|Mod0|auto_generated|divider|divider|op_4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~3\,
	combout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	cout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X91_Y32_N16
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~6_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~5\ & VCC)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|op_4~5\ $ (GND)))
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~7\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & !\BinToBCD|Mod0|auto_generated|divider|divider|op_4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => VCC,
	cin => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~5\,
	combout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	cout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~7\);

-- Location: LCCOMB_X91_Y32_N18
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~9_cout\ = CARRY(!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~7\,
	cout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~9_cout\);

-- Location: LCCOMB_X91_Y32_N20
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~11_cout\ = CARRY(!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~9_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~9_cout\,
	cout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~11_cout\);

-- Location: LCCOMB_X91_Y32_N22
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~13_cout\ = CARRY(!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~11_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~11_cout\,
	cout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~13_cout\);

-- Location: LCCOMB_X91_Y32_N24
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~15_cout\ = CARRY(!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~13_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~13_cout\,
	cout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~15_cout\);

-- Location: LCCOMB_X91_Y32_N26
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~17_cout\ = CARRY(!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~15_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~15_cout\,
	cout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~17_cout\);

-- Location: LCCOMB_X91_Y32_N28
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~19_cout\ = CARRY(!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~17_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~17_cout\,
	cout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~19_cout\);

-- Location: LCCOMB_X91_Y32_N30
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\ = !\BinToBCD|Mod0|auto_generated|divider|divider|op_4~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~19_cout\,
	combout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\);

-- Location: LCCOMB_X91_Y32_N8
\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)) # 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\ & ((\BinToBCD|Mod0|auto_generated|divider|divider|op_4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	datad => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	combout => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\);

-- Location: LCCOMB_X92_Y32_N28
\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\ & ((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))) # 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|op_4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	datab => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\);

-- Location: LCCOMB_X90_Y37_N12
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~110_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~110_combout\);

-- Location: LCCOMB_X90_Y36_N26
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~122_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~128_combout\) # 
-- ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[129]~128_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~122_combout\);

-- Location: LCCOMB_X90_Y37_N10
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~111_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~111_combout\);

-- Location: LCCOMB_X90_Y36_N0
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~123_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~129_combout\) # 
-- ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[128]~129_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~123_combout\);

-- Location: LCCOMB_X91_Y32_N0
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~124_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~130_combout\) # 
-- ((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[127]~130_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~124_combout\);

-- Location: LCCOMB_X90_Y37_N28
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~112_combout\ = (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~112_combout\);

-- Location: LCCOMB_X90_Y37_N2
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~113_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~113_combout\);

-- Location: LCCOMB_X91_Y36_N4
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~125_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~131_combout\) # 
-- ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[126]~131_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~125_combout\);

-- Location: LCCOMB_X90_Y37_N8
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~114_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~114_combout\);

-- Location: LCCOMB_X90_Y36_N22
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~126_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~132_combout\) # 
-- ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[125]~132_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~126_combout\);

-- Location: LCCOMB_X90_Y37_N14
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~115_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~115_combout\);

-- Location: LCCOMB_X91_Y36_N0
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~133_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- ((\LightStimulus|react_time\(5)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datac => \LightStimulus|react_time\(5),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~133_combout\);

-- Location: LCCOMB_X90_Y34_N14
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~134_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- ((\LightStimulus|react_time\(4)))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	datac => \LightStimulus|react_time\(4),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~134_combout\);

-- Location: LCCOMB_X90_Y37_N4
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~116_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~116_combout\);

-- Location: LCCOMB_X91_Y36_N12
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~118_combout\ = (\LightStimulus|react_time\(3) & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(3),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~118_combout\);

-- Location: LCCOMB_X91_Y36_N18
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~119_combout\ = (\LightStimulus|react_time\(3) & !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(3),
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~119_combout\);

-- Location: LCCOMB_X91_Y36_N20
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~118_combout\) # (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~119_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~118_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[110]~119_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\);

-- Location: LCCOMB_X91_Y36_N10
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~135_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- (\LightStimulus|react_time\(3))) # (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|react_time\(3),
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~135_combout\);

-- Location: LCCOMB_X91_Y36_N22
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~117_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \LightStimulus|react_time\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \LightStimulus|react_time\(3),
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~117_combout\);

-- Location: LCCOMB_X91_Y36_N8
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~120_combout\ = (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~120_combout\);

-- Location: LCCOMB_X91_Y36_N26
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ = (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~117_combout\) # (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~120_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~117_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[122]~120_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\);

-- Location: LCCOMB_X91_Y36_N6
\BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~121_combout\ = (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~121_combout\);

-- Location: LCCOMB_X91_Y37_N2
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\ = CARRY((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~135_combout\) # (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~135_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[134]~121_combout\,
	datad => VCC,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\);

-- Location: LCCOMB_X91_Y37_N4
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~134_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~116_combout\ & 
-- !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~134_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[135]~116_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\);

-- Location: LCCOMB_X91_Y37_N6
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~115_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~115_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[136]~133_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\);

-- Location: LCCOMB_X91_Y37_N8
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\ = CARRY(((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~114_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~126_combout\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~114_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[137]~126_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\);

-- Location: LCCOMB_X91_Y37_N10
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~113_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~113_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[138]~125_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\);

-- Location: LCCOMB_X91_Y37_N12
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\ = CARRY(((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~124_combout\ & !\BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~112_combout\)) # 
-- (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~124_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[139]~112_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\);

-- Location: LCCOMB_X91_Y37_N14
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\ & ((\BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~111_combout\) # 
-- (\BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~111_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[140]~123_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\);

-- Location: LCCOMB_X91_Y37_N16
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\ = CARRY((!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~110_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~122_combout\ & 
-- !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~110_combout\,
	datab => \BinToBCD|Div0|auto_generated|divider|divider|StageOut[141]~122_combout\,
	datad => VCC,
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\,
	cout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\);

-- Location: LCCOMB_X91_Y37_N18
\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ = \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\,
	combout => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\);

-- Location: LCCOMB_X91_Y32_N4
\BinToBCD|Mod0|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|op_4~0_combout\ = !\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~0_combout\);

-- Location: LCCOMB_X91_Y32_N6
\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\ & ((!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\))) # 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|op_4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	datac => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	datad => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\);

-- Location: LCCOMB_X91_Y32_N10
\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\ & (!\BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)) # 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\ & ((\BinToBCD|Mod0|auto_generated|divider|divider|op_4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	datad => \BinToBCD|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	combout => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\);

-- Location: LCCOMB_X92_Y32_N26
\DisplayMil|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayMil|Mux6~0_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ & (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ $ 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\)))) # (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ $ (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\,
	datab => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\,
	datac => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\,
	datad => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\,
	combout => \DisplayMil|Mux6~0_combout\);

-- Location: LCCOMB_X92_Y32_N8
\DisplayMil|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayMil|Mux5~0_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ((\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & ((\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\))) 
-- # (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\)))) # (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & 
-- (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ $ (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\,
	datab => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\,
	datac => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\,
	datad => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\,
	combout => \DisplayMil|Mux5~0_combout\);

-- Location: LCCOMB_X92_Y32_N10
\DisplayMil|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayMil|Mux4~0_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\ & ((\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\) # 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\)))) # (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & !\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\,
	datab => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\,
	datac => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\,
	datad => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\,
	combout => \DisplayMil|Mux4~0_combout\);

-- Location: LCCOMB_X92_Y32_N12
\DisplayMil|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayMil|Mux3~0_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ((\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\)) # 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ & (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\)))) # 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ $ 
-- (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\,
	datab => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\,
	datac => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\,
	datad => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\,
	combout => \DisplayMil|Mux3~0_combout\);

-- Location: LCCOMB_X92_Y32_N22
\DisplayMil|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayMil|Mux2~0_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & (((\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & !\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\)))) 
-- # (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ((\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ & ((!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\))) # 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\,
	datab => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\,
	datac => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\,
	datad => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\,
	combout => \DisplayMil|Mux2~0_combout\);

-- Location: LCCOMB_X92_Y32_N4
\DisplayMil|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayMil|Mux1~0_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\ & ((\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\) # 
-- (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\)))) # (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ $ (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\,
	datab => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\,
	datac => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\,
	datad => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\,
	combout => \DisplayMil|Mux1~0_combout\);

-- Location: LCCOMB_X92_Y32_N6
\DisplayMil|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayMil|Mux0~0_combout\ = (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & ((\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\) # (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ $ 
-- (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\)))) # (!\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & ((\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\) # 
-- (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\ $ (\BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\,
	datab => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[184]~2_combout\,
	datac => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\,
	datad => \BinToBCD|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\,
	combout => \DisplayMil|Mux0~0_combout\);

-- Location: LCCOMB_X92_Y34_N22
\LightStimulus|light_active~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|light_active~0_combout\ = (\LightStimulus|state\(1) & (\LightStimulus|state\(0) & \LightStimulus|light_active~q\)) # (!\LightStimulus|state\(1) & ((\LightStimulus|state\(0)) # (\LightStimulus|light_active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LightStimulus|state\(1),
	datac => \LightStimulus|state\(0),
	datad => \LightStimulus|light_active~q\,
	combout => \LightStimulus|light_active~0_combout\);

-- Location: LCCOMB_X92_Y34_N24
\LightStimulus|light_active~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LightStimulus|light_active~1_combout\ = (\LightStimulus|light_active~0_combout\ & ((\LightStimulus|Equal0~3_combout\) # ((\LightStimulus|light_active~q\)))) # (!\LightStimulus|light_active~0_combout\ & (((\LightStimulus|light_active~q\ & 
-- \DBstart|key_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LightStimulus|light_active~0_combout\,
	datab => \LightStimulus|Equal0~3_combout\,
	datac => \LightStimulus|light_active~q\,
	datad => \DBstart|key_out~combout\,
	combout => \LightStimulus|light_active~1_combout\);

-- Location: FF_X92_Y34_N25
\LightStimulus|light_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pulse|pulse~clkctrl_outclk\,
	d => \LightStimulus|light_active~1_combout\,
	clrn => \DBreset|ALT_INV_key_out~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LightStimulus|light_active~q\);

-- Location: IOIBUF_X33_Y73_N8
\start~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_start,
	o => \start~input_o\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;
END structure;


