TimeQuest Timing Analyzer report for processador
Tue Mar 12 17:31:00 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK_Div:div|ax'
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'control_unity:CU|control_block:BC|y_present.decoding'
 14. Slow Model Setup: 'control_unity:CU|control_block:BC|y_present.search'
 15. Slow Model Hold: 'control_unity:CU|control_block:BC|y_present.decoding'
 16. Slow Model Hold: 'clk'
 17. Slow Model Hold: 'CLK_Div:div|ax'
 18. Slow Model Hold: 'control_unity:CU|control_block:BC|y_present.search'
 19. Slow Model Minimum Pulse Width: 'CLK_Div:div|ax'
 20. Slow Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.search'
 21. Slow Model Minimum Pulse Width: 'clk'
 22. Slow Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.decoding'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLK_Div:div|ax'
 33. Fast Model Setup: 'clk'
 34. Fast Model Setup: 'control_unity:CU|control_block:BC|y_present.decoding'
 35. Fast Model Setup: 'control_unity:CU|control_block:BC|y_present.search'
 36. Fast Model Hold: 'clk'
 37. Fast Model Hold: 'control_unity:CU|control_block:BC|y_present.decoding'
 38. Fast Model Hold: 'CLK_Div:div|ax'
 39. Fast Model Hold: 'control_unity:CU|control_block:BC|y_present.search'
 40. Fast Model Minimum Pulse Width: 'CLK_Div:div|ax'
 41. Fast Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.search'
 42. Fast Model Minimum Pulse Width: 'clk'
 43. Fast Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.decoding'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Clock Name                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                  ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; clk                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                  ;
; CLK_Div:div|ax                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_Div:div|ax }                                       ;
; control_unity:CU|control_block:BC|y_present.decoding ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_unity:CU|control_block:BC|y_present.decoding } ;
; control_unity:CU|control_block:BC|y_present.search   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_unity:CU|control_block:BC|y_present.search }   ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+


+------------------------------------------------------+
; Slow Model Fmax Summary                              ;
+------------+-----------------+----------------+------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note ;
+------------+-----------------+----------------+------+
; 121.24 MHz ; 121.24 MHz      ; CLK_Div:div|ax ;      ;
; 279.1 MHz  ; 279.1 MHz       ; clk            ;      ;
+------------+-----------------+----------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                      ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK_Div:div|ax                                       ; -7.248 ; -536.023      ;
; clk                                                  ; -2.583 ; -34.592       ;
; control_unity:CU|control_block:BC|y_present.decoding ; -1.063 ; -2.611        ;
; control_unity:CU|control_block:BC|y_present.search   ; -0.342 ; -0.984        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; control_unity:CU|control_block:BC|y_present.decoding ; -2.566 ; -2.566        ;
; clk                                                  ; -2.507 ; -2.507        ;
; CLK_Div:div|ax                                       ; -2.171 ; -45.703       ;
; control_unity:CU|control_block:BC|y_present.search   ; 0.812  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK_Div:div|ax                                       ; -2.000 ; -623.828      ;
; control_unity:CU|control_block:BC|y_present.search   ; -1.423 ; -22.768       ;
; clk                                                  ; -1.380 ; -23.380       ;
; control_unity:CU|control_block:BC|y_present.decoding ; 0.500  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_Div:div|ax'                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -7.248 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 8.184      ;
; -7.248 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 8.184      ;
; -7.248 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 8.184      ;
; -7.248 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 8.184      ;
; -7.130 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 8.069      ;
; -7.130 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 8.069      ;
; -7.130 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 8.069      ;
; -7.130 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 8.069      ;
; -7.103 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 8.036      ;
; -7.103 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 8.036      ;
; -7.103 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 8.036      ;
; -7.103 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 8.036      ;
; -7.046 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.979      ;
; -7.046 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.979      ;
; -7.046 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.979      ;
; -7.046 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.979      ;
; -6.985 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.921      ;
; -6.985 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.921      ;
; -6.985 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.921      ;
; -6.985 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.921      ;
; -6.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.911      ;
; -6.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.911      ;
; -6.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.911      ;
; -6.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.911      ;
; -6.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.911      ;
; -6.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.911      ;
; -6.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.911      ;
; -6.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.911      ;
; -6.928 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.864      ;
; -6.928 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.864      ;
; -6.928 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.864      ;
; -6.928 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.864      ;
; -6.860 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.796      ;
; -6.860 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.796      ;
; -6.860 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.796      ;
; -6.860 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.796      ;
; -6.860 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.796      ;
; -6.860 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.796      ;
; -6.860 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.796      ;
; -6.860 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.796      ;
; -6.806 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.742      ;
; -6.806 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.742      ;
; -6.806 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.742      ;
; -6.806 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.742      ;
; -6.790 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.723      ;
; -6.790 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.723      ;
; -6.790 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.723      ;
; -6.790 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.723      ;
; -6.742 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.678      ;
; -6.742 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.678      ;
; -6.742 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.678      ;
; -6.742 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.678      ;
; -6.731 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.664      ;
; -6.731 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.664      ;
; -6.731 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.664      ;
; -6.731 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.664      ;
; -6.725 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.658      ;
; -6.725 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.658      ;
; -6.725 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.658      ;
; -6.725 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.658      ;
; -6.688 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 7.627      ;
; -6.688 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 7.627      ;
; -6.688 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 7.627      ;
; -6.688 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 7.627      ;
; -6.672 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.608      ;
; -6.672 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.608      ;
; -6.672 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.608      ;
; -6.672 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.608      ;
; -6.660 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.593      ;
; -6.660 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.593      ;
; -6.660 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.593      ;
; -6.660 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.032     ; 7.593      ;
; -6.624 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 7.563      ;
; -6.624 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 7.563      ;
; -6.624 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 7.563      ;
; -6.624 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.026     ; 7.563      ;
; -6.613 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.549      ;
; -6.613 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.549      ;
; -6.613 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.549      ;
; -6.613 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.549      ;
; -6.607 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.543      ;
; -6.607 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.543      ;
; -6.607 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.543      ;
; -6.607 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.543      ;
; -6.542 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.478      ;
; -6.542 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.478      ;
; -6.542 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.478      ;
; -6.542 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.478      ;
; -6.520 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.456      ;
; -6.520 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.456      ;
; -6.520 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.456      ;
; -6.520 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.456      ;
; -6.495 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.431      ;
; -6.495 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.431      ;
; -6.495 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.431      ;
; -6.495 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.431      ;
; -6.494 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.430      ;
; -6.494 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.430      ;
; -6.494 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.430      ;
; -6.494 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.029     ; 7.430      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                  ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -2.583 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.621      ;
; -2.523 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.561      ;
; -2.411 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.449      ;
; -2.394 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.432      ;
; -2.351 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.389      ;
; -2.278 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.316      ;
; -2.274 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.312      ;
; -2.222 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.260      ;
; -2.222 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.260      ;
; -2.221 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.257      ;
; -2.214 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.252      ;
; -2.195 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.231      ;
; -2.167 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.205      ;
; -2.150 ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.188      ;
; -2.114 ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.152      ;
; -2.107 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.145      ;
; -2.106 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.144      ;
; -2.085 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.123      ;
; -2.052 ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.088      ;
; -2.050 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.088      ;
; -2.036 ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.074      ;
; -2.005 ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.043      ;
; -1.990 ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.028      ;
; -1.978 ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.016      ;
; -1.978 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.016      ;
; -1.977 ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.013      ;
; -1.969 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 3.007      ;
; -1.945 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.981      ;
; -1.944 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.980      ;
; -1.943 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.979      ;
; -1.942 ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.980      ;
; -1.939 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[19] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.977      ;
; -1.939 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.975      ;
; -1.919 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.955      ;
; -1.918 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.954      ;
; -1.917 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.953      ;
; -1.913 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.949      ;
; -1.887 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.925      ;
; -1.879 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[19] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.917      ;
; -1.875 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.913      ;
; -1.862 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.900      ;
; -1.841 ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.879      ;
; -1.833 ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.871      ;
; -1.827 ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.863      ;
; -1.827 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.865      ;
; -1.806 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.844      ;
; -1.805 ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.843      ;
; -1.800 ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.838      ;
; -1.782 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.820      ;
; -1.776 ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.812      ;
; -1.775 ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.811      ;
; -1.774 ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.810      ;
; -1.771 ; CLK_Div:div|cnt[18] ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.805      ;
; -1.770 ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.806      ;
; -1.760 ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.798      ;
; -1.758 ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.796      ;
; -1.754 ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.792      ;
; -1.750 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[19] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.788      ;
; -1.734 ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.772      ;
; -1.714 ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.752      ;
; -1.713 ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.751      ;
; -1.712 ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.750      ;
; -1.709 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[17] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.747      ;
; -1.708 ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.746      ;
; -1.701 ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.737      ;
; -1.700 ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.736      ;
; -1.699 ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.735      ;
; -1.698 ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.736      ;
; -1.696 ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.734      ;
; -1.696 ; CLK_Div:div|cnt[14] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.732      ;
; -1.695 ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.731      ;
; -1.683 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.717      ;
; -1.682 ; CLK_Div:div|cnt[12] ; CLK_Div:div|ax      ; clk          ; clk         ; 1.000        ; -0.002     ; 2.716      ;
; -1.681 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.715      ;
; -1.681 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.715      ;
; -1.680 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.714      ;
; -1.679 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.713      ;
; -1.672 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.708      ;
; -1.668 ; CLK_Div:div|cnt[17] ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.702      ;
; -1.665 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.701      ;
; -1.657 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.691      ;
; -1.656 ; CLK_Div:div|cnt[11] ; CLK_Div:div|ax      ; clk          ; clk         ; 1.000        ; -0.002     ; 2.690      ;
; -1.655 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.689      ;
; -1.655 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.689      ;
; -1.654 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.688      ;
; -1.653 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.687      ;
; -1.649 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[17] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.687      ;
; -1.648 ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.686      ;
; -1.638 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[16] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.676      ;
; -1.634 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[19] ; clk          ; clk         ; 1.000        ; 0.002      ; 2.672      ;
; -1.615 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.651      ;
; -1.614 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|ax      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.650      ;
; -1.613 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[4]  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.649      ;
; -1.613 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.649      ;
; -1.612 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.648      ;
; -1.612 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.648      ;
; -1.611 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.647      ;
; -1.605 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.641      ;
; -1.604 ; CLK_Div:div|cnt[16] ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 2.638      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                               ; Launch Clock                                       ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.063 ; control_unity:CU|control_block:BC|y_present.load2  ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.342      ; 1.436      ;
; -1.027 ; control_unity:CU|control_block:BC|y_present.sum2   ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.342      ; 1.400      ;
; -0.855 ; control_unity:CU|control_block:BC|y_present.store2 ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.342      ; 1.228      ;
; -0.753 ; control_unity:CU|control_block:BC|y_present.start  ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.342      ; 1.126      ;
; -0.547 ; control_unity:CU|control_block:BC|y_present.sum1   ; control_unity:CU|control_block:BC|y_next.sum2_306     ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.342      ; 0.728      ;
; -0.513 ; control_unity:CU|control_block:BC|y_present.load1  ; control_unity:CU|control_block:BC|y_next.load2_360    ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.343      ; 0.708      ;
; -0.488 ; control_unity:CU|control_block:BC|y_present.store1 ; control_unity:CU|control_block:BC|y_next.store2_333   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.342      ; 0.711      ;
; 2.206  ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 0.500        ; 3.497      ; 1.181      ;
; 2.706  ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 3.497      ; 1.181      ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock   ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+
; -0.342 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; -0.070     ; 1.237      ;
; -0.098 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; -0.070     ; 0.993      ;
; -0.098 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; -0.070     ; 0.993      ;
; -0.097 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; -0.070     ; 0.992      ;
; -0.096 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; -0.070     ; 0.991      ;
; -0.090 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; -0.070     ; 0.985      ;
; -0.082 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; -0.070     ; 0.977      ;
; -0.081 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; -0.070     ; 0.976      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                               ; Launch Clock                                       ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.566 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 3.497      ; 1.181      ;
; -2.066 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; -0.500       ; 3.497      ; 1.181      ;
; 0.365  ; control_unity:CU|control_block:BC|y_present.load1  ; control_unity:CU|control_block:BC|y_next.load2_360    ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.343      ; 0.708      ;
; 0.369  ; control_unity:CU|control_block:BC|y_present.store1 ; control_unity:CU|control_block:BC|y_next.store2_333   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.342      ; 0.711      ;
; 0.386  ; control_unity:CU|control_block:BC|y_present.sum1   ; control_unity:CU|control_block:BC|y_next.sum2_306     ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.342      ; 0.728      ;
; 0.784  ; control_unity:CU|control_block:BC|y_present.start  ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.342      ; 1.126      ;
; 0.886  ; control_unity:CU|control_block:BC|y_present.store2 ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.342      ; 1.228      ;
; 1.058  ; control_unity:CU|control_block:BC|y_present.sum2   ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.342      ; 1.400      ;
; 1.094  ; control_unity:CU|control_block:BC|y_present.load2  ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.342      ; 1.436      ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                     ;
+--------+---------------------+---------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+----------------+-------------+--------------+------------+------------+
; -2.507 ; CLK_Div:div|ax      ; CLK_Div:div|ax      ; CLK_Div:div|ax ; clk         ; 0.000        ; 2.648      ; 0.657      ;
; -2.007 ; CLK_Div:div|ax      ; CLK_Div:div|ax      ; CLK_Div:div|ax ; clk         ; -0.500       ; 2.648      ; 0.657      ;
; 0.391  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[20] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.688  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[15] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.954      ;
; 0.691  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[11] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.957      ;
; 0.795  ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[3]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.801  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.806  ; CLK_Div:div|cnt[17] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[1]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_Div:div|cnt[14] ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.837  ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[2]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; CLK_Div:div|cnt[16] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.866  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[18] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.132      ;
; 0.866  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[12] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.132      ;
; 1.168  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[5]  ; clk            ; clk         ; 0.000        ; -0.002     ; 1.432      ;
; 1.169  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[4]  ; clk            ; clk         ; 0.000        ; -0.002     ; 1.433      ;
; 1.169  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[6]  ; clk            ; clk         ; 0.000        ; -0.002     ; 1.433      ;
; 1.169  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[8]  ; clk            ; clk         ; 0.000        ; -0.002     ; 1.433      ;
; 1.171  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[0]  ; clk            ; clk         ; 0.000        ; -0.002     ; 1.435      ;
; 1.182  ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[1]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.448      ;
; 1.187  ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.453      ;
; 1.190  ; CLK_Div:div|cnt[18] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.456      ;
; 1.192  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.458      ;
; 1.223  ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[3]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; CLK_Div:div|cnt[16] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.227  ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.493      ;
; 1.227  ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.493      ;
; 1.258  ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.524      ;
; 1.260  ; CLK_Div:div|cnt[14] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.262  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.528      ;
; 1.263  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.529      ;
; 1.263  ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.529      ;
; 1.279  ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.547      ;
; 1.281  ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[2]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.547      ;
; 1.304  ; CLK_Div:div|cnt[20] ; CLK_Div:div|ax      ; clk            ; clk         ; 0.000        ; -0.002     ; 1.568      ;
; 1.320  ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.586      ;
; 1.331  ; CLK_Div:div|cnt[14] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.597      ;
; 1.333  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.599      ;
; 1.335  ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.601      ;
; 1.341  ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[2]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.607      ;
; 1.342  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[12] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.608      ;
; 1.350  ; CLK_Div:div|cnt[18] ; CLK_Div:div|cnt[18] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.616      ;
; 1.352  ; CLK_Div:div|cnt[17] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.618      ;
; 1.352  ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[3]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.618      ;
; 1.366  ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.632      ;
; 1.369  ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.635      ;
; 1.371  ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.639      ;
; 1.391  ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.657      ;
; 1.391  ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.657      ;
; 1.404  ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.672      ;
; 1.405  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.671      ;
; 1.405  ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.671      ;
; 1.412  ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[3]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.678      ;
; 1.437  ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.703      ;
; 1.455  ; CLK_Div:div|cnt[16] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.721      ;
; 1.475  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.741      ;
; 1.476  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.742      ;
; 1.477  ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.743      ;
; 1.488  ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.754      ;
; 1.492  ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.760      ;
; 1.505  ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[0]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.771      ;
; 1.507  ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.773      ;
; 1.511  ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[15] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.777      ;
; 1.513  ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.781      ;
; 1.516  ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[8]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.782      ;
; 1.518  ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[4]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.784      ;
; 1.533  ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.799      ;
; 1.533  ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.799      ;
; 1.546  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.812      ;
; 1.548  ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[6]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.814      ;
; 1.549  ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.817      ;
; 1.561  ; CLK_Div:div|cnt[14] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.827      ;
; 1.563  ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.831      ;
; 1.569  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[20] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.835      ;
; 1.584  ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.852      ;
; 1.599  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[15] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.865      ;
; 1.600  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[18] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.866      ;
; 1.601  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[12] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.602  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[11] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.868      ;
; 1.604  ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.870      ;
; 1.617  ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.885      ;
; 1.621  ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.889      ;
; 1.636  ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.902      ;
; 1.649  ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.915      ;
; 1.655  ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.923      ;
; 1.667  ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.933      ;
; 1.677  ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.945      ;
; 1.688  ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.956      ;
; 1.690  ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[5]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.956      ;
; 1.692  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[11] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.958      ;
; 1.696  ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.962      ;
; 1.705  ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.002      ; 1.973      ;
; 1.706  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.972      ;
; 1.710  ; CLK_Div:div|cnt[16] ; CLK_Div:div|cnt[20] ; clk            ; clk         ; 0.000        ; 0.000      ; 1.976      ;
+--------+---------------------+---------------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_Div:div|ax'                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; -2.171 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[13]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.317      ; 1.662      ;
; -2.171 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[2]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.317      ; 1.662      ;
; -2.171 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[1]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.317      ; 1.662      ;
; -2.171 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[11]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.317      ; 1.662      ;
; -2.171 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[10]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.317      ; 1.662      ;
; -2.171 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[9]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.317      ; 1.662      ;
; -2.171 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[4]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.317      ; 1.662      ;
; -2.147 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[12]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 1.696      ;
; -2.147 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[3]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 1.696      ;
; -2.147 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[0]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 1.696      ;
; -2.147 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[8]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 1.696      ;
; -2.147 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[7]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 1.696      ;
; -2.147 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[6]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 1.696      ;
; -2.147 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[5]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 1.696      ;
; -1.671 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[13]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.317      ; 1.662      ;
; -1.671 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[2]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.317      ; 1.662      ;
; -1.671 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[1]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.317      ; 1.662      ;
; -1.671 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[11]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.317      ; 1.662      ;
; -1.671 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[10]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.317      ; 1.662      ;
; -1.671 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[9]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.317      ; 1.662      ;
; -1.671 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[4]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.317      ; 1.662      ;
; -1.647 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[12]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 1.696      ;
; -1.647 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[3]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 1.696      ;
; -1.647 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[0]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 1.696      ;
; -1.647 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[8]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 1.696      ;
; -1.647 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[7]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 1.696      ;
; -1.647 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[6]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 1.696      ;
; -1.647 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[5]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 1.696      ;
; -1.636 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 2.207      ;
; -1.636 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 2.207      ;
; -1.636 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 2.207      ;
; -1.636 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 2.207      ;
; -1.636 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 2.207      ;
; -1.636 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 2.207      ;
; -1.636 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 2.207      ;
; -1.636 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 3.327      ; 2.207      ;
; -1.193 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[15]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 2.077      ; 1.400      ;
; -1.193 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[14]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 2.077      ; 1.400      ;
; -1.136 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 2.207      ;
; -1.136 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 2.207      ;
; -1.136 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 2.207      ;
; -1.136 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 2.207      ;
; -1.136 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 2.207      ;
; -1.136 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 2.207      ;
; -1.136 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 2.207      ;
; -1.136 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 3.327      ; 2.207      ;
; -0.693 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[15]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 2.077      ; 1.400      ;
; -0.693 ; control_unity:CU|control_block:BC|y_present.search                                                   ; control_unity:CU|registrador:IR|data_out[14]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 2.077      ; 1.400      ;
; -0.003 ; control_unity:CU|control_block:BC|y_next.decoding_387                                                ; control_unity:CU|control_block:BC|y_present.decoding                                                                ; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax ; 0.000        ; -0.179     ; 0.084      ;
; 0.160  ; control_unity:CU|control_block:BC|y_next.store2_333                                                  ; control_unity:CU|control_block:BC|y_present.store2                                                                  ; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax ; 0.000        ; -0.342     ; 0.084      ;
; 0.160  ; control_unity:CU|control_block:BC|y_next.sum2_306                                                    ; control_unity:CU|control_block:BC|y_present.sum2                                                                    ; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax ; 0.000        ; -0.342     ; 0.084      ;
; 0.160  ; control_unity:CU|control_block:BC|y_next.search_402                                                  ; control_unity:CU|control_block:BC|y_present.search                                                                  ; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax ; 0.000        ; -0.342     ; 0.084      ;
; 0.161  ; control_unity:CU|control_block:BC|y_next.load2_360                                                   ; control_unity:CU|control_block:BC|y_present.load2                                                                   ; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax ; 0.000        ; -0.343     ; 0.084      ;
; 0.529  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.795      ;
; 0.814  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.080      ;
; 0.835  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.101      ;
; 0.846  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.113      ;
; 0.847  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.113      ;
; 1.197  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.463      ;
; 1.221  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.487      ;
; 1.232  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.499      ;
; 1.233  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.499      ;
; 1.268  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.534      ;
; 1.289  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.555      ;
; 1.303  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.569      ;
; 1.304  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.570      ;
; 1.339  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.605      ;
; 1.360  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.626      ;
; 1.374  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.640      ;
; 1.380  ; control_unity:CU|control_block:BC|y_present.start                                                    ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.009      ; 1.655      ;
; 1.380  ; control_unity:CU|control_block:BC|y_present.start                                                    ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.009      ; 1.655      ;
; 1.380  ; control_unity:CU|control_block:BC|y_present.start                                                    ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.009      ; 1.655      ;
; 1.380  ; control_unity:CU|control_block:BC|y_present.start                                                    ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.009      ; 1.655      ;
; 1.380  ; control_unity:CU|control_block:BC|y_present.start                                                    ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.009      ; 1.655      ;
; 1.380  ; control_unity:CU|control_block:BC|y_present.start                                                    ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.009      ; 1.655      ;
; 1.380  ; control_unity:CU|control_block:BC|y_present.start                                                    ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.009      ; 1.655      ;
; 1.380  ; control_unity:CU|control_block:BC|y_present.start                                                    ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.009      ; 1.655      ;
; 1.392  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.658      ;
; 1.410  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.676      ;
; 1.445  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.711      ;
; 1.463  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.729      ;
; 1.463  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.729      ;
; 1.481  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.747      ;
; 1.498  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.764      ;
; 1.534  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.800      ;
; 1.569  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.835      ;
; 1.604  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.870      ;
; 1.640  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.906      ;
; 1.675  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.941      ;
; 1.711  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]     ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 1.977      ;
; 2.064  ; control_unity:CU|registrador:IR|data_out[1]                                                          ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.113      ; 2.411      ;
; 2.439  ; control_unity:CU|control_block:BC|y_present.sum1                                                     ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.112      ; 2.785      ;
; 2.645  ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg0 ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_memory_reg0                ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; -0.025     ; 2.854      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock   ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+
; 0.812 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; -0.070     ; 0.976      ;
; 0.813 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; -0.070     ; 0.977      ;
; 0.821 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; -0.070     ; 0.985      ;
; 0.827 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; -0.070     ; 0.991      ;
; 0.828 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; -0.070     ; 0.992      ;
; 0.829 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; -0.070     ; 0.993      ;
; 0.829 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; -0.070     ; 0.993      ;
; 1.073 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; -0.070     ; 1.237      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_Div:div|ax'                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg9  ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search|regout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search|regout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; IM|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; IM|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|ax       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|ax       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[20]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[20]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[9]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|ax|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|ax|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[10]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[10]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[11]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[11]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[12]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[12]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[13]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[13]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[14]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[14]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[15]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[15]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[16]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[16]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[17]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[17]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[18]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[18]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[19]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[19]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[20]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[20]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[9]|clk       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|inclk[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|inclk[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|outclk                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|outclk                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0|combout                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0|combout                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|Selector11~0|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|Selector11~0|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.decoding_387|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.decoding_387|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.load2_360|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.load2_360|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.search_402|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.search_402|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.store2_333|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.store2_333|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.sum2_306|datac                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.sum2_306|datac                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|y_present.decoding|regout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|y_present.decoding|regout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.decoding_387 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.decoding_387 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.load2_360    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.load2_360    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.search_402   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.search_402   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.store2_333   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.store2_333   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.sum2_306     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.sum2_306     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------+----------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+----------------+--------+--------+------------+-----------------+
; addr_in[*]  ; CLK_Div:div|ax ; 0.455  ; 0.455  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[0] ; CLK_Div:div|ax ; 0.455  ; 0.455  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[1] ; CLK_Div:div|ax ; 0.315  ; 0.315  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[2] ; CLK_Div:div|ax ; 0.081  ; 0.081  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[3] ; CLK_Div:div|ax ; -0.960 ; -0.960 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[4] ; CLK_Div:div|ax ; -1.008 ; -1.008 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[5] ; CLK_Div:div|ax ; -1.037 ; -1.037 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[6] ; CLK_Div:div|ax ; -1.037 ; -1.037 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[7] ; CLK_Div:div|ax ; 0.354  ; 0.354  ; Rise       ; CLK_Div:div|ax  ;
+-------------+----------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-------------+----------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+----------------+--------+--------+------------+-----------------+
; addr_in[*]  ; CLK_Div:div|ax ; 1.306  ; 1.306  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[0] ; CLK_Div:div|ax ; -0.186 ; -0.186 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[1] ; CLK_Div:div|ax ; -0.046 ; -0.046 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[2] ; CLK_Div:div|ax ; 0.188  ; 0.188  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[3] ; CLK_Div:div|ax ; 1.229  ; 1.229  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[4] ; CLK_Div:div|ax ; 1.277  ; 1.277  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[5] ; CLK_Div:div|ax ; 1.306  ; 1.306  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[6] ; CLK_Div:div|ax ; 1.306  ; 1.306  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[7] ; CLK_Div:div|ax ; -0.085 ; -0.085 ; Rise       ; CLK_Div:div|ax  ;
+-------------+----------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; D_addr_t[*]       ; CLK_Div:div|ax                                     ; 10.004 ; 10.004 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[0]      ; CLK_Div:div|ax                                     ; 9.371  ; 9.371  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[1]      ; CLK_Div:div|ax                                     ; 9.540  ; 9.540  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[2]      ; CLK_Div:div|ax                                     ; 10.004 ; 10.004 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[3]      ; CLK_Div:div|ax                                     ; 9.812  ; 9.812  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[4]      ; CLK_Div:div|ax                                     ; 9.031  ; 9.031  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[5]      ; CLK_Div:div|ax                                     ; 9.241  ; 9.241  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[6]      ; CLK_Div:div|ax                                     ; 9.422  ; 9.422  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[7]      ; CLK_Div:div|ax                                     ; 9.670  ; 9.670  ; Rise       ; CLK_Div:div|ax                                     ;
; D_rd_t            ; CLK_Div:div|ax                                     ; 8.285  ; 8.285  ; Rise       ; CLK_Div:div|ax                                     ;
; D_wr_t            ; CLK_Div:div|ax                                     ; 7.529  ; 7.529  ; Rise       ; CLK_Div:div|ax                                     ;
; RAM_W_data_t[*]   ; CLK_Div:div|ax                                     ; 11.004 ; 11.004 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[0]  ; CLK_Div:div|ax                                     ; 10.564 ; 10.564 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[1]  ; CLK_Div:div|ax                                     ; 10.452 ; 10.452 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[2]  ; CLK_Div:div|ax                                     ; 10.980 ; 10.980 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[3]  ; CLK_Div:div|ax                                     ; 10.837 ; 10.837 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[4]  ; CLK_Div:div|ax                                     ; 11.004 ; 11.004 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[5]  ; CLK_Div:div|ax                                     ; 10.476 ; 10.476 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[6]  ; CLK_Div:div|ax                                     ; 10.764 ; 10.764 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[7]  ; CLK_Div:div|ax                                     ; 10.347 ; 10.347 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[8]  ; CLK_Div:div|ax                                     ; 10.748 ; 10.748 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[9]  ; CLK_Div:div|ax                                     ; 10.491 ; 10.491 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[10] ; CLK_Div:div|ax                                     ; 10.533 ; 10.533 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[11] ; CLK_Div:div|ax                                     ; 10.250 ; 10.250 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[12] ; CLK_Div:div|ax                                     ; 10.267 ; 10.267 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[13] ; CLK_Div:div|ax                                     ; 10.280 ; 10.280 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[14] ; CLK_Div:div|ax                                     ; 10.503 ; 10.503 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[15] ; CLK_Div:div|ax                                     ; 10.525 ; 10.525 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_addr_t[*]   ; CLK_Div:div|ax                                     ; 9.969  ; 9.969  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[0]  ; CLK_Div:div|ax                                     ; 9.522  ; 9.522  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[1]  ; CLK_Div:div|ax                                     ; 9.969  ; 9.969  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[2]  ; CLK_Div:div|ax                                     ; 9.521  ; 9.521  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[3]  ; CLK_Div:div|ax                                     ; 9.445  ; 9.445  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_rd_t        ; CLK_Div:div|ax                                     ; 9.193  ; 9.193  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_addr_t[*]   ; CLK_Div:div|ax                                     ; 9.416  ; 9.416  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[0]  ; CLK_Div:div|ax                                     ; 9.416  ; 9.416  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[1]  ; CLK_Div:div|ax                                     ; 9.232  ; 9.232  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[2]  ; CLK_Div:div|ax                                     ; 9.384  ; 9.384  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[3]  ; CLK_Div:div|ax                                     ; 9.176  ; 9.176  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_rd_t        ; CLK_Div:div|ax                                     ; 9.077  ; 9.077  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_addr_t[*]    ; CLK_Div:div|ax                                     ; 9.334  ; 9.334  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[0]   ; CLK_Div:div|ax                                     ; 8.849  ; 8.849  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[1]   ; CLK_Div:div|ax                                     ; 8.692  ; 8.692  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[2]   ; CLK_Div:div|ax                                     ; 9.334  ; 9.334  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[3]   ; CLK_Div:div|ax                                     ; 9.067  ; 9.067  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_wr_t         ; CLK_Div:div|ax                                     ; 8.871  ; 8.871  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_s_t            ; CLK_Div:div|ax                                     ; 8.896  ; 8.896  ; Rise       ; CLK_Div:div|ax                                     ;
; R_data_t[*]       ; CLK_Div:div|ax                                     ; 11.217 ; 11.217 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[0]      ; CLK_Div:div|ax                                     ; 10.453 ; 10.453 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[1]      ; CLK_Div:div|ax                                     ; 10.660 ; 10.660 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[2]      ; CLK_Div:div|ax                                     ; 10.695 ; 10.695 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[3]      ; CLK_Div:div|ax                                     ; 10.389 ; 10.389 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[4]      ; CLK_Div:div|ax                                     ; 10.402 ; 10.402 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[5]      ; CLK_Div:div|ax                                     ; 10.440 ; 10.440 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[6]      ; CLK_Div:div|ax                                     ; 10.984 ; 10.984 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[7]      ; CLK_Div:div|ax                                     ; 10.604 ; 10.604 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[8]      ; CLK_Div:div|ax                                     ; 10.926 ; 10.926 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[9]      ; CLK_Div:div|ax                                     ; 10.645 ; 10.645 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[10]     ; CLK_Div:div|ax                                     ; 10.934 ; 10.934 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[11]     ; CLK_Div:div|ax                                     ; 10.671 ; 10.671 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[12]     ; CLK_Div:div|ax                                     ; 11.015 ; 11.015 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[13]     ; CLK_Div:div|ax                                     ; 11.217 ; 11.217 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[14]     ; CLK_Div:div|ax                                     ; 11.002 ; 11.002 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[15]     ; CLK_Div:div|ax                                     ; 10.695 ; 10.695 ; Rise       ; CLK_Div:div|ax                                     ;
; alu_s0_t          ; CLK_Div:div|ax                                     ; 9.067  ; 9.067  ; Rise       ; CLK_Div:div|ax                                     ;
; hex0[*]           ; CLK_Div:div|ax                                     ; 21.079 ; 21.079 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[0]          ; CLK_Div:div|ax                                     ; 21.079 ; 21.079 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[1]          ; CLK_Div:div|ax                                     ; 21.060 ; 21.060 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[2]          ; CLK_Div:div|ax                                     ; 21.068 ; 21.068 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[3]          ; CLK_Div:div|ax                                     ; 20.632 ; 20.632 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[4]          ; CLK_Div:div|ax                                     ; 20.632 ; 20.632 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[5]          ; CLK_Div:div|ax                                     ; 20.812 ; 20.812 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[6]          ; CLK_Div:div|ax                                     ; 20.827 ; 20.827 ; Rise       ; CLK_Div:div|ax                                     ;
; hex1[*]           ; CLK_Div:div|ax                                     ; 22.774 ; 22.774 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[0]          ; CLK_Div:div|ax                                     ; 22.570 ; 22.570 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[1]          ; CLK_Div:div|ax                                     ; 22.614 ; 22.614 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[2]          ; CLK_Div:div|ax                                     ; 22.679 ; 22.679 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[3]          ; CLK_Div:div|ax                                     ; 22.571 ; 22.571 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[4]          ; CLK_Div:div|ax                                     ; 22.663 ; 22.663 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[5]          ; CLK_Div:div|ax                                     ; 22.755 ; 22.755 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[6]          ; CLK_Div:div|ax                                     ; 22.774 ; 22.774 ; Rise       ; CLK_Div:div|ax                                     ;
; hex2[*]           ; CLK_Div:div|ax                                     ; 23.665 ; 23.665 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[0]          ; CLK_Div:div|ax                                     ; 23.659 ; 23.659 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[1]          ; CLK_Div:div|ax                                     ; 23.665 ; 23.665 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[2]          ; CLK_Div:div|ax                                     ; 23.590 ; 23.590 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[3]          ; CLK_Div:div|ax                                     ; 23.662 ; 23.662 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[4]          ; CLK_Div:div|ax                                     ; 23.409 ; 23.409 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[5]          ; CLK_Div:div|ax                                     ; 23.366 ; 23.366 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[6]          ; CLK_Div:div|ax                                     ; 23.400 ; 23.400 ; Rise       ; CLK_Div:div|ax                                     ;
; hex3[*]           ; CLK_Div:div|ax                                     ; 24.040 ; 24.040 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[0]          ; CLK_Div:div|ax                                     ; 23.995 ; 23.995 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[1]          ; CLK_Div:div|ax                                     ; 23.778 ; 23.778 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[2]          ; CLK_Div:div|ax                                     ; 23.736 ; 23.736 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[3]          ; CLK_Div:div|ax                                     ; 23.609 ; 23.609 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[4]          ; CLK_Div:div|ax                                     ; 23.566 ; 23.566 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[5]          ; CLK_Div:div|ax                                     ; 23.975 ; 23.975 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[6]          ; CLK_Div:div|ax                                     ; 24.040 ; 24.040 ; Rise       ; CLK_Div:div|ax                                     ;
; rom_addr_t[*]     ; CLK_Div:div|ax                                     ; 7.783  ; 7.783  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[0]    ; CLK_Div:div|ax                                     ; 7.538  ; 7.538  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[1]    ; CLK_Div:div|ax                                     ; 7.783  ; 7.783  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[2]    ; CLK_Div:div|ax                                     ; 7.335  ; 7.335  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[3]    ; CLK_Div:div|ax                                     ; 7.559  ; 7.559  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[4]    ; CLK_Div:div|ax                                     ; 7.337  ; 7.337  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[5]    ; CLK_Div:div|ax                                     ; 7.106  ; 7.106  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[6]    ; CLK_Div:div|ax                                     ; 7.291  ; 7.291  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[7]    ; CLK_Div:div|ax                                     ; 7.775  ; 7.775  ; Rise       ; CLK_Div:div|ax                                     ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 10.880 ; 10.880 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 10.601 ; 10.601 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 10.399 ; 10.399 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 10.107 ; 10.107 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 10.523 ; 10.523 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 10.415 ; 10.415 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 10.606 ; 10.606 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 10.880 ; 10.880 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 10.607 ; 10.607 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 9.881  ; 9.881  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 10.127 ; 10.127 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 10.364 ; 10.364 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 10.148 ; 10.148 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 10.147 ; 10.147 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 10.296 ; 10.296 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 10.399 ; 10.399 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 10.169 ; 10.169 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 3.754  ;        ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;        ; 3.754  ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; D_addr_t[*]       ; CLK_Div:div|ax                                     ; 7.741  ; 7.741  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[0]      ; CLK_Div:div|ax                                     ; 8.029  ; 8.029  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[1]      ; CLK_Div:div|ax                                     ; 7.741  ; 7.741  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[2]      ; CLK_Div:div|ax                                     ; 8.384  ; 8.384  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[3]      ; CLK_Div:div|ax                                     ; 8.594  ; 8.594  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[4]      ; CLK_Div:div|ax                                     ; 8.574  ; 8.574  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[5]      ; CLK_Div:div|ax                                     ; 8.628  ; 8.628  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[6]      ; CLK_Div:div|ax                                     ; 8.991  ; 8.991  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[7]      ; CLK_Div:div|ax                                     ; 9.053  ; 9.053  ; Rise       ; CLK_Div:div|ax                                     ;
; D_rd_t            ; CLK_Div:div|ax                                     ; 8.285  ; 8.285  ; Rise       ; CLK_Div:div|ax                                     ;
; D_wr_t            ; CLK_Div:div|ax                                     ; 7.529  ; 7.529  ; Rise       ; CLK_Div:div|ax                                     ;
; RAM_W_data_t[*]   ; CLK_Div:div|ax                                     ; 10.250 ; 10.250 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[0]  ; CLK_Div:div|ax                                     ; 10.564 ; 10.564 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[1]  ; CLK_Div:div|ax                                     ; 10.452 ; 10.452 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[2]  ; CLK_Div:div|ax                                     ; 10.980 ; 10.980 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[3]  ; CLK_Div:div|ax                                     ; 10.837 ; 10.837 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[4]  ; CLK_Div:div|ax                                     ; 11.004 ; 11.004 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[5]  ; CLK_Div:div|ax                                     ; 10.476 ; 10.476 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[6]  ; CLK_Div:div|ax                                     ; 10.764 ; 10.764 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[7]  ; CLK_Div:div|ax                                     ; 10.347 ; 10.347 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[8]  ; CLK_Div:div|ax                                     ; 10.748 ; 10.748 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[9]  ; CLK_Div:div|ax                                     ; 10.491 ; 10.491 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[10] ; CLK_Div:div|ax                                     ; 10.533 ; 10.533 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[11] ; CLK_Div:div|ax                                     ; 10.250 ; 10.250 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[12] ; CLK_Div:div|ax                                     ; 10.267 ; 10.267 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[13] ; CLK_Div:div|ax                                     ; 10.280 ; 10.280 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[14] ; CLK_Div:div|ax                                     ; 10.503 ; 10.503 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[15] ; CLK_Div:div|ax                                     ; 10.525 ; 10.525 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_addr_t[*]   ; CLK_Div:div|ax                                     ; 8.847  ; 8.847  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[0]  ; CLK_Div:div|ax                                     ; 8.847  ; 8.847  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[1]  ; CLK_Div:div|ax                                     ; 9.068  ; 9.068  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[2]  ; CLK_Div:div|ax                                     ; 8.855  ; 8.855  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[3]  ; CLK_Div:div|ax                                     ; 9.054  ; 9.054  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_rd_t        ; CLK_Div:div|ax                                     ; 8.945  ; 8.945  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_addr_t[*]   ; CLK_Div:div|ax                                     ; 7.553  ; 7.553  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[0]  ; CLK_Div:div|ax                                     ; 8.112  ; 8.112  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[1]  ; CLK_Div:div|ax                                     ; 7.553  ; 7.553  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[2]  ; CLK_Div:div|ax                                     ; 7.961  ; 7.961  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[3]  ; CLK_Div:div|ax                                     ; 8.299  ; 8.299  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_rd_t        ; CLK_Div:div|ax                                     ; 8.997  ; 8.997  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_addr_t[*]    ; CLK_Div:div|ax                                     ; 8.405  ; 8.405  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[0]   ; CLK_Div:div|ax                                     ; 8.405  ; 8.405  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[1]   ; CLK_Div:div|ax                                     ; 8.501  ; 8.501  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[2]   ; CLK_Div:div|ax                                     ; 9.179  ; 9.179  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[3]   ; CLK_Div:div|ax                                     ; 8.622  ; 8.622  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_wr_t         ; CLK_Div:div|ax                                     ; 8.680  ; 8.680  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_s_t            ; CLK_Div:div|ax                                     ; 8.413  ; 8.413  ; Rise       ; CLK_Div:div|ax                                     ;
; R_data_t[*]       ; CLK_Div:div|ax                                     ; 10.389 ; 10.389 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[0]      ; CLK_Div:div|ax                                     ; 10.453 ; 10.453 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[1]      ; CLK_Div:div|ax                                     ; 10.660 ; 10.660 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[2]      ; CLK_Div:div|ax                                     ; 10.695 ; 10.695 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[3]      ; CLK_Div:div|ax                                     ; 10.389 ; 10.389 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[4]      ; CLK_Div:div|ax                                     ; 10.402 ; 10.402 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[5]      ; CLK_Div:div|ax                                     ; 10.440 ; 10.440 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[6]      ; CLK_Div:div|ax                                     ; 10.984 ; 10.984 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[7]      ; CLK_Div:div|ax                                     ; 10.604 ; 10.604 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[8]      ; CLK_Div:div|ax                                     ; 10.926 ; 10.926 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[9]      ; CLK_Div:div|ax                                     ; 10.645 ; 10.645 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[10]     ; CLK_Div:div|ax                                     ; 10.934 ; 10.934 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[11]     ; CLK_Div:div|ax                                     ; 10.671 ; 10.671 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[12]     ; CLK_Div:div|ax                                     ; 11.015 ; 11.015 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[13]     ; CLK_Div:div|ax                                     ; 11.217 ; 11.217 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[14]     ; CLK_Div:div|ax                                     ; 11.002 ; 11.002 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[15]     ; CLK_Div:div|ax                                     ; 10.695 ; 10.695 ; Rise       ; CLK_Div:div|ax                                     ;
; alu_s0_t          ; CLK_Div:div|ax                                     ; 8.987  ; 8.987  ; Rise       ; CLK_Div:div|ax                                     ;
; hex0[*]           ; CLK_Div:div|ax                                     ; 10.854 ; 10.854 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[0]          ; CLK_Div:div|ax                                     ; 11.159 ; 11.159 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[1]          ; CLK_Div:div|ax                                     ; 11.121 ; 11.121 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[2]          ; CLK_Div:div|ax                                     ; 11.144 ; 11.144 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[3]          ; CLK_Div:div|ax                                     ; 10.892 ; 10.892 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[4]          ; CLK_Div:div|ax                                     ; 10.854 ; 10.854 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[5]          ; CLK_Div:div|ax                                     ; 10.892 ; 10.892 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[6]          ; CLK_Div:div|ax                                     ; 10.888 ; 10.888 ; Rise       ; CLK_Div:div|ax                                     ;
; hex1[*]           ; CLK_Div:div|ax                                     ; 12.893 ; 12.893 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[0]          ; CLK_Div:div|ax                                     ; 12.893 ; 12.893 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[1]          ; CLK_Div:div|ax                                     ; 12.926 ; 12.926 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[2]          ; CLK_Div:div|ax                                     ; 12.979 ; 12.979 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[3]          ; CLK_Div:div|ax                                     ; 12.911 ; 12.911 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[4]          ; CLK_Div:div|ax                                     ; 13.031 ; 13.031 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[5]          ; CLK_Div:div|ax                                     ; 13.076 ; 13.076 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[6]          ; CLK_Div:div|ax                                     ; 13.097 ; 13.097 ; Rise       ; CLK_Div:div|ax                                     ;
; hex2[*]           ; CLK_Div:div|ax                                     ; 14.137 ; 14.137 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[0]          ; CLK_Div:div|ax                                     ; 14.425 ; 14.425 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[1]          ; CLK_Div:div|ax                                     ; 14.437 ; 14.437 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[2]          ; CLK_Div:div|ax                                     ; 14.341 ; 14.341 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[3]          ; CLK_Div:div|ax                                     ; 14.443 ; 14.443 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[4]          ; CLK_Div:div|ax                                     ; 14.189 ; 14.189 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[5]          ; CLK_Div:div|ax                                     ; 14.137 ; 14.137 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[6]          ; CLK_Div:div|ax                                     ; 14.175 ; 14.175 ; Rise       ; CLK_Div:div|ax                                     ;
; hex3[*]           ; CLK_Div:div|ax                                     ; 15.779 ; 15.779 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[0]          ; CLK_Div:div|ax                                     ; 16.036 ; 16.036 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[1]          ; CLK_Div:div|ax                                     ; 15.819 ; 15.819 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[2]          ; CLK_Div:div|ax                                     ; 15.779 ; 15.779 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[3]          ; CLK_Div:div|ax                                     ; 15.840 ; 15.840 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[4]          ; CLK_Div:div|ax                                     ; 15.797 ; 15.797 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[5]          ; CLK_Div:div|ax                                     ; 16.022 ; 16.022 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[6]          ; CLK_Div:div|ax                                     ; 16.081 ; 16.081 ; Rise       ; CLK_Div:div|ax                                     ;
; rom_addr_t[*]     ; CLK_Div:div|ax                                     ; 7.106  ; 7.106  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[0]    ; CLK_Div:div|ax                                     ; 7.538  ; 7.538  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[1]    ; CLK_Div:div|ax                                     ; 7.783  ; 7.783  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[2]    ; CLK_Div:div|ax                                     ; 7.335  ; 7.335  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[3]    ; CLK_Div:div|ax                                     ; 7.559  ; 7.559  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[4]    ; CLK_Div:div|ax                                     ; 7.337  ; 7.337  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[5]    ; CLK_Div:div|ax                                     ; 7.106  ; 7.106  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[6]    ; CLK_Div:div|ax                                     ; 7.291  ; 7.291  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[7]    ; CLK_Div:div|ax                                     ; 7.775  ; 7.775  ; Rise       ; CLK_Div:div|ax                                     ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 9.881  ; 9.881  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 10.601 ; 10.601 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 10.399 ; 10.399 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 10.107 ; 10.107 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 10.523 ; 10.523 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 10.415 ; 10.415 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 10.606 ; 10.606 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 10.880 ; 10.880 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 10.607 ; 10.607 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 9.881  ; 9.881  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 10.127 ; 10.127 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 10.364 ; 10.364 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 10.148 ; 10.148 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 10.147 ; 10.147 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 10.296 ; 10.296 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 10.399 ; 10.399 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 10.169 ; 10.169 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 3.754  ;        ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;        ; 3.754  ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                      ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK_Div:div|ax                                       ; -3.270 ; -265.120      ;
; clk                                                  ; -0.690 ; -5.354        ;
; control_unity:CU|control_block:BC|y_present.decoding ; 0.049  ; 0.000         ;
; control_unity:CU|control_block:BC|y_present.search   ; 0.438  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -1.555 ; -1.555        ;
; control_unity:CU|control_block:BC|y_present.decoding ; -1.488 ; -1.488        ;
; CLK_Div:div|ax                                       ; -1.293 ; -27.749       ;
; control_unity:CU|control_block:BC|y_present.search   ; 0.296  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK_Div:div|ax                                       ; -2.000 ; -623.828      ;
; control_unity:CU|control_block:BC|y_present.search   ; -1.423 ; -22.768       ;
; clk                                                  ; -1.380 ; -23.380       ;
; control_unity:CU|control_block:BC|y_present.decoding ; 0.500  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_Div:div|ax'                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -3.270 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.264      ;
; -3.270 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.264      ;
; -3.270 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.264      ;
; -3.270 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.264      ;
; -3.231 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 4.227      ;
; -3.231 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 4.227      ;
; -3.231 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 4.227      ;
; -3.231 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 4.227      ;
; -3.186 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.178      ;
; -3.186 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.178      ;
; -3.186 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.178      ;
; -3.186 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.178      ;
; -3.164 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.156      ;
; -3.164 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.156      ;
; -3.164 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.156      ;
; -3.164 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.156      ;
; -3.151 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.143      ;
; -3.151 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.143      ;
; -3.151 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.143      ;
; -3.151 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.143      ;
; -3.147 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.141      ;
; -3.147 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.141      ;
; -3.147 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.141      ;
; -3.147 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.141      ;
; -3.134 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.126      ;
; -3.134 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.126      ;
; -3.134 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.126      ;
; -3.134 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.126      ;
; -3.125 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.119      ;
; -3.125 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.119      ;
; -3.125 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.119      ;
; -3.125 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.119      ;
; -3.112 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.106      ;
; -3.112 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.106      ;
; -3.112 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.106      ;
; -3.112 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.106      ;
; -3.095 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.089      ;
; -3.095 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.089      ;
; -3.095 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.089      ;
; -3.095 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.089      ;
; -3.053 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.047      ;
; -3.053 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.047      ;
; -3.053 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.047      ;
; -3.053 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.047      ;
; -3.034 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.026      ;
; -3.034 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.026      ;
; -3.034 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.026      ;
; -3.034 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.026      ;
; -3.025 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.019      ;
; -3.025 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.019      ;
; -3.025 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.019      ;
; -3.025 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 4.019      ;
; -3.017 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.009      ;
; -3.017 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.009      ;
; -3.017 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.009      ;
; -3.017 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.009      ;
; -3.014 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 4.010      ;
; -3.014 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 4.010      ;
; -3.014 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 4.010      ;
; -3.014 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 4.010      ;
; -3.013 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.005      ;
; -3.013 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.005      ;
; -3.013 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.005      ;
; -3.013 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 4.005      ;
; -2.995 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.989      ;
; -2.995 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.989      ;
; -2.995 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.989      ;
; -2.995 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.989      ;
; -2.986 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 3.982      ;
; -2.986 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 3.982      ;
; -2.986 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 3.982      ;
; -2.986 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.003     ; 3.982      ;
; -2.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.972      ;
; -2.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.972      ;
; -2.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.972      ;
; -2.978 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.972      ;
; -2.975 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 3.967      ;
; -2.975 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 3.967      ;
; -2.975 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 3.967      ;
; -2.975 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.007     ; 3.967      ;
; -2.974 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.968      ;
; -2.974 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.968      ;
; -2.974 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.968      ;
; -2.974 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.968      ;
; -2.936 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.930      ;
; -2.936 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.930      ;
; -2.936 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.930      ;
; -2.936 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.930      ;
; -2.922 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.916      ;
; -2.922 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.916      ;
; -2.922 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.916      ;
; -2.922 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.916      ;
; -2.900 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.894      ;
; -2.900 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.894      ;
; -2.900 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.894      ;
; -2.900 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.894      ;
; -2.899 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.893      ;
; -2.899 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.893      ;
; -2.899 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.893      ;
; -2.899 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9 ; CLK_Div:div|ax ; CLK_Div:div|ax ; 1.000        ; -0.005     ; 3.893      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                  ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -0.690 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.724      ;
; -0.654 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.688      ;
; -0.628 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.662      ;
; -0.592 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.626      ;
; -0.576 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.610      ;
; -0.525 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.559      ;
; -0.517 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.551      ;
; -0.514 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.548      ;
; -0.498 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.532      ;
; -0.481 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.515      ;
; -0.466 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.498      ;
; -0.463 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.497      ;
; -0.462 ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.496      ;
; -0.454 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.488      ;
; -0.450 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.482      ;
; -0.440 ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.474      ;
; -0.436 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.470      ;
; -0.418 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.452      ;
; -0.413 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[19] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.447      ;
; -0.403 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.437      ;
; -0.400 ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.434      ;
; -0.390 ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.424      ;
; -0.380 ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.412      ;
; -0.378 ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.412      ;
; -0.377 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[19] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.411      ;
; -0.376 ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.410      ;
; -0.376 ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.410      ;
; -0.352 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.386      ;
; -0.352 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.386      ;
; -0.341 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.373      ;
; -0.341 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.373      ;
; -0.340 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.372      ;
; -0.340 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.374      ;
; -0.337 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.369      ;
; -0.333 ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.365      ;
; -0.328 ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.362      ;
; -0.325 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.359      ;
; -0.325 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.357      ;
; -0.325 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.357      ;
; -0.324 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.356      ;
; -0.321 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.353      ;
; -0.316 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.350      ;
; -0.308 ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.342      ;
; -0.299 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[19] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.333      ;
; -0.291 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.325      ;
; -0.289 ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.323      ;
; -0.289 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.323      ;
; -0.284 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[17] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.318      ;
; -0.267 ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.301      ;
; -0.262 ; CLK_Div:div|cnt[18] ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.292      ;
; -0.262 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.296      ;
; -0.259 ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.291      ;
; -0.259 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.293      ;
; -0.255 ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.287      ;
; -0.255 ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.287      ;
; -0.254 ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.286      ;
; -0.253 ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.287      ;
; -0.251 ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.285      ;
; -0.251 ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.285      ;
; -0.251 ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.285      ;
; -0.251 ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.285      ;
; -0.251 ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.283      ;
; -0.249 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[16] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.283      ;
; -0.248 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[19] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.282      ;
; -0.248 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[17] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.282      ;
; -0.247 ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.281      ;
; -0.247 ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.281      ;
; -0.247 ; CLK_Div:div|cnt[17] ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.277      ;
; -0.230 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.260      ;
; -0.229 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.259      ;
; -0.229 ; CLK_Div:div|cnt[11] ; CLK_Div:div|ax      ; clk          ; clk         ; 1.000        ; -0.002     ; 1.259      ;
; -0.228 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.258      ;
; -0.228 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.258      ;
; -0.227 ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.257      ;
; -0.226 ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.260      ;
; -0.221 ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[19] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.255      ;
; -0.217 ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.251      ;
; -0.214 ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.248      ;
; -0.214 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.244      ;
; -0.213 ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[16] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.247      ;
; -0.213 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.243      ;
; -0.213 ; CLK_Div:div|cnt[12] ; CLK_Div:div|ax      ; clk          ; clk         ; 1.000        ; -0.002     ; 1.243      ;
; -0.212 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.242      ;
; -0.212 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.242      ;
; -0.211 ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.241      ;
; -0.210 ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.244      ;
; -0.209 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.241      ;
; -0.208 ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.240      ;
; -0.208 ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.240      ;
; -0.207 ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.239      ;
; -0.206 ; CLK_Div:div|cnt[14] ; CLK_Div:div|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.238      ;
; -0.204 ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.236      ;
; -0.200 ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.234      ;
; -0.196 ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.230      ;
; -0.193 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.225      ;
; -0.187 ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.221      ;
; -0.185 ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[19] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.219      ;
; -0.184 ; CLK_Div:div|cnt[16] ; CLK_Div:div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 1.214      ;
; -0.180 ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.212      ;
; -0.179 ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[14] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.213      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                                                                                                                                ;
+-------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                               ; Launch Clock                                       ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.049 ; control_unity:CU|control_block:BC|y_present.load2  ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.108      ; 0.662      ;
; 0.063 ; control_unity:CU|control_block:BC|y_present.sum2   ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.108      ; 0.648      ;
; 0.132 ; control_unity:CU|control_block:BC|y_present.store2 ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.108      ; 0.579      ;
; 0.160 ; control_unity:CU|control_block:BC|y_present.start  ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.108      ; 0.551      ;
; 0.262 ; control_unity:CU|control_block:BC|y_present.sum1   ; control_unity:CU|control_block:BC|y_next.sum2_306     ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.108      ; 0.363      ;
; 0.274 ; control_unity:CU|control_block:BC|y_present.load1  ; control_unity:CU|control_block:BC|y_next.load2_360    ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.109      ; 0.351      ;
; 0.289 ; control_unity:CU|control_block:BC|y_present.store1 ; control_unity:CU|control_block:BC|y_next.store2_333   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.108      ; 0.353      ;
; 1.634 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 0.500        ; 1.914      ; 0.567      ;
; 2.134 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 1.914      ; 0.567      ;
+-------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock   ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+
; 0.438 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.051      ; 0.612      ;
; 0.556 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.051      ; 0.494      ;
; 0.556 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.051      ; 0.494      ;
; 0.556 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.051      ; 0.494      ;
; 0.557 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.051      ; 0.493      ;
; 0.560 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.051      ; 0.490      ;
; 0.565 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.051      ; 0.485      ;
; 0.565 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.051      ; 0.485      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                     ;
+--------+---------------------+---------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+----------------+-------------+--------------+------------+------------+
; -1.555 ; CLK_Div:div|ax      ; CLK_Div:div|ax      ; CLK_Div:div|ax ; clk         ; 0.000        ; 1.629      ; 0.367      ;
; -1.055 ; CLK_Div:div|ax      ; CLK_Div:div|ax      ; CLK_Div:div|ax ; clk         ; -0.500       ; 1.629      ; 0.367      ;
; 0.215  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[20] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.308  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[15] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.460      ;
; 0.310  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[11] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.462      ;
; 0.355  ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[3]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[1]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; CLK_Div:div|cnt[14] ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; CLK_Div:div|cnt[17] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.370  ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[2]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; CLK_Div:div|cnt[16] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.389  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[18] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.541      ;
; 0.389  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[12] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.541      ;
; 0.495  ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[1]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.647      ;
; 0.498  ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; CLK_Div:div|cnt[18] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.501  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.653      ;
; 0.510  ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[3]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; CLK_Div:div|cnt[16] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.666      ;
; 0.528  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[0]  ; clk            ; clk         ; 0.000        ; -0.002     ; 0.678      ;
; 0.528  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[4]  ; clk            ; clk         ; 0.000        ; -0.002     ; 0.678      ;
; 0.528  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[5]  ; clk            ; clk         ; 0.000        ; -0.002     ; 0.678      ;
; 0.528  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[8]  ; clk            ; clk         ; 0.000        ; -0.002     ; 0.678      ;
; 0.529  ; CLK_Div:div|cnt[20] ; CLK_Div:div|cnt[6]  ; clk            ; clk         ; 0.000        ; -0.002     ; 0.679      ;
; 0.533  ; CLK_Div:div|cnt[14] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.536  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.688      ;
; 0.544  ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.698      ;
; 0.553  ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[2]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.705      ;
; 0.563  ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.715      ;
; 0.568  ; CLK_Div:div|cnt[14] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.720      ;
; 0.571  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.724      ;
; 0.579  ; CLK_Div:div|cnt[20] ; CLK_Div:div|ax      ; clk            ; clk         ; 0.000        ; -0.002     ; 0.729      ;
; 0.581  ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.736      ;
; 0.588  ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[3]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.740      ;
; 0.589  ; CLK_Div:div|cnt[17] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.741      ;
; 0.589  ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[2]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.741      ;
; 0.598  ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.750      ;
; 0.599  ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.753      ;
; 0.599  ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.751      ;
; 0.606  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[12] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.758      ;
; 0.611  ; CLK_Div:div|cnt[18] ; CLK_Div:div|cnt[18] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.763      ;
; 0.616  ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.768      ;
; 0.619  ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.773      ;
; 0.624  ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[3]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.776      ;
; 0.641  ; CLK_Div:div|cnt[16] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; CLK_Div:div|cnt[12] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.642  ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.794      ;
; 0.649  ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.803      ;
; 0.650  ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.802      ;
; 0.659  ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[0]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.811      ;
; 0.662  ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.814      ;
; 0.663  ; CLK_Div:div|cnt[15] ; CLK_Div:div|cnt[15] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.815      ;
; 0.664  ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[8]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.816      ;
; 0.668  ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[4]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.820      ;
; 0.668  ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.820      ;
; 0.669  ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.823      ;
; 0.669  ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.821      ;
; 0.676  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.828      ;
; 0.677  ; CLK_Div:div|cnt[6]  ; CLK_Div:div|cnt[6]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.829      ;
; 0.684  ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.838      ;
; 0.691  ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.845      ;
; 0.697  ; CLK_Div:div|cnt[14] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.849      ;
; 0.703  ; CLK_Div:div|cnt[10] ; CLK_Div:div|cnt[17] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.855      ;
; 0.704  ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.858      ;
; 0.706  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[20] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.858      ;
; 0.707  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[18] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.859      ;
; 0.708  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[15] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.860      ;
; 0.708  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[12] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.860      ;
; 0.711  ; CLK_Div:div|cnt[19] ; CLK_Div:div|cnt[11] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.863      ;
; 0.720  ; CLK_Div:div|cnt[2]  ; CLK_Div:div|cnt[9]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.872      ;
; 0.724  ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[13] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.878      ;
; 0.727  ; CLK_Div:div|cnt[4]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.881      ;
; 0.728  ; CLK_Div:div|cnt[1]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.880      ;
; 0.739  ; CLK_Div:div|cnt[8]  ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.893      ;
; 0.742  ; CLK_Div:div|cnt[5]  ; CLK_Div:div|cnt[5]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.894      ;
; 0.743  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[11] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.895      ;
; 0.744  ; CLK_Div:div|cnt[11] ; CLK_Div:div|cnt[12] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.896      ;
; 0.745  ; CLK_Div:div|cnt[13] ; CLK_Div:div|cnt[19] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.897      ;
; 0.754  ; CLK_Div:div|cnt[9]  ; CLK_Div:div|cnt[16] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.908      ;
; 0.754  ; CLK_Div:div|cnt[3]  ; CLK_Div:div|cnt[10] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.908      ;
; 0.759  ; CLK_Div:div|cnt[7]  ; CLK_Div:div|cnt[14] ; clk            ; clk         ; 0.000        ; 0.002      ; 0.913      ;
; 0.764  ; CLK_Div:div|cnt[16] ; CLK_Div:div|cnt[20] ; clk            ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.764  ; CLK_Div:div|cnt[0]  ; CLK_Div:div|cnt[7]  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.916      ;
+--------+---------------------+---------------------+----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                               ; Launch Clock                                       ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.488 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 1.914      ; 0.567      ;
; -0.988 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; -0.500       ; 1.914      ; 0.567      ;
; 0.242  ; control_unity:CU|control_block:BC|y_present.load1  ; control_unity:CU|control_block:BC|y_next.load2_360    ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.109      ; 0.351      ;
; 0.245  ; control_unity:CU|control_block:BC|y_present.store1 ; control_unity:CU|control_block:BC|y_next.store2_333   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.108      ; 0.353      ;
; 0.255  ; control_unity:CU|control_block:BC|y_present.sum1   ; control_unity:CU|control_block:BC|y_next.sum2_306     ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.108      ; 0.363      ;
; 0.443  ; control_unity:CU|control_block:BC|y_present.start  ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.108      ; 0.551      ;
; 0.471  ; control_unity:CU|control_block:BC|y_present.store2 ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.108      ; 0.579      ;
; 0.540  ; control_unity:CU|control_block:BC|y_present.sum2   ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.108      ; 0.648      ;
; 0.554  ; control_unity:CU|control_block:BC|y_present.load2  ; control_unity:CU|control_block:BC|y_next.search_402   ; CLK_Div:div|ax                                     ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.108      ; 0.662      ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_Div:div|ax'                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; -1.293 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[13]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.876      ; 0.876      ;
; -1.293 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[2]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.876      ; 0.876      ;
; -1.293 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[1]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.876      ; 0.876      ;
; -1.293 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[11]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.876      ; 0.876      ;
; -1.293 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[10]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.876      ; 0.876      ;
; -1.293 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[9]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.876      ; 0.876      ;
; -1.293 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[4]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.876      ; 0.876      ;
; -1.275 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[12]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 0.904      ;
; -1.275 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[3]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 0.904      ;
; -1.275 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[0]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 0.904      ;
; -1.275 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[8]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 0.904      ;
; -1.275 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[7]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 0.904      ;
; -1.275 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[6]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 0.904      ;
; -1.275 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[5]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 0.904      ;
; -1.050 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 1.129      ;
; -1.050 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 1.129      ;
; -1.050 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 1.129      ;
; -1.050 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 1.129      ;
; -1.050 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 1.129      ;
; -1.050 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 1.129      ;
; -1.050 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 1.129      ;
; -1.050 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.886      ; 1.129      ;
; -0.793 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[13]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.876      ; 0.876      ;
; -0.793 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[2]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.876      ; 0.876      ;
; -0.793 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[1]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.876      ; 0.876      ;
; -0.793 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[11]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.876      ; 0.876      ;
; -0.793 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[10]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.876      ; 0.876      ;
; -0.793 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[9]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.876      ; 0.876      ;
; -0.793 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[4]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.876      ; 0.876      ;
; -0.775 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[12]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 0.904      ;
; -0.775 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[3]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 0.904      ;
; -0.775 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[0]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 0.904      ;
; -0.775 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[8]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 0.904      ;
; -0.775 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[7]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 0.904      ;
; -0.775 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[6]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 0.904      ;
; -0.775 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[5]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 0.904      ;
; -0.646 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[15]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.106      ; 0.753      ;
; -0.646 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[14]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; 0.000        ; 1.106      ; 0.753      ;
; -0.550 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 1.129      ;
; -0.550 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 1.129      ;
; -0.550 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 1.129      ;
; -0.550 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 1.129      ;
; -0.550 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 1.129      ;
; -0.550 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 1.129      ;
; -0.550 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 1.129      ;
; -0.550 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.886      ; 1.129      ;
; -0.146 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[15]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.106      ; 0.753      ;
; -0.146 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[14]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax ; -0.500       ; 1.106      ; 0.753      ;
; -0.074 ; control_unity:CU|control_block:BC|y_next.decoding_387                                            ; control_unity:CU|control_block:BC|y_present.decoding                                                                ; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax ; 0.000        ; -0.036     ; 0.042      ;
; -0.002 ; control_unity:CU|control_block:BC|y_next.store2_333                                              ; control_unity:CU|control_block:BC|y_present.store2                                                                  ; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax ; 0.000        ; -0.108     ; 0.042      ;
; -0.002 ; control_unity:CU|control_block:BC|y_next.sum2_306                                                ; control_unity:CU|control_block:BC|y_present.sum2                                                                    ; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax ; 0.000        ; -0.108     ; 0.042      ;
; -0.002 ; control_unity:CU|control_block:BC|y_next.search_402                                              ; control_unity:CU|control_block:BC|y_present.search                                                                  ; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax ; 0.000        ; -0.108     ; 0.042      ;
; -0.001 ; control_unity:CU|control_block:BC|y_next.load2_360                                               ; control_unity:CU|control_block:BC|y_present.load2                                                                   ; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax ; 0.000        ; -0.109     ; 0.042      ;
; 0.241  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.393      ;
; 0.363  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.516      ;
; 0.369  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.521      ;
; 0.374  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.527      ;
; 0.501  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.654      ;
; 0.509  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.661      ;
; 0.514  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.667      ;
; 0.536  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.689      ;
; 0.549  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.702      ;
; 0.557  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.709      ;
; 0.571  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.724      ;
; 0.584  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.736      ;
; 0.592  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.744      ;
; 0.606  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.758      ;
; 0.609  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.761      ;
; 0.619  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.771      ;
; 0.641  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.793      ;
; 0.644  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.796      ;
; 0.644  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.796      ;
; 0.666  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.818      ;
; 0.678  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.008      ; 0.838      ;
; 0.678  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.008      ; 0.838      ;
; 0.678  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.008      ; 0.838      ;
; 0.678  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.008      ; 0.838      ;
; 0.678  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.008      ; 0.838      ;
; 0.678  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.008      ; 0.838      ;
; 0.678  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.008      ; 0.838      ;
; 0.678  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.008      ; 0.838      ;
; 0.679  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.831      ;
; 0.701  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.853      ;
; 0.713  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.865      ;
; 0.735  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.887      ;
; 0.748  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.900      ;
; 0.770  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.000      ; 0.922      ;
; 0.943  ; control_unity:CU|registrador:IR|data_out[1]                                                      ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.092      ; 1.173      ;
; 1.111  ; control_unity:CU|control_block:BC|y_present.sum1                                                 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.090      ; 1.339      ;
; 1.205  ; control_unity:CU|control_block:BC|y_present.sum1                                                 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_Div:div|ax                                       ; CLK_Div:div|ax ; 0.000        ; 0.090      ; 1.433      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock   ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+
; 0.296 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.051      ; 0.485      ;
; 0.296 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.051      ; 0.485      ;
; 0.301 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.051      ; 0.490      ;
; 0.304 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.051      ; 0.493      ;
; 0.305 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.051      ; 0.494      ;
; 0.305 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.051      ; 0.494      ;
; 0.305 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.051      ; 0.494      ;
; 0.423 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:div|ax ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.051      ; 0.612      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_Div:div|ax'                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:div|ax ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg9  ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search|regout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search|regout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; IM|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; IM|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|ax       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|ax       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[20]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[20]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; CLK_Div:div|cnt[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK_Div:div|cnt[9]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|ax|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|ax|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[10]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[10]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[11]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[11]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[12]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[12]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[13]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[13]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[14]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[14]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[15]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[15]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[16]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[16]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[17]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[17]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[18]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[18]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[19]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[19]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[20]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[20]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; div|cnt[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; div|cnt[9]|clk       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|inclk[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|inclk[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|outclk                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|outclk                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0|combout                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0|combout                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|Selector11~0|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|Selector11~0|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.decoding_387|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.decoding_387|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.load2_360|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.load2_360|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.search_402|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.search_402|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.store2_333|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.store2_333|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.sum2_306|datac                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.sum2_306|datac                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|y_present.decoding|regout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|y_present.decoding|regout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.decoding_387 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.decoding_387 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.load2_360    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.load2_360    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.search_402   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.search_402   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.store2_333   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.store2_333   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.sum2_306     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.sum2_306     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------+----------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+----------------+--------+--------+------------+-----------------+
; addr_in[*]  ; CLK_Div:div|ax ; 0.087  ; 0.087  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[0] ; CLK_Div:div|ax ; 0.045  ; 0.045  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[1] ; CLK_Div:div|ax ; -0.040 ; -0.040 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[2] ; CLK_Div:div|ax ; -0.142 ; -0.142 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[3] ; CLK_Div:div|ax ; -0.716 ; -0.716 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[4] ; CLK_Div:div|ax ; -0.751 ; -0.751 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[5] ; CLK_Div:div|ax ; -0.771 ; -0.771 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[6] ; CLK_Div:div|ax ; -0.772 ; -0.772 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[7] ; CLK_Div:div|ax ; 0.087  ; 0.087  ; Rise       ; CLK_Div:div|ax  ;
+-------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+-------------+----------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+----------------+-------+-------+------------+-----------------+
; addr_in[*]  ; CLK_Div:div|ax ; 0.911 ; 0.911 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[0] ; CLK_Div:div|ax ; 0.094 ; 0.094 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[1] ; CLK_Div:div|ax ; 0.179 ; 0.179 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[2] ; CLK_Div:div|ax ; 0.281 ; 0.281 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[3] ; CLK_Div:div|ax ; 0.855 ; 0.855 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[4] ; CLK_Div:div|ax ; 0.890 ; 0.890 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[5] ; CLK_Div:div|ax ; 0.910 ; 0.910 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[6] ; CLK_Div:div|ax ; 0.911 ; 0.911 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[7] ; CLK_Div:div|ax ; 0.052 ; 0.052 ; Rise       ; CLK_Div:div|ax  ;
+-------------+----------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; D_addr_t[*]       ; CLK_Div:div|ax                                     ; 5.280  ; 5.280  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[0]      ; CLK_Div:div|ax                                     ; 4.992  ; 4.992  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[1]      ; CLK_Div:div|ax                                     ; 5.082  ; 5.082  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[2]      ; CLK_Div:div|ax                                     ; 5.280  ; 5.280  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[3]      ; CLK_Div:div|ax                                     ; 5.194  ; 5.194  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[4]      ; CLK_Div:div|ax                                     ; 4.822  ; 4.822  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[5]      ; CLK_Div:div|ax                                     ; 4.934  ; 4.934  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[6]      ; CLK_Div:div|ax                                     ; 4.999  ; 4.999  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[7]      ; CLK_Div:div|ax                                     ; 5.118  ; 5.118  ; Rise       ; CLK_Div:div|ax                                     ;
; D_rd_t            ; CLK_Div:div|ax                                     ; 4.497  ; 4.497  ; Rise       ; CLK_Div:div|ax                                     ;
; D_wr_t            ; CLK_Div:div|ax                                     ; 4.104  ; 4.104  ; Rise       ; CLK_Div:div|ax                                     ;
; RAM_W_data_t[*]   ; CLK_Div:div|ax                                     ; 6.288  ; 6.288  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[0]  ; CLK_Div:div|ax                                     ; 6.088  ; 6.088  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[1]  ; CLK_Div:div|ax                                     ; 6.017  ; 6.017  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[2]  ; CLK_Div:div|ax                                     ; 6.269  ; 6.269  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[3]  ; CLK_Div:div|ax                                     ; 6.209  ; 6.209  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[4]  ; CLK_Div:div|ax                                     ; 6.288  ; 6.288  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[5]  ; CLK_Div:div|ax                                     ; 6.040  ; 6.040  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[6]  ; CLK_Div:div|ax                                     ; 6.185  ; 6.185  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[7]  ; CLK_Div:div|ax                                     ; 5.995  ; 5.995  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[8]  ; CLK_Div:div|ax                                     ; 6.174  ; 6.174  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[9]  ; CLK_Div:div|ax                                     ; 6.049  ; 6.049  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[10] ; CLK_Div:div|ax                                     ; 6.078  ; 6.078  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[11] ; CLK_Div:div|ax                                     ; 5.935  ; 5.935  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[12] ; CLK_Div:div|ax                                     ; 5.942  ; 5.942  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[13] ; CLK_Div:div|ax                                     ; 5.950  ; 5.950  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[14] ; CLK_Div:div|ax                                     ; 6.060  ; 6.060  ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[15] ; CLK_Div:div|ax                                     ; 6.073  ; 6.073  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_addr_t[*]   ; CLK_Div:div|ax                                     ; 5.201  ; 5.201  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[0]  ; CLK_Div:div|ax                                     ; 5.017  ; 5.017  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[1]  ; CLK_Div:div|ax                                     ; 5.201  ; 5.201  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[2]  ; CLK_Div:div|ax                                     ; 5.013  ; 5.013  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[3]  ; CLK_Div:div|ax                                     ; 4.971  ; 4.971  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_rd_t        ; CLK_Div:div|ax                                     ; 4.865  ; 4.865  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_addr_t[*]   ; CLK_Div:div|ax                                     ; 4.961  ; 4.961  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[0]  ; CLK_Div:div|ax                                     ; 4.961  ; 4.961  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[1]  ; CLK_Div:div|ax                                     ; 4.868  ; 4.868  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[2]  ; CLK_Div:div|ax                                     ; 4.913  ; 4.913  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[3]  ; CLK_Div:div|ax                                     ; 4.854  ; 4.854  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_rd_t        ; CLK_Div:div|ax                                     ; 4.840  ; 4.840  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_addr_t[*]    ; CLK_Div:div|ax                                     ; 4.890  ; 4.890  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[0]   ; CLK_Div:div|ax                                     ; 4.721  ; 4.721  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[1]   ; CLK_Div:div|ax                                     ; 4.614  ; 4.614  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[2]   ; CLK_Div:div|ax                                     ; 4.890  ; 4.890  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[3]   ; CLK_Div:div|ax                                     ; 4.822  ; 4.822  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_wr_t         ; CLK_Div:div|ax                                     ; 4.690  ; 4.690  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_s_t            ; CLK_Div:div|ax                                     ; 4.786  ; 4.786  ; Rise       ; CLK_Div:div|ax                                     ;
; R_data_t[*]       ; CLK_Div:div|ax                                     ; 6.370  ; 6.370  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[0]      ; CLK_Div:div|ax                                     ; 6.038  ; 6.038  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[1]      ; CLK_Div:div|ax                                     ; 6.125  ; 6.125  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[2]      ; CLK_Div:div|ax                                     ; 6.147  ; 6.147  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[3]      ; CLK_Div:div|ax                                     ; 5.983  ; 5.983  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[4]      ; CLK_Div:div|ax                                     ; 5.995  ; 5.995  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[5]      ; CLK_Div:div|ax                                     ; 6.031  ; 6.031  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[6]      ; CLK_Div:div|ax                                     ; 6.291  ; 6.291  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[7]      ; CLK_Div:div|ax                                     ; 6.079  ; 6.079  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[8]      ; CLK_Div:div|ax                                     ; 6.260  ; 6.260  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[9]      ; CLK_Div:div|ax                                     ; 6.108  ; 6.108  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[10]     ; CLK_Div:div|ax                                     ; 6.265  ; 6.265  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[11]     ; CLK_Div:div|ax                                     ; 6.163  ; 6.163  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[12]     ; CLK_Div:div|ax                                     ; 6.315  ; 6.315  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[13]     ; CLK_Div:div|ax                                     ; 6.370  ; 6.370  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[14]     ; CLK_Div:div|ax                                     ; 6.303  ; 6.303  ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[15]     ; CLK_Div:div|ax                                     ; 6.137  ; 6.137  ; Rise       ; CLK_Div:div|ax                                     ;
; alu_s0_t          ; CLK_Div:div|ax                                     ; 4.830  ; 4.830  ; Rise       ; CLK_Div:div|ax                                     ;
; hex0[*]           ; CLK_Div:div|ax                                     ; 10.633 ; 10.633 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[0]          ; CLK_Div:div|ax                                     ; 10.633 ; 10.633 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[1]          ; CLK_Div:div|ax                                     ; 10.610 ; 10.610 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[2]          ; CLK_Div:div|ax                                     ; 10.618 ; 10.618 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[3]          ; CLK_Div:div|ax                                     ; 10.425 ; 10.425 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[4]          ; CLK_Div:div|ax                                     ; 10.428 ; 10.428 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[5]          ; CLK_Div:div|ax                                     ; 10.498 ; 10.498 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[6]          ; CLK_Div:div|ax                                     ; 10.509 ; 10.509 ; Rise       ; CLK_Div:div|ax                                     ;
; hex1[*]           ; CLK_Div:div|ax                                     ; 11.398 ; 11.398 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[0]          ; CLK_Div:div|ax                                     ; 11.336 ; 11.336 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[1]          ; CLK_Div:div|ax                                     ; 11.362 ; 11.362 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[2]          ; CLK_Div:div|ax                                     ; 11.331 ; 11.331 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[3]          ; CLK_Div:div|ax                                     ; 11.281 ; 11.281 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[4]          ; CLK_Div:div|ax                                     ; 11.352 ; 11.352 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[5]          ; CLK_Div:div|ax                                     ; 11.378 ; 11.378 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[6]          ; CLK_Div:div|ax                                     ; 11.398 ; 11.398 ; Rise       ; CLK_Div:div|ax                                     ;
; hex2[*]           ; CLK_Div:div|ax                                     ; 11.791 ; 11.791 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[0]          ; CLK_Div:div|ax                                     ; 11.787 ; 11.787 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[1]          ; CLK_Div:div|ax                                     ; 11.771 ; 11.771 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[2]          ; CLK_Div:div|ax                                     ; 11.756 ; 11.756 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[3]          ; CLK_Div:div|ax                                     ; 11.791 ; 11.791 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[4]          ; CLK_Div:div|ax                                     ; 11.672 ; 11.672 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[5]          ; CLK_Div:div|ax                                     ; 11.651 ; 11.651 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[6]          ; CLK_Div:div|ax                                     ; 11.663 ; 11.663 ; Rise       ; CLK_Div:div|ax                                     ;
; hex3[*]           ; CLK_Div:div|ax                                     ; 11.917 ; 11.917 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[0]          ; CLK_Div:div|ax                                     ; 11.893 ; 11.893 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[1]          ; CLK_Div:div|ax                                     ; 11.813 ; 11.813 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[2]          ; CLK_Div:div|ax                                     ; 11.787 ; 11.787 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[3]          ; CLK_Div:div|ax                                     ; 11.763 ; 11.763 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[4]          ; CLK_Div:div|ax                                     ; 11.739 ; 11.739 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[5]          ; CLK_Div:div|ax                                     ; 11.877 ; 11.877 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[6]          ; CLK_Div:div|ax                                     ; 11.917 ; 11.917 ; Rise       ; CLK_Div:div|ax                                     ;
; rom_addr_t[*]     ; CLK_Div:div|ax                                     ; 4.238  ; 4.238  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[0]    ; CLK_Div:div|ax                                     ; 4.118  ; 4.118  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[1]    ; CLK_Div:div|ax                                     ; 4.238  ; 4.238  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[2]    ; CLK_Div:div|ax                                     ; 4.039  ; 4.039  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[3]    ; CLK_Div:div|ax                                     ; 4.138  ; 4.138  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[4]    ; CLK_Div:div|ax                                     ; 4.040  ; 4.040  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[5]    ; CLK_Div:div|ax                                     ; 3.927  ; 3.927  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[6]    ; CLK_Div:div|ax                                     ; 4.015  ; 4.015  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[7]    ; CLK_Div:div|ax                                     ; 4.234  ; 4.234  ; Rise       ; CLK_Div:div|ax                                     ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 6.294  ; 6.294  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 6.149  ; 6.149  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 6.071  ; 6.071  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 5.910  ; 5.910  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 6.133  ; 6.133  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 6.090  ; 6.090  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 6.159  ; 6.159  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 6.294  ; 6.294  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 6.157  ; 6.157  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 5.822  ; 5.822  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 5.940  ; 5.940  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 6.051  ; 6.051  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 5.955  ; 5.955  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 5.954  ; 5.954  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 5.985  ; 5.985  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 6.055  ; 6.055  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 5.959  ; 5.959  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 2.001  ;        ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;        ; 2.001  ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; D_addr_t[*]       ; CLK_Div:div|ax                                     ; 4.208 ; 4.208 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[0]      ; CLK_Div:div|ax                                     ; 4.335 ; 4.335 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[1]      ; CLK_Div:div|ax                                     ; 4.208 ; 4.208 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[2]      ; CLK_Div:div|ax                                     ; 4.495 ; 4.495 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[3]      ; CLK_Div:div|ax                                     ; 4.584 ; 4.584 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[4]      ; CLK_Div:div|ax                                     ; 4.563 ; 4.563 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[5]      ; CLK_Div:div|ax                                     ; 4.598 ; 4.598 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[6]      ; CLK_Div:div|ax                                     ; 4.746 ; 4.746 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[7]      ; CLK_Div:div|ax                                     ; 4.784 ; 4.784 ; Rise       ; CLK_Div:div|ax                                     ;
; D_rd_t            ; CLK_Div:div|ax                                     ; 4.497 ; 4.497 ; Rise       ; CLK_Div:div|ax                                     ;
; D_wr_t            ; CLK_Div:div|ax                                     ; 4.104 ; 4.104 ; Rise       ; CLK_Div:div|ax                                     ;
; RAM_W_data_t[*]   ; CLK_Div:div|ax                                     ; 5.935 ; 5.935 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[0]  ; CLK_Div:div|ax                                     ; 6.088 ; 6.088 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[1]  ; CLK_Div:div|ax                                     ; 6.017 ; 6.017 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[2]  ; CLK_Div:div|ax                                     ; 6.269 ; 6.269 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[3]  ; CLK_Div:div|ax                                     ; 6.209 ; 6.209 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[4]  ; CLK_Div:div|ax                                     ; 6.288 ; 6.288 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[5]  ; CLK_Div:div|ax                                     ; 6.040 ; 6.040 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[6]  ; CLK_Div:div|ax                                     ; 6.185 ; 6.185 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[7]  ; CLK_Div:div|ax                                     ; 5.995 ; 5.995 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[8]  ; CLK_Div:div|ax                                     ; 6.174 ; 6.174 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[9]  ; CLK_Div:div|ax                                     ; 6.049 ; 6.049 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[10] ; CLK_Div:div|ax                                     ; 6.078 ; 6.078 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[11] ; CLK_Div:div|ax                                     ; 5.935 ; 5.935 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[12] ; CLK_Div:div|ax                                     ; 5.942 ; 5.942 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[13] ; CLK_Div:div|ax                                     ; 5.950 ; 5.950 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[14] ; CLK_Div:div|ax                                     ; 6.060 ; 6.060 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[15] ; CLK_Div:div|ax                                     ; 6.073 ; 6.073 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_addr_t[*]   ; CLK_Div:div|ax                                     ; 4.704 ; 4.704 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[0]  ; CLK_Div:div|ax                                     ; 4.706 ; 4.706 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[1]  ; CLK_Div:div|ax                                     ; 4.777 ; 4.777 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[2]  ; CLK_Div:div|ax                                     ; 4.704 ; 4.704 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[3]  ; CLK_Div:div|ax                                     ; 4.784 ; 4.784 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_rd_t        ; CLK_Div:div|ax                                     ; 4.748 ; 4.748 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_addr_t[*]   ; CLK_Div:div|ax                                     ; 4.110 ; 4.110 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[0]  ; CLK_Div:div|ax                                     ; 4.371 ; 4.371 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[1]  ; CLK_Div:div|ax                                     ; 4.110 ; 4.110 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[2]  ; CLK_Div:div|ax                                     ; 4.278 ; 4.278 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[3]  ; CLK_Div:div|ax                                     ; 4.467 ; 4.467 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_rd_t        ; CLK_Div:div|ax                                     ; 4.779 ; 4.779 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_addr_t[*]    ; CLK_Div:div|ax                                     ; 4.494 ; 4.494 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[0]   ; CLK_Div:div|ax                                     ; 4.494 ; 4.494 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[1]   ; CLK_Div:div|ax                                     ; 4.527 ; 4.527 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[2]   ; CLK_Div:div|ax                                     ; 4.820 ; 4.820 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[3]   ; CLK_Div:div|ax                                     ; 4.591 ; 4.591 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_wr_t         ; CLK_Div:div|ax                                     ; 4.611 ; 4.611 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_s_t            ; CLK_Div:div|ax                                     ; 4.502 ; 4.502 ; Rise       ; CLK_Div:div|ax                                     ;
; R_data_t[*]       ; CLK_Div:div|ax                                     ; 5.983 ; 5.983 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[0]      ; CLK_Div:div|ax                                     ; 6.038 ; 6.038 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[1]      ; CLK_Div:div|ax                                     ; 6.125 ; 6.125 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[2]      ; CLK_Div:div|ax                                     ; 6.147 ; 6.147 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[3]      ; CLK_Div:div|ax                                     ; 5.983 ; 5.983 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[4]      ; CLK_Div:div|ax                                     ; 5.995 ; 5.995 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[5]      ; CLK_Div:div|ax                                     ; 6.031 ; 6.031 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[6]      ; CLK_Div:div|ax                                     ; 6.291 ; 6.291 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[7]      ; CLK_Div:div|ax                                     ; 6.079 ; 6.079 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[8]      ; CLK_Div:div|ax                                     ; 6.260 ; 6.260 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[9]      ; CLK_Div:div|ax                                     ; 6.108 ; 6.108 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[10]     ; CLK_Div:div|ax                                     ; 6.265 ; 6.265 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[11]     ; CLK_Div:div|ax                                     ; 6.163 ; 6.163 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[12]     ; CLK_Div:div|ax                                     ; 6.315 ; 6.315 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[13]     ; CLK_Div:div|ax                                     ; 6.370 ; 6.370 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[14]     ; CLK_Div:div|ax                                     ; 6.303 ; 6.303 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[15]     ; CLK_Div:div|ax                                     ; 6.137 ; 6.137 ; Rise       ; CLK_Div:div|ax                                     ;
; alu_s0_t          ; CLK_Div:div|ax                                     ; 4.769 ; 4.769 ; Rise       ; CLK_Div:div|ax                                     ;
; hex0[*]           ; CLK_Div:div|ax                                     ; 6.195 ; 6.195 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[0]          ; CLK_Div:div|ax                                     ; 6.333 ; 6.333 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[1]          ; CLK_Div:div|ax                                     ; 6.295 ; 6.295 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[2]          ; CLK_Div:div|ax                                     ; 6.317 ; 6.317 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[3]          ; CLK_Div:div|ax                                     ; 6.202 ; 6.202 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[4]          ; CLK_Div:div|ax                                     ; 6.206 ; 6.206 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[5]          ; CLK_Div:div|ax                                     ; 6.198 ; 6.198 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[6]          ; CLK_Div:div|ax                                     ; 6.195 ; 6.195 ; Rise       ; CLK_Div:div|ax                                     ;
; hex1[*]           ; CLK_Div:div|ax                                     ; 7.090 ; 7.090 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[0]          ; CLK_Div:div|ax                                     ; 7.144 ; 7.144 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[1]          ; CLK_Div:div|ax                                     ; 7.159 ; 7.159 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[2]          ; CLK_Div:div|ax                                     ; 7.140 ; 7.140 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[3]          ; CLK_Div:div|ax                                     ; 7.090 ; 7.090 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[4]          ; CLK_Div:div|ax                                     ; 7.161 ; 7.161 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[5]          ; CLK_Div:div|ax                                     ; 7.180 ; 7.180 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[6]          ; CLK_Div:div|ax                                     ; 7.201 ; 7.201 ; Rise       ; CLK_Div:div|ax                                     ;
; hex2[*]           ; CLK_Div:div|ax                                     ; 7.646 ; 7.646 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[0]          ; CLK_Div:div|ax                                     ; 7.779 ; 7.779 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[1]          ; CLK_Div:div|ax                                     ; 7.768 ; 7.768 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[2]          ; CLK_Div:div|ax                                     ; 7.759 ; 7.759 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[3]          ; CLK_Div:div|ax                                     ; 7.793 ; 7.793 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[4]          ; CLK_Div:div|ax                                     ; 7.674 ; 7.674 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[5]          ; CLK_Div:div|ax                                     ; 7.646 ; 7.646 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[6]          ; CLK_Div:div|ax                                     ; 7.662 ; 7.662 ; Rise       ; CLK_Div:div|ax                                     ;
; hex3[*]           ; CLK_Div:div|ax                                     ; 8.345 ; 8.345 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[0]          ; CLK_Div:div|ax                                     ; 8.449 ; 8.449 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[1]          ; CLK_Div:div|ax                                     ; 8.368 ; 8.368 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[2]          ; CLK_Div:div|ax                                     ; 8.345 ; 8.345 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[3]          ; CLK_Div:div|ax                                     ; 8.378 ; 8.378 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[4]          ; CLK_Div:div|ax                                     ; 8.354 ; 8.354 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[5]          ; CLK_Div:div|ax                                     ; 8.440 ; 8.440 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[6]          ; CLK_Div:div|ax                                     ; 8.473 ; 8.473 ; Rise       ; CLK_Div:div|ax                                     ;
; rom_addr_t[*]     ; CLK_Div:div|ax                                     ; 3.927 ; 3.927 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[0]    ; CLK_Div:div|ax                                     ; 4.118 ; 4.118 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[1]    ; CLK_Div:div|ax                                     ; 4.238 ; 4.238 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[2]    ; CLK_Div:div|ax                                     ; 4.039 ; 4.039 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[3]    ; CLK_Div:div|ax                                     ; 4.138 ; 4.138 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[4]    ; CLK_Div:div|ax                                     ; 4.040 ; 4.040 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[5]    ; CLK_Div:div|ax                                     ; 3.927 ; 3.927 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[6]    ; CLK_Div:div|ax                                     ; 4.015 ; 4.015 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[7]    ; CLK_Div:div|ax                                     ; 4.234 ; 4.234 ; Rise       ; CLK_Div:div|ax                                     ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 5.822 ; 5.822 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 6.149 ; 6.149 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 6.071 ; 6.071 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 5.910 ; 5.910 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 6.133 ; 6.133 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 6.090 ; 6.090 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 6.159 ; 6.159 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 6.294 ; 6.294 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 6.157 ; 6.157 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 5.822 ; 5.822 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 5.940 ; 5.940 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 6.051 ; 6.051 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 5.955 ; 5.955 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 5.954 ; 5.954 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 5.985 ; 5.985 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 6.055 ; 6.055 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 5.959 ; 5.959 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 2.001 ;       ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;       ; 2.001 ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; -7.248   ; -2.566  ; N/A      ; N/A     ; -2.000              ;
;  CLK_Div:div|ax                                       ; -7.248   ; -2.171  ; N/A      ; N/A     ; -2.000              ;
;  clk                                                  ; -2.583   ; -2.507  ; N/A      ; N/A     ; -1.380              ;
;  control_unity:CU|control_block:BC|y_present.decoding ; -1.063   ; -2.566  ; N/A      ; N/A     ; 0.500               ;
;  control_unity:CU|control_block:BC|y_present.search   ; -0.342   ; 0.296   ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS                                       ; -574.21  ; -50.776 ; 0.0      ; 0.0     ; -669.976            ;
;  CLK_Div:div|ax                                       ; -536.023 ; -45.703 ; N/A      ; N/A     ; -623.828            ;
;  clk                                                  ; -34.592  ; -2.507  ; N/A      ; N/A     ; -23.380             ;
;  control_unity:CU|control_block:BC|y_present.decoding ; -2.611   ; -2.566  ; N/A      ; N/A     ; 0.000               ;
;  control_unity:CU|control_block:BC|y_present.search   ; -0.984   ; 0.000   ; N/A      ; N/A     ; -22.768             ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------+----------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+----------------+--------+--------+------------+-----------------+
; addr_in[*]  ; CLK_Div:div|ax ; 0.455  ; 0.455  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[0] ; CLK_Div:div|ax ; 0.455  ; 0.455  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[1] ; CLK_Div:div|ax ; 0.315  ; 0.315  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[2] ; CLK_Div:div|ax ; 0.081  ; 0.081  ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[3] ; CLK_Div:div|ax ; -0.716 ; -0.716 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[4] ; CLK_Div:div|ax ; -0.751 ; -0.751 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[5] ; CLK_Div:div|ax ; -0.771 ; -0.771 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[6] ; CLK_Div:div|ax ; -0.772 ; -0.772 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[7] ; CLK_Div:div|ax ; 0.354  ; 0.354  ; Rise       ; CLK_Div:div|ax  ;
+-------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+-------------+----------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+----------------+-------+-------+------------+-----------------+
; addr_in[*]  ; CLK_Div:div|ax ; 1.306 ; 1.306 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[0] ; CLK_Div:div|ax ; 0.094 ; 0.094 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[1] ; CLK_Div:div|ax ; 0.179 ; 0.179 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[2] ; CLK_Div:div|ax ; 0.281 ; 0.281 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[3] ; CLK_Div:div|ax ; 1.229 ; 1.229 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[4] ; CLK_Div:div|ax ; 1.277 ; 1.277 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[5] ; CLK_Div:div|ax ; 1.306 ; 1.306 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[6] ; CLK_Div:div|ax ; 1.306 ; 1.306 ; Rise       ; CLK_Div:div|ax  ;
;  addr_in[7] ; CLK_Div:div|ax ; 0.052 ; 0.052 ; Rise       ; CLK_Div:div|ax  ;
+-------------+----------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; D_addr_t[*]       ; CLK_Div:div|ax                                     ; 10.004 ; 10.004 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[0]      ; CLK_Div:div|ax                                     ; 9.371  ; 9.371  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[1]      ; CLK_Div:div|ax                                     ; 9.540  ; 9.540  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[2]      ; CLK_Div:div|ax                                     ; 10.004 ; 10.004 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[3]      ; CLK_Div:div|ax                                     ; 9.812  ; 9.812  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[4]      ; CLK_Div:div|ax                                     ; 9.031  ; 9.031  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[5]      ; CLK_Div:div|ax                                     ; 9.241  ; 9.241  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[6]      ; CLK_Div:div|ax                                     ; 9.422  ; 9.422  ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[7]      ; CLK_Div:div|ax                                     ; 9.670  ; 9.670  ; Rise       ; CLK_Div:div|ax                                     ;
; D_rd_t            ; CLK_Div:div|ax                                     ; 8.285  ; 8.285  ; Rise       ; CLK_Div:div|ax                                     ;
; D_wr_t            ; CLK_Div:div|ax                                     ; 7.529  ; 7.529  ; Rise       ; CLK_Div:div|ax                                     ;
; RAM_W_data_t[*]   ; CLK_Div:div|ax                                     ; 11.004 ; 11.004 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[0]  ; CLK_Div:div|ax                                     ; 10.564 ; 10.564 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[1]  ; CLK_Div:div|ax                                     ; 10.452 ; 10.452 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[2]  ; CLK_Div:div|ax                                     ; 10.980 ; 10.980 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[3]  ; CLK_Div:div|ax                                     ; 10.837 ; 10.837 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[4]  ; CLK_Div:div|ax                                     ; 11.004 ; 11.004 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[5]  ; CLK_Div:div|ax                                     ; 10.476 ; 10.476 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[6]  ; CLK_Div:div|ax                                     ; 10.764 ; 10.764 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[7]  ; CLK_Div:div|ax                                     ; 10.347 ; 10.347 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[8]  ; CLK_Div:div|ax                                     ; 10.748 ; 10.748 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[9]  ; CLK_Div:div|ax                                     ; 10.491 ; 10.491 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[10] ; CLK_Div:div|ax                                     ; 10.533 ; 10.533 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[11] ; CLK_Div:div|ax                                     ; 10.250 ; 10.250 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[12] ; CLK_Div:div|ax                                     ; 10.267 ; 10.267 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[13] ; CLK_Div:div|ax                                     ; 10.280 ; 10.280 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[14] ; CLK_Div:div|ax                                     ; 10.503 ; 10.503 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[15] ; CLK_Div:div|ax                                     ; 10.525 ; 10.525 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_addr_t[*]   ; CLK_Div:div|ax                                     ; 9.969  ; 9.969  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[0]  ; CLK_Div:div|ax                                     ; 9.522  ; 9.522  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[1]  ; CLK_Div:div|ax                                     ; 9.969  ; 9.969  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[2]  ; CLK_Div:div|ax                                     ; 9.521  ; 9.521  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[3]  ; CLK_Div:div|ax                                     ; 9.445  ; 9.445  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_rd_t        ; CLK_Div:div|ax                                     ; 9.193  ; 9.193  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_addr_t[*]   ; CLK_Div:div|ax                                     ; 9.416  ; 9.416  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[0]  ; CLK_Div:div|ax                                     ; 9.416  ; 9.416  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[1]  ; CLK_Div:div|ax                                     ; 9.232  ; 9.232  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[2]  ; CLK_Div:div|ax                                     ; 9.384  ; 9.384  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[3]  ; CLK_Div:div|ax                                     ; 9.176  ; 9.176  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_rd_t        ; CLK_Div:div|ax                                     ; 9.077  ; 9.077  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_addr_t[*]    ; CLK_Div:div|ax                                     ; 9.334  ; 9.334  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[0]   ; CLK_Div:div|ax                                     ; 8.849  ; 8.849  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[1]   ; CLK_Div:div|ax                                     ; 8.692  ; 8.692  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[2]   ; CLK_Div:div|ax                                     ; 9.334  ; 9.334  ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[3]   ; CLK_Div:div|ax                                     ; 9.067  ; 9.067  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_wr_t         ; CLK_Div:div|ax                                     ; 8.871  ; 8.871  ; Rise       ; CLK_Div:div|ax                                     ;
; RF_s_t            ; CLK_Div:div|ax                                     ; 8.896  ; 8.896  ; Rise       ; CLK_Div:div|ax                                     ;
; R_data_t[*]       ; CLK_Div:div|ax                                     ; 11.217 ; 11.217 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[0]      ; CLK_Div:div|ax                                     ; 10.453 ; 10.453 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[1]      ; CLK_Div:div|ax                                     ; 10.660 ; 10.660 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[2]      ; CLK_Div:div|ax                                     ; 10.695 ; 10.695 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[3]      ; CLK_Div:div|ax                                     ; 10.389 ; 10.389 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[4]      ; CLK_Div:div|ax                                     ; 10.402 ; 10.402 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[5]      ; CLK_Div:div|ax                                     ; 10.440 ; 10.440 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[6]      ; CLK_Div:div|ax                                     ; 10.984 ; 10.984 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[7]      ; CLK_Div:div|ax                                     ; 10.604 ; 10.604 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[8]      ; CLK_Div:div|ax                                     ; 10.926 ; 10.926 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[9]      ; CLK_Div:div|ax                                     ; 10.645 ; 10.645 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[10]     ; CLK_Div:div|ax                                     ; 10.934 ; 10.934 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[11]     ; CLK_Div:div|ax                                     ; 10.671 ; 10.671 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[12]     ; CLK_Div:div|ax                                     ; 11.015 ; 11.015 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[13]     ; CLK_Div:div|ax                                     ; 11.217 ; 11.217 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[14]     ; CLK_Div:div|ax                                     ; 11.002 ; 11.002 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[15]     ; CLK_Div:div|ax                                     ; 10.695 ; 10.695 ; Rise       ; CLK_Div:div|ax                                     ;
; alu_s0_t          ; CLK_Div:div|ax                                     ; 9.067  ; 9.067  ; Rise       ; CLK_Div:div|ax                                     ;
; hex0[*]           ; CLK_Div:div|ax                                     ; 21.079 ; 21.079 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[0]          ; CLK_Div:div|ax                                     ; 21.079 ; 21.079 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[1]          ; CLK_Div:div|ax                                     ; 21.060 ; 21.060 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[2]          ; CLK_Div:div|ax                                     ; 21.068 ; 21.068 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[3]          ; CLK_Div:div|ax                                     ; 20.632 ; 20.632 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[4]          ; CLK_Div:div|ax                                     ; 20.632 ; 20.632 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[5]          ; CLK_Div:div|ax                                     ; 20.812 ; 20.812 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[6]          ; CLK_Div:div|ax                                     ; 20.827 ; 20.827 ; Rise       ; CLK_Div:div|ax                                     ;
; hex1[*]           ; CLK_Div:div|ax                                     ; 22.774 ; 22.774 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[0]          ; CLK_Div:div|ax                                     ; 22.570 ; 22.570 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[1]          ; CLK_Div:div|ax                                     ; 22.614 ; 22.614 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[2]          ; CLK_Div:div|ax                                     ; 22.679 ; 22.679 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[3]          ; CLK_Div:div|ax                                     ; 22.571 ; 22.571 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[4]          ; CLK_Div:div|ax                                     ; 22.663 ; 22.663 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[5]          ; CLK_Div:div|ax                                     ; 22.755 ; 22.755 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[6]          ; CLK_Div:div|ax                                     ; 22.774 ; 22.774 ; Rise       ; CLK_Div:div|ax                                     ;
; hex2[*]           ; CLK_Div:div|ax                                     ; 23.665 ; 23.665 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[0]          ; CLK_Div:div|ax                                     ; 23.659 ; 23.659 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[1]          ; CLK_Div:div|ax                                     ; 23.665 ; 23.665 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[2]          ; CLK_Div:div|ax                                     ; 23.590 ; 23.590 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[3]          ; CLK_Div:div|ax                                     ; 23.662 ; 23.662 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[4]          ; CLK_Div:div|ax                                     ; 23.409 ; 23.409 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[5]          ; CLK_Div:div|ax                                     ; 23.366 ; 23.366 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[6]          ; CLK_Div:div|ax                                     ; 23.400 ; 23.400 ; Rise       ; CLK_Div:div|ax                                     ;
; hex3[*]           ; CLK_Div:div|ax                                     ; 24.040 ; 24.040 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[0]          ; CLK_Div:div|ax                                     ; 23.995 ; 23.995 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[1]          ; CLK_Div:div|ax                                     ; 23.778 ; 23.778 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[2]          ; CLK_Div:div|ax                                     ; 23.736 ; 23.736 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[3]          ; CLK_Div:div|ax                                     ; 23.609 ; 23.609 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[4]          ; CLK_Div:div|ax                                     ; 23.566 ; 23.566 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[5]          ; CLK_Div:div|ax                                     ; 23.975 ; 23.975 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[6]          ; CLK_Div:div|ax                                     ; 24.040 ; 24.040 ; Rise       ; CLK_Div:div|ax                                     ;
; rom_addr_t[*]     ; CLK_Div:div|ax                                     ; 7.783  ; 7.783  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[0]    ; CLK_Div:div|ax                                     ; 7.538  ; 7.538  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[1]    ; CLK_Div:div|ax                                     ; 7.783  ; 7.783  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[2]    ; CLK_Div:div|ax                                     ; 7.335  ; 7.335  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[3]    ; CLK_Div:div|ax                                     ; 7.559  ; 7.559  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[4]    ; CLK_Div:div|ax                                     ; 7.337  ; 7.337  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[5]    ; CLK_Div:div|ax                                     ; 7.106  ; 7.106  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[6]    ; CLK_Div:div|ax                                     ; 7.291  ; 7.291  ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[7]    ; CLK_Div:div|ax                                     ; 7.775  ; 7.775  ; Rise       ; CLK_Div:div|ax                                     ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 10.880 ; 10.880 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 10.601 ; 10.601 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 10.399 ; 10.399 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 10.107 ; 10.107 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 10.523 ; 10.523 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 10.415 ; 10.415 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 10.606 ; 10.606 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 10.880 ; 10.880 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 10.607 ; 10.607 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 9.881  ; 9.881  ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 10.127 ; 10.127 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 10.364 ; 10.364 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 10.148 ; 10.148 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 10.147 ; 10.147 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 10.296 ; 10.296 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 10.399 ; 10.399 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 10.169 ; 10.169 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 3.754  ;        ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;        ; 3.754  ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; D_addr_t[*]       ; CLK_Div:div|ax                                     ; 4.208 ; 4.208 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[0]      ; CLK_Div:div|ax                                     ; 4.335 ; 4.335 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[1]      ; CLK_Div:div|ax                                     ; 4.208 ; 4.208 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[2]      ; CLK_Div:div|ax                                     ; 4.495 ; 4.495 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[3]      ; CLK_Div:div|ax                                     ; 4.584 ; 4.584 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[4]      ; CLK_Div:div|ax                                     ; 4.563 ; 4.563 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[5]      ; CLK_Div:div|ax                                     ; 4.598 ; 4.598 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[6]      ; CLK_Div:div|ax                                     ; 4.746 ; 4.746 ; Rise       ; CLK_Div:div|ax                                     ;
;  D_addr_t[7]      ; CLK_Div:div|ax                                     ; 4.784 ; 4.784 ; Rise       ; CLK_Div:div|ax                                     ;
; D_rd_t            ; CLK_Div:div|ax                                     ; 4.497 ; 4.497 ; Rise       ; CLK_Div:div|ax                                     ;
; D_wr_t            ; CLK_Div:div|ax                                     ; 4.104 ; 4.104 ; Rise       ; CLK_Div:div|ax                                     ;
; RAM_W_data_t[*]   ; CLK_Div:div|ax                                     ; 5.935 ; 5.935 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[0]  ; CLK_Div:div|ax                                     ; 6.088 ; 6.088 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[1]  ; CLK_Div:div|ax                                     ; 6.017 ; 6.017 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[2]  ; CLK_Div:div|ax                                     ; 6.269 ; 6.269 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[3]  ; CLK_Div:div|ax                                     ; 6.209 ; 6.209 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[4]  ; CLK_Div:div|ax                                     ; 6.288 ; 6.288 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[5]  ; CLK_Div:div|ax                                     ; 6.040 ; 6.040 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[6]  ; CLK_Div:div|ax                                     ; 6.185 ; 6.185 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[7]  ; CLK_Div:div|ax                                     ; 5.995 ; 5.995 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[8]  ; CLK_Div:div|ax                                     ; 6.174 ; 6.174 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[9]  ; CLK_Div:div|ax                                     ; 6.049 ; 6.049 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[10] ; CLK_Div:div|ax                                     ; 6.078 ; 6.078 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[11] ; CLK_Div:div|ax                                     ; 5.935 ; 5.935 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[12] ; CLK_Div:div|ax                                     ; 5.942 ; 5.942 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[13] ; CLK_Div:div|ax                                     ; 5.950 ; 5.950 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[14] ; CLK_Div:div|ax                                     ; 6.060 ; 6.060 ; Rise       ; CLK_Div:div|ax                                     ;
;  RAM_W_data_t[15] ; CLK_Div:div|ax                                     ; 6.073 ; 6.073 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_addr_t[*]   ; CLK_Div:div|ax                                     ; 4.704 ; 4.704 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[0]  ; CLK_Div:div|ax                                     ; 4.706 ; 4.706 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[1]  ; CLK_Div:div|ax                                     ; 4.777 ; 4.777 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[2]  ; CLK_Div:div|ax                                     ; 4.704 ; 4.704 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rp_addr_t[3]  ; CLK_Div:div|ax                                     ; 4.784 ; 4.784 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rp_rd_t        ; CLK_Div:div|ax                                     ; 4.748 ; 4.748 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_addr_t[*]   ; CLK_Div:div|ax                                     ; 4.110 ; 4.110 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[0]  ; CLK_Div:div|ax                                     ; 4.371 ; 4.371 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[1]  ; CLK_Div:div|ax                                     ; 4.110 ; 4.110 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[2]  ; CLK_Div:div|ax                                     ; 4.278 ; 4.278 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_Rq_addr_t[3]  ; CLK_Div:div|ax                                     ; 4.467 ; 4.467 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_Rq_rd_t        ; CLK_Div:div|ax                                     ; 4.779 ; 4.779 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_addr_t[*]    ; CLK_Div:div|ax                                     ; 4.494 ; 4.494 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[0]   ; CLK_Div:div|ax                                     ; 4.494 ; 4.494 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[1]   ; CLK_Div:div|ax                                     ; 4.527 ; 4.527 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[2]   ; CLK_Div:div|ax                                     ; 4.820 ; 4.820 ; Rise       ; CLK_Div:div|ax                                     ;
;  RF_W_addr_t[3]   ; CLK_Div:div|ax                                     ; 4.591 ; 4.591 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_W_wr_t         ; CLK_Div:div|ax                                     ; 4.611 ; 4.611 ; Rise       ; CLK_Div:div|ax                                     ;
; RF_s_t            ; CLK_Div:div|ax                                     ; 4.502 ; 4.502 ; Rise       ; CLK_Div:div|ax                                     ;
; R_data_t[*]       ; CLK_Div:div|ax                                     ; 5.983 ; 5.983 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[0]      ; CLK_Div:div|ax                                     ; 6.038 ; 6.038 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[1]      ; CLK_Div:div|ax                                     ; 6.125 ; 6.125 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[2]      ; CLK_Div:div|ax                                     ; 6.147 ; 6.147 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[3]      ; CLK_Div:div|ax                                     ; 5.983 ; 5.983 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[4]      ; CLK_Div:div|ax                                     ; 5.995 ; 5.995 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[5]      ; CLK_Div:div|ax                                     ; 6.031 ; 6.031 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[6]      ; CLK_Div:div|ax                                     ; 6.291 ; 6.291 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[7]      ; CLK_Div:div|ax                                     ; 6.079 ; 6.079 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[8]      ; CLK_Div:div|ax                                     ; 6.260 ; 6.260 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[9]      ; CLK_Div:div|ax                                     ; 6.108 ; 6.108 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[10]     ; CLK_Div:div|ax                                     ; 6.265 ; 6.265 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[11]     ; CLK_Div:div|ax                                     ; 6.163 ; 6.163 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[12]     ; CLK_Div:div|ax                                     ; 6.315 ; 6.315 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[13]     ; CLK_Div:div|ax                                     ; 6.370 ; 6.370 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[14]     ; CLK_Div:div|ax                                     ; 6.303 ; 6.303 ; Rise       ; CLK_Div:div|ax                                     ;
;  R_data_t[15]     ; CLK_Div:div|ax                                     ; 6.137 ; 6.137 ; Rise       ; CLK_Div:div|ax                                     ;
; alu_s0_t          ; CLK_Div:div|ax                                     ; 4.769 ; 4.769 ; Rise       ; CLK_Div:div|ax                                     ;
; hex0[*]           ; CLK_Div:div|ax                                     ; 6.195 ; 6.195 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[0]          ; CLK_Div:div|ax                                     ; 6.333 ; 6.333 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[1]          ; CLK_Div:div|ax                                     ; 6.295 ; 6.295 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[2]          ; CLK_Div:div|ax                                     ; 6.317 ; 6.317 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[3]          ; CLK_Div:div|ax                                     ; 6.202 ; 6.202 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[4]          ; CLK_Div:div|ax                                     ; 6.206 ; 6.206 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[5]          ; CLK_Div:div|ax                                     ; 6.198 ; 6.198 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex0[6]          ; CLK_Div:div|ax                                     ; 6.195 ; 6.195 ; Rise       ; CLK_Div:div|ax                                     ;
; hex1[*]           ; CLK_Div:div|ax                                     ; 7.090 ; 7.090 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[0]          ; CLK_Div:div|ax                                     ; 7.144 ; 7.144 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[1]          ; CLK_Div:div|ax                                     ; 7.159 ; 7.159 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[2]          ; CLK_Div:div|ax                                     ; 7.140 ; 7.140 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[3]          ; CLK_Div:div|ax                                     ; 7.090 ; 7.090 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[4]          ; CLK_Div:div|ax                                     ; 7.161 ; 7.161 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[5]          ; CLK_Div:div|ax                                     ; 7.180 ; 7.180 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex1[6]          ; CLK_Div:div|ax                                     ; 7.201 ; 7.201 ; Rise       ; CLK_Div:div|ax                                     ;
; hex2[*]           ; CLK_Div:div|ax                                     ; 7.646 ; 7.646 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[0]          ; CLK_Div:div|ax                                     ; 7.779 ; 7.779 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[1]          ; CLK_Div:div|ax                                     ; 7.768 ; 7.768 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[2]          ; CLK_Div:div|ax                                     ; 7.759 ; 7.759 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[3]          ; CLK_Div:div|ax                                     ; 7.793 ; 7.793 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[4]          ; CLK_Div:div|ax                                     ; 7.674 ; 7.674 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[5]          ; CLK_Div:div|ax                                     ; 7.646 ; 7.646 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex2[6]          ; CLK_Div:div|ax                                     ; 7.662 ; 7.662 ; Rise       ; CLK_Div:div|ax                                     ;
; hex3[*]           ; CLK_Div:div|ax                                     ; 8.345 ; 8.345 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[0]          ; CLK_Div:div|ax                                     ; 8.449 ; 8.449 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[1]          ; CLK_Div:div|ax                                     ; 8.368 ; 8.368 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[2]          ; CLK_Div:div|ax                                     ; 8.345 ; 8.345 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[3]          ; CLK_Div:div|ax                                     ; 8.378 ; 8.378 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[4]          ; CLK_Div:div|ax                                     ; 8.354 ; 8.354 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[5]          ; CLK_Div:div|ax                                     ; 8.440 ; 8.440 ; Rise       ; CLK_Div:div|ax                                     ;
;  hex3[6]          ; CLK_Div:div|ax                                     ; 8.473 ; 8.473 ; Rise       ; CLK_Div:div|ax                                     ;
; rom_addr_t[*]     ; CLK_Div:div|ax                                     ; 3.927 ; 3.927 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[0]    ; CLK_Div:div|ax                                     ; 4.118 ; 4.118 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[1]    ; CLK_Div:div|ax                                     ; 4.238 ; 4.238 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[2]    ; CLK_Div:div|ax                                     ; 4.039 ; 4.039 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[3]    ; CLK_Div:div|ax                                     ; 4.138 ; 4.138 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[4]    ; CLK_Div:div|ax                                     ; 4.040 ; 4.040 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[5]    ; CLK_Div:div|ax                                     ; 3.927 ; 3.927 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[6]    ; CLK_Div:div|ax                                     ; 4.015 ; 4.015 ; Rise       ; CLK_Div:div|ax                                     ;
;  rom_addr_t[7]    ; CLK_Div:div|ax                                     ; 4.234 ; 4.234 ; Rise       ; CLK_Div:div|ax                                     ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 5.822 ; 5.822 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 6.149 ; 6.149 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 6.071 ; 6.071 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 5.910 ; 5.910 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 6.133 ; 6.133 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 6.090 ; 6.090 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 6.159 ; 6.159 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 6.294 ; 6.294 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 6.157 ; 6.157 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 5.822 ; 5.822 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 5.940 ; 5.940 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 6.051 ; 6.051 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 5.955 ; 5.955 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 5.954 ; 5.954 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 5.985 ; 5.985 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 6.055 ; 6.055 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 5.959 ; 5.959 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 2.001 ;       ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;       ; 2.001 ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 462      ; 0        ; 0        ; 0        ;
; CLK_Div:div|ax                                       ; clk                                                  ; 1        ; 1        ; 0        ; 0        ;
; CLK_Div:div|ax                                       ; CLK_Div:div|ax                                       ; 3213     ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax                                       ; 5        ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax                                       ; 152      ; 24       ; 0        ; 0        ;
; CLK_Div:div|ax                                       ; control_unity:CU|control_block:BC|y_present.decoding ; 7        ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.search   ; control_unity:CU|control_block:BC|y_present.decoding ; 1        ; 1        ; 0        ; 0        ;
; CLK_Div:div|ax                                       ; control_unity:CU|control_block:BC|y_present.search   ; 8        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 462      ; 0        ; 0        ; 0        ;
; CLK_Div:div|ax                                       ; clk                                                  ; 1        ; 1        ; 0        ; 0        ;
; CLK_Div:div|ax                                       ; CLK_Div:div|ax                                       ; 3213     ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.decoding ; CLK_Div:div|ax                                       ; 5        ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.search   ; CLK_Div:div|ax                                       ; 152      ; 24       ; 0        ; 0        ;
; CLK_Div:div|ax                                       ; control_unity:CU|control_block:BC|y_present.decoding ; 7        ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.search   ; control_unity:CU|control_block:BC|y_present.decoding ; 1        ; 1        ; 0        ; 0        ;
; CLK_Div:div|ax                                       ; control_unity:CU|control_block:BC|y_present.search   ; 8        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 112   ; 112  ;
; Unconstrained Output Port Paths ; 663   ; 663  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 12 17:30:59 2019
Info: Command: quartus_sta processador -c processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_Div:div|ax CLK_Div:div|ax
    Info (332105): create_clock -period 1.000 -name control_unity:CU|control_block:BC|y_present.decoding control_unity:CU|control_block:BC|y_present.decoding
    Info (332105): create_clock -period 1.000 -name control_unity:CU|control_block:BC|y_present.search control_unity:CU|control_block:BC|y_present.search
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.248
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.248      -536.023 CLK_Div:div|ax 
    Info (332119):    -2.583       -34.592 clk 
    Info (332119):    -1.063        -2.611 control_unity:CU|control_block:BC|y_present.decoding 
    Info (332119):    -0.342        -0.984 control_unity:CU|control_block:BC|y_present.search 
Info (332146): Worst-case hold slack is -2.566
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.566        -2.566 control_unity:CU|control_block:BC|y_present.decoding 
    Info (332119):    -2.507        -2.507 clk 
    Info (332119):    -2.171       -45.703 CLK_Div:div|ax 
    Info (332119):     0.812         0.000 control_unity:CU|control_block:BC|y_present.search 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -623.828 CLK_Div:div|ax 
    Info (332119):    -1.423       -22.768 control_unity:CU|control_block:BC|y_present.search 
    Info (332119):    -1.380       -23.380 clk 
    Info (332119):     0.500         0.000 control_unity:CU|control_block:BC|y_present.decoding 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.270
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.270      -265.120 CLK_Div:div|ax 
    Info (332119):    -0.690        -5.354 clk 
    Info (332119):     0.049         0.000 control_unity:CU|control_block:BC|y_present.decoding 
    Info (332119):     0.438         0.000 control_unity:CU|control_block:BC|y_present.search 
Info (332146): Worst-case hold slack is -1.555
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.555        -1.555 clk 
    Info (332119):    -1.488        -1.488 control_unity:CU|control_block:BC|y_present.decoding 
    Info (332119):    -1.293       -27.749 CLK_Div:div|ax 
    Info (332119):     0.296         0.000 control_unity:CU|control_block:BC|y_present.search 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -623.828 CLK_Div:div|ax 
    Info (332119):    -1.423       -22.768 control_unity:CU|control_block:BC|y_present.search 
    Info (332119):    -1.380       -23.380 clk 
    Info (332119):     0.500         0.000 control_unity:CU|control_block:BC|y_present.decoding 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 507 megabytes
    Info: Processing ended: Tue Mar 12 17:31:00 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


