vendor_name = ModelSim
source_file = 1, C:/Users/LENOVO/Downloads/Digitales_2_CJ/Digitales_2/Proyecto_RAM-ROM/Outputs_Ports/Outputs_Ports1.vhd
source_file = 1, C:/Users/LENOVO/Documents/Digitales_II/DECO_HEX/DECO_HEX.vhd
source_file = 1, C:/Users/LENOVO/Downloads/Digitales_2_CJ/MEMORIAROM/MemoriaROM.vhd
source_file = 1, C:/Users/LENOVO/Downloads/Digitales_2_CJ/Memoria Ram/RAM_16x8_sync.vhd
source_file = 1, C:/Users/LENOVO/Downloads/Digitales_2_CJ/Memory_Test.vhd
source_file = 1, C:/Users/LENOVO/Downloads/Waveform.vwf
source_file = 1, C:/Users/LENOVO/Downloads/Digitales_2_CJ/Memoria_Test2/output_files/Chain1.cdf
source_file = 1, C:/Users/LENOVO/Downloads/Digitales_2_CJ/Memoria_Test2/output_files/Chain2.cdf
source_file = 1, C:/Users/LENOVO/Downloads/Digitales_2_CJ/Memoria_Test2/db/Memoria_Test2.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/LENOVO/Downloads/Digitales_2_CJ/Memoria_Test2/memoria_test2.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/LENOVO/Downloads/Digitales_2_CJ/Memoria_Test2/db/altsyncram_3ld1.tdf
design_name = Memoria_Test2
instance = comp, \port_out_00[0]~output\, port_out_00[0]~output, Memoria_Test2, 1
instance = comp, \port_out_00[1]~output\, port_out_00[1]~output, Memoria_Test2, 1
instance = comp, \port_out_00[2]~output\, port_out_00[2]~output, Memoria_Test2, 1
instance = comp, \port_out_00[3]~output\, port_out_00[3]~output, Memoria_Test2, 1
instance = comp, \port_out_00[4]~output\, port_out_00[4]~output, Memoria_Test2, 1
instance = comp, \port_out_00[5]~output\, port_out_00[5]~output, Memoria_Test2, 1
instance = comp, \port_out_00[6]~output\, port_out_00[6]~output, Memoria_Test2, 1
instance = comp, \port_out_00[7]~output\, port_out_00[7]~output, Memoria_Test2, 1
instance = comp, \port_out_01[0]~output\, port_out_01[0]~output, Memoria_Test2, 1
instance = comp, \port_out_01[1]~output\, port_out_01[1]~output, Memoria_Test2, 1
instance = comp, \port_out_01[2]~output\, port_out_01[2]~output, Memoria_Test2, 1
instance = comp, \port_out_01[3]~output\, port_out_01[3]~output, Memoria_Test2, 1
instance = comp, \port_out_01[4]~output\, port_out_01[4]~output, Memoria_Test2, 1
instance = comp, \port_out_01[5]~output\, port_out_01[5]~output, Memoria_Test2, 1
instance = comp, \port_out_01[6]~output\, port_out_01[6]~output, Memoria_Test2, 1
instance = comp, \port_out_01[7]~output\, port_out_01[7]~output, Memoria_Test2, 1
instance = comp, \port_out_02[0]~output\, port_out_02[0]~output, Memoria_Test2, 1
instance = comp, \port_out_02[1]~output\, port_out_02[1]~output, Memoria_Test2, 1
instance = comp, \port_out_02[2]~output\, port_out_02[2]~output, Memoria_Test2, 1
instance = comp, \port_out_02[3]~output\, port_out_02[3]~output, Memoria_Test2, 1
instance = comp, \port_out_02[4]~output\, port_out_02[4]~output, Memoria_Test2, 1
instance = comp, \port_out_02[5]~output\, port_out_02[5]~output, Memoria_Test2, 1
instance = comp, \port_out_02[6]~output\, port_out_02[6]~output, Memoria_Test2, 1
instance = comp, \port_out_02[7]~output\, port_out_02[7]~output, Memoria_Test2, 1
instance = comp, \port_out_03[0]~output\, port_out_03[0]~output, Memoria_Test2, 1
instance = comp, \port_out_03[1]~output\, port_out_03[1]~output, Memoria_Test2, 1
instance = comp, \port_out_03[2]~output\, port_out_03[2]~output, Memoria_Test2, 1
instance = comp, \port_out_03[3]~output\, port_out_03[3]~output, Memoria_Test2, 1
instance = comp, \port_out_03[4]~output\, port_out_03[4]~output, Memoria_Test2, 1
instance = comp, \port_out_03[5]~output\, port_out_03[5]~output, Memoria_Test2, 1
instance = comp, \port_out_03[6]~output\, port_out_03[6]~output, Memoria_Test2, 1
instance = comp, \port_out_03[7]~output\, port_out_03[7]~output, Memoria_Test2, 1
instance = comp, \Display00[0]~output\, Display00[0]~output, Memoria_Test2, 1
instance = comp, \Display00[1]~output\, Display00[1]~output, Memoria_Test2, 1
instance = comp, \Display00[2]~output\, Display00[2]~output, Memoria_Test2, 1
instance = comp, \Display00[3]~output\, Display00[3]~output, Memoria_Test2, 1
instance = comp, \Display00[4]~output\, Display00[4]~output, Memoria_Test2, 1
instance = comp, \Display00[5]~output\, Display00[5]~output, Memoria_Test2, 1
instance = comp, \Display00[6]~output\, Display00[6]~output, Memoria_Test2, 1
instance = comp, \Display01[0]~output\, Display01[0]~output, Memoria_Test2, 1
instance = comp, \Display01[1]~output\, Display01[1]~output, Memoria_Test2, 1
instance = comp, \Display01[2]~output\, Display01[2]~output, Memoria_Test2, 1
instance = comp, \Display01[3]~output\, Display01[3]~output, Memoria_Test2, 1
instance = comp, \Display01[4]~output\, Display01[4]~output, Memoria_Test2, 1
instance = comp, \Display01[5]~output\, Display01[5]~output, Memoria_Test2, 1
instance = comp, \Display01[6]~output\, Display01[6]~output, Memoria_Test2, 1
instance = comp, \Display02[0]~output\, Display02[0]~output, Memoria_Test2, 1
instance = comp, \Display02[1]~output\, Display02[1]~output, Memoria_Test2, 1
instance = comp, \Display02[2]~output\, Display02[2]~output, Memoria_Test2, 1
instance = comp, \Display02[3]~output\, Display02[3]~output, Memoria_Test2, 1
instance = comp, \Display02[4]~output\, Display02[4]~output, Memoria_Test2, 1
instance = comp, \Display02[5]~output\, Display02[5]~output, Memoria_Test2, 1
instance = comp, \Display02[6]~output\, Display02[6]~output, Memoria_Test2, 1
instance = comp, \Display03[0]~output\, Display03[0]~output, Memoria_Test2, 1
instance = comp, \Display03[1]~output\, Display03[1]~output, Memoria_Test2, 1
instance = comp, \Display03[2]~output\, Display03[2]~output, Memoria_Test2, 1
instance = comp, \Display03[3]~output\, Display03[3]~output, Memoria_Test2, 1
instance = comp, \Display03[4]~output\, Display03[4]~output, Memoria_Test2, 1
instance = comp, \Display03[5]~output\, Display03[5]~output, Memoria_Test2, 1
instance = comp, \Display03[6]~output\, Display03[6]~output, Memoria_Test2, 1
instance = comp, \clock~input\, clock~input, Memoria_Test2, 1
instance = comp, \clock~inputclkctrl\, clock~inputclkctrl, Memoria_Test2, 1
instance = comp, \data_in[0]~input\, data_in[0]~input, Memoria_Test2, 1
instance = comp, \reset~input\, reset~input, Memoria_Test2, 1
instance = comp, \address[1]~input\, address[1]~input, Memoria_Test2, 1
instance = comp, \address[0]~input\, address[0]~input, Memoria_Test2, 1
instance = comp, \address[4]~input\, address[4]~input, Memoria_Test2, 1
instance = comp, \address[7]~input\, address[7]~input, Memoria_Test2, 1
instance = comp, \writen~input\, writen~input, Memoria_Test2, 1
instance = comp, \address[2]~input\, address[2]~input, Memoria_Test2, 1
instance = comp, \address[6]~input\, address[6]~input, Memoria_Test2, 1
instance = comp, \address[3]~input\, address[3]~input, Memoria_Test2, 1
instance = comp, \address[5]~input\, address[5]~input, Memoria_Test2, 1
instance = comp, \U5|Equal0~0\, U5|Equal0~0, Memoria_Test2, 1
instance = comp, \U5|U3|U4~0\, U5|U3|U4~0, Memoria_Test2, 1
instance = comp, \U5|U3|U1~0\, U5|U3|U1~0, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[0]\, U5|U3|port_out_00[0], Memoria_Test2, 1
instance = comp, \data_in[1]~input\, data_in[1]~input, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[1]\, U5|U3|port_out_00[1], Memoria_Test2, 1
instance = comp, \data_in[2]~input\, data_in[2]~input, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[2]~feeder\, U5|U3|port_out_00[2]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[2]\, U5|U3|port_out_00[2], Memoria_Test2, 1
instance = comp, \data_in[3]~input\, data_in[3]~input, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[3]~feeder\, U5|U3|port_out_00[3]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[3]\, U5|U3|port_out_00[3], Memoria_Test2, 1
instance = comp, \data_in[4]~input\, data_in[4]~input, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[4]\, U5|U3|port_out_00[4], Memoria_Test2, 1
instance = comp, \data_in[5]~input\, data_in[5]~input, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[5]~feeder\, U5|U3|port_out_00[5]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[5]\, U5|U3|port_out_00[5], Memoria_Test2, 1
instance = comp, \data_in[6]~input\, data_in[6]~input, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[6]\, U5|U3|port_out_00[6], Memoria_Test2, 1
instance = comp, \data_in[7]~input\, data_in[7]~input, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[7]~feeder\, U5|U3|port_out_00[7]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_00[7]\, U5|U3|port_out_00[7], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[0]\, U5|U3|port_out_01[0], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[1]\, U5|U3|port_out_01[1], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[2]~feeder\, U5|U3|port_out_01[2]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[2]\, U5|U3|port_out_01[2], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[3]~feeder\, U5|U3|port_out_01[3]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[3]\, U5|U3|port_out_01[3], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[4]\, U5|U3|port_out_01[4], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[5]~feeder\, U5|U3|port_out_01[5]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[5]\, U5|U3|port_out_01[5], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[6]~feeder\, U5|U3|port_out_01[6]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[6]\, U5|U3|port_out_01[6], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[7]~feeder\, U5|U3|port_out_01[7]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_01[7]\, U5|U3|port_out_01[7], Memoria_Test2, 1
instance = comp, \U5|U3|U3~0\, U5|U3|U3~0, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[0]\, U5|U3|port_out_02[0], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[1]\, U5|U3|port_out_02[1], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[2]~feeder\, U5|U3|port_out_02[2]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[2]\, U5|U3|port_out_02[2], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[3]~feeder\, U5|U3|port_out_02[3]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[3]\, U5|U3|port_out_02[3], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[4]~feeder\, U5|U3|port_out_02[4]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[4]\, U5|U3|port_out_02[4], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[5]~feeder\, U5|U3|port_out_02[5]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[5]\, U5|U3|port_out_02[5], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[6]~feeder\, U5|U3|port_out_02[6]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[6]\, U5|U3|port_out_02[6], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[7]~feeder\, U5|U3|port_out_02[7]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_02[7]\, U5|U3|port_out_02[7], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_03[0]~feeder\, U5|U3|port_out_03[0]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|U4~1\, U5|U3|U4~1, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_03[0]\, U5|U3|port_out_03[0], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_03[1]\, U5|U3|port_out_03[1], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_03[2]\, U5|U3|port_out_03[2], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_03[3]\, U5|U3|port_out_03[3], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_03[4]\, U5|U3|port_out_03[4], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_03[5]~feeder\, U5|U3|port_out_03[5]~feeder, Memoria_Test2, 1
instance = comp, \U5|U3|port_out_03[5]\, U5|U3|port_out_03[5], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_03[6]\, U5|U3|port_out_03[6], Memoria_Test2, 1
instance = comp, \U5|U3|port_out_03[7]\, U5|U3|port_out_03[7], Memoria_Test2, 1
instance = comp, \U5|U2|RW_rtl_0|auto_generated|ram_block1a0\, U5|U2|RW_rtl_0|auto_generated|ram_block1a0, Memoria_Test2, 1
instance = comp, \U5|data_out[0]~6\, U5|data_out[0]~6, Memoria_Test2, 1
instance = comp, \U5|data_out[1]~7\, U5|data_out[1]~7, Memoria_Test2, 1
instance = comp, \U5|Equal3~0\, U5|Equal3~0, Memoria_Test2, 1
instance = comp, \port_in_02[0]~input\, port_in_02[0]~input, Memoria_Test2, 1
instance = comp, \port_in_00[0]~input\, port_in_00[0]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[0]~8\, U5|data_out[0]~8, Memoria_Test2, 1
instance = comp, \port_in_03[0]~input\, port_in_03[0]~input, Memoria_Test2, 1
instance = comp, \port_in_01[0]~input\, port_in_01[0]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[0]~9\, U5|data_out[0]~9, Memoria_Test2, 1
instance = comp, \U5|data_out[0]~10\, U5|data_out[0]~10, Memoria_Test2, 1
instance = comp, \U5|data_out[1]~14\, U5|data_out[1]~14, Memoria_Test2, 1
instance = comp, \U5|U1|Mux2~2\, U5|U1|Mux2~2, Memoria_Test2, 1
instance = comp, \U5|U1|Mux5~0\, U5|U1|Mux5~0, Memoria_Test2, 1
instance = comp, \U5|U1|data_out[2]\, U5|U1|data_out[2], Memoria_Test2, 1
instance = comp, \U5|data_out[3]~40\, U5|data_out[3]~40, Memoria_Test2, 1
instance = comp, \U5|data_out[3]~42\, U5|data_out[3]~42, Memoria_Test2, 1
instance = comp, \U5|data_out[3]~41\, U5|data_out[3]~41, Memoria_Test2, 1
instance = comp, \port_in_00[2]~input\, port_in_00[2]~input, Memoria_Test2, 1
instance = comp, \port_in_01[2]~input\, port_in_01[2]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[2]~16\, U5|data_out[2]~16, Memoria_Test2, 1
instance = comp, \port_in_02[2]~input\, port_in_02[2]~input, Memoria_Test2, 1
instance = comp, \port_in_03[2]~input\, port_in_03[2]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[2]~17\, U5|data_out[2]~17, Memoria_Test2, 1
instance = comp, \U5|data_out[2]~18\, U5|data_out[2]~18, Memoria_Test2, 1
instance = comp, \U5|data_out[2]~19\, U5|data_out[2]~19, Memoria_Test2, 1
instance = comp, \port_in_00[1]~input\, port_in_00[1]~input, Memoria_Test2, 1
instance = comp, \port_in_01[1]~input\, port_in_01[1]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[1]~11\, U5|data_out[1]~11, Memoria_Test2, 1
instance = comp, \port_in_02[1]~input\, port_in_02[1]~input, Memoria_Test2, 1
instance = comp, \port_in_03[1]~input\, port_in_03[1]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[1]~12\, U5|data_out[1]~12, Memoria_Test2, 1
instance = comp, \U5|U1|Mux6~2\, U5|U1|Mux6~2, Memoria_Test2, 1
instance = comp, \U5|U1|Mux6~3\, U5|U1|Mux6~3, Memoria_Test2, 1
instance = comp, \U5|U1|data_out[1]\, U5|U1|data_out[1], Memoria_Test2, 1
instance = comp, \U5|data_out[1]~13\, U5|data_out[1]~13, Memoria_Test2, 1
instance = comp, \U5|data_out[1]~15\, U5|data_out[1]~15, Memoria_Test2, 1
instance = comp, \U5|U1|Mux4~0\, U5|U1|Mux4~0, Memoria_Test2, 1
instance = comp, \U5|U1|Mux4~1\, U5|U1|Mux4~1, Memoria_Test2, 1
instance = comp, \U5|U1|data_out[3]\, U5|U1|data_out[3], Memoria_Test2, 1
instance = comp, \port_in_03[3]~input\, port_in_03[3]~input, Memoria_Test2, 1
instance = comp, \port_in_02[3]~input\, port_in_02[3]~input, Memoria_Test2, 1
instance = comp, \port_in_00[3]~input\, port_in_00[3]~input, Memoria_Test2, 1
instance = comp, \port_in_01[3]~input\, port_in_01[3]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[3]~20\, U5|data_out[3]~20, Memoria_Test2, 1
instance = comp, \U5|data_out[3]~21\, U5|data_out[3]~21, Memoria_Test2, 1
instance = comp, \U5|data_out[3]~22\, U5|data_out[3]~22, Memoria_Test2, 1
instance = comp, \U5|data_out[3]~23\, U5|data_out[3]~23, Memoria_Test2, 1
instance = comp, \U3|Mux6~0\, U3|Mux6~0, Memoria_Test2, 1
instance = comp, \U3|Mux5~0\, U3|Mux5~0, Memoria_Test2, 1
instance = comp, \U3|Mux4~0\, U3|Mux4~0, Memoria_Test2, 1
instance = comp, \U3|Mux3~0\, U3|Mux3~0, Memoria_Test2, 1
instance = comp, \U3|Mux2~0\, U3|Mux2~0, Memoria_Test2, 1
instance = comp, \U3|Mux1~0\, U3|Mux1~0, Memoria_Test2, 1
instance = comp, \U3|Mux0~0\, U3|Mux0~0, Memoria_Test2, 1
instance = comp, \U5|U1|Mux1~0\, U5|U1|Mux1~0, Memoria_Test2, 1
instance = comp, \U5|U1|data_out[6]\, U5|U1|data_out[6], Memoria_Test2, 1
instance = comp, \port_in_01[6]~input\, port_in_01[6]~input, Memoria_Test2, 1
instance = comp, \port_in_00[6]~input\, port_in_00[6]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[6]~32\, U5|data_out[6]~32, Memoria_Test2, 1
instance = comp, \port_in_02[6]~input\, port_in_02[6]~input, Memoria_Test2, 1
instance = comp, \port_in_03[6]~input\, port_in_03[6]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[6]~33\, U5|data_out[6]~33, Memoria_Test2, 1
instance = comp, \U5|data_out[6]~34\, U5|data_out[6]~34, Memoria_Test2, 1
instance = comp, \U5|data_out[6]~35\, U5|data_out[6]~35, Memoria_Test2, 1
instance = comp, \port_in_02[4]~input\, port_in_02[4]~input, Memoria_Test2, 1
instance = comp, \port_in_01[4]~input\, port_in_01[4]~input, Memoria_Test2, 1
instance = comp, \port_in_00[4]~input\, port_in_00[4]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[4]~24\, U5|data_out[4]~24, Memoria_Test2, 1
instance = comp, \port_in_03[4]~input\, port_in_03[4]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[4]~25\, U5|data_out[4]~25, Memoria_Test2, 1
instance = comp, \U5|U1|Mux3~0\, U5|U1|Mux3~0, Memoria_Test2, 1
instance = comp, \U5|U1|data_out[4]\, U5|U1|data_out[4], Memoria_Test2, 1
instance = comp, \U5|data_out[4]~26\, U5|data_out[4]~26, Memoria_Test2, 1
instance = comp, \U5|data_out[4]~27\, U5|data_out[4]~27, Memoria_Test2, 1
instance = comp, \U5|U1|data_out[7]\, U5|U1|data_out[7], Memoria_Test2, 1
instance = comp, \port_in_03[7]~input\, port_in_03[7]~input, Memoria_Test2, 1
instance = comp, \port_in_00[7]~input\, port_in_00[7]~input, Memoria_Test2, 1
instance = comp, \port_in_01[7]~input\, port_in_01[7]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[7]~36\, U5|data_out[7]~36, Memoria_Test2, 1
instance = comp, \port_in_02[7]~input\, port_in_02[7]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[7]~37\, U5|data_out[7]~37, Memoria_Test2, 1
instance = comp, \U5|data_out[7]~38\, U5|data_out[7]~38, Memoria_Test2, 1
instance = comp, \U5|data_out[7]~39\, U5|data_out[7]~39, Memoria_Test2, 1
instance = comp, \U5|U1|Mux2~3\, U5|U1|Mux2~3, Memoria_Test2, 1
instance = comp, \U5|U1|Mux2~4\, U5|U1|Mux2~4, Memoria_Test2, 1
instance = comp, \U5|U1|data_out[5]\, U5|U1|data_out[5], Memoria_Test2, 1
instance = comp, \port_in_03[5]~input\, port_in_03[5]~input, Memoria_Test2, 1
instance = comp, \port_in_00[5]~input\, port_in_00[5]~input, Memoria_Test2, 1
instance = comp, \port_in_01[5]~input\, port_in_01[5]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[5]~28\, U5|data_out[5]~28, Memoria_Test2, 1
instance = comp, \port_in_02[5]~input\, port_in_02[5]~input, Memoria_Test2, 1
instance = comp, \U5|data_out[5]~29\, U5|data_out[5]~29, Memoria_Test2, 1
instance = comp, \U5|data_out[5]~30\, U5|data_out[5]~30, Memoria_Test2, 1
instance = comp, \U5|data_out[5]~31\, U5|data_out[5]~31, Memoria_Test2, 1
instance = comp, \U4|Mux6~0\, U4|Mux6~0, Memoria_Test2, 1
instance = comp, \U4|Mux5~0\, U4|Mux5~0, Memoria_Test2, 1
instance = comp, \U4|Mux4~0\, U4|Mux4~0, Memoria_Test2, 1
instance = comp, \U4|Mux3~0\, U4|Mux3~0, Memoria_Test2, 1
instance = comp, \U4|Mux2~0\, U4|Mux2~0, Memoria_Test2, 1
instance = comp, \U4|Mux1~0\, U4|Mux1~0, Memoria_Test2, 1
instance = comp, \U4|Mux0~0\, U4|Mux0~0, Memoria_Test2, 1
instance = comp, \U2|Mux6~0\, U2|Mux6~0, Memoria_Test2, 1
instance = comp, \U2|Mux5~0\, U2|Mux5~0, Memoria_Test2, 1
instance = comp, \U2|Mux4~0\, U2|Mux4~0, Memoria_Test2, 1
instance = comp, \U2|Mux3~0\, U2|Mux3~0, Memoria_Test2, 1
instance = comp, \U2|Mux2~0\, U2|Mux2~0, Memoria_Test2, 1
instance = comp, \U2|Mux1~0\, U2|Mux1~0, Memoria_Test2, 1
instance = comp, \U2|Mux0~0\, U2|Mux0~0, Memoria_Test2, 1
instance = comp, \U1|Mux6~0\, U1|Mux6~0, Memoria_Test2, 1
instance = comp, \U1|Mux5~0\, U1|Mux5~0, Memoria_Test2, 1
instance = comp, \U1|Mux4~0\, U1|Mux4~0, Memoria_Test2, 1
instance = comp, \U1|Mux3~0\, U1|Mux3~0, Memoria_Test2, 1
instance = comp, \U1|Mux2~0\, U1|Mux2~0, Memoria_Test2, 1
instance = comp, \U1|Mux1~0\, U1|Mux1~0, Memoria_Test2, 1
instance = comp, \U1|Mux0~0\, U1|Mux0~0, Memoria_Test2, 1
