// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a5a_HH_
#define _a5a_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a5a_mux_832_8_1_1.h"
#include "a5a_bram_0.h"
#include "a5a_bram_1.h"
#include "a5a_bram_2.h"
#include "a5a_bram_3.h"
#include "a5a_bram_4.h"
#include "a5a_bram_5.h"
#include "a5a_bram_6.h"
#include "a5a_bram_7.h"

namespace ap_rtl {

struct a5a : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > index;
    sc_out< sc_lv<8> > output_V_data_0_V_din;
    sc_in< sc_logic > output_V_data_0_V_full_n;
    sc_out< sc_logic > output_V_data_0_V_write;
    sc_out< sc_lv<8> > output_V_data_1_V_din;
    sc_in< sc_logic > output_V_data_1_V_full_n;
    sc_out< sc_logic > output_V_data_1_V_write;
    sc_out< sc_lv<8> > output_V_data_2_V_din;
    sc_in< sc_logic > output_V_data_2_V_full_n;
    sc_out< sc_logic > output_V_data_2_V_write;
    sc_out< sc_lv<8> > output_V_data_3_V_din;
    sc_in< sc_logic > output_V_data_3_V_full_n;
    sc_out< sc_logic > output_V_data_3_V_write;
    sc_out< sc_lv<8> > output_V_data_4_V_din;
    sc_in< sc_logic > output_V_data_4_V_full_n;
    sc_out< sc_logic > output_V_data_4_V_write;
    sc_out< sc_lv<8> > output_V_data_5_V_din;
    sc_in< sc_logic > output_V_data_5_V_full_n;
    sc_out< sc_logic > output_V_data_5_V_write;
    sc_out< sc_lv<8> > output_V_data_6_V_din;
    sc_in< sc_logic > output_V_data_6_V_full_n;
    sc_out< sc_logic > output_V_data_6_V_write;
    sc_out< sc_lv<8> > output_V_data_7_V_din;
    sc_in< sc_logic > output_V_data_7_V_full_n;
    sc_out< sc_logic > output_V_data_7_V_write;


    // Module declarations
    a5a(sc_module_name name);
    SC_HAS_PROCESS(a5a);

    ~a5a();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    a5a_bram_0* bram_0_U;
    a5a_bram_1* bram_1_U;
    a5a_bram_2* bram_2_U;
    a5a_bram_3* bram_3_U;
    a5a_bram_4* bram_4_U;
    a5a_bram_5* bram_5_U;
    a5a_bram_6* bram_6_U;
    a5a_bram_7* bram_7_U;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U1;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U2;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U3;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U4;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U5;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U6;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U7;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U8;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > bram_0_address0;
    sc_signal< sc_logic > bram_0_ce0;
    sc_signal< sc_lv<6> > bram_0_q0;
    sc_signal< sc_lv<3> > bram_1_address0;
    sc_signal< sc_logic > bram_1_ce0;
    sc_signal< sc_lv<6> > bram_1_q0;
    sc_signal< sc_lv<3> > bram_2_address0;
    sc_signal< sc_logic > bram_2_ce0;
    sc_signal< sc_lv<6> > bram_2_q0;
    sc_signal< sc_lv<3> > bram_3_address0;
    sc_signal< sc_logic > bram_3_ce0;
    sc_signal< sc_lv<6> > bram_3_q0;
    sc_signal< sc_lv<3> > bram_4_address0;
    sc_signal< sc_logic > bram_4_ce0;
    sc_signal< sc_lv<6> > bram_4_q0;
    sc_signal< sc_lv<3> > bram_5_address0;
    sc_signal< sc_logic > bram_5_ce0;
    sc_signal< sc_lv<6> > bram_5_q0;
    sc_signal< sc_lv<3> > bram_6_address0;
    sc_signal< sc_logic > bram_6_ce0;
    sc_signal< sc_lv<6> > bram_6_q0;
    sc_signal< sc_lv<3> > bram_7_address0;
    sc_signal< sc_logic > bram_7_ce0;
    sc_signal< sc_lv<6> > bram_7_q0;
    sc_signal< sc_logic > output_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > output_V_data_1_V_blk_n;
    sc_signal< sc_logic > output_V_data_2_V_blk_n;
    sc_signal< sc_logic > output_V_data_3_V_blk_n;
    sc_signal< sc_logic > output_V_data_4_V_blk_n;
    sc_signal< sc_logic > output_V_data_5_V_blk_n;
    sc_signal< sc_logic > output_V_data_6_V_blk_n;
    sc_signal< sc_logic > output_V_data_7_V_blk_n;
    sc_signal< sc_lv<3> > tmp_fu_668_p1;
    sc_signal< sc_lv<3> > tmp_reg_1321;
    sc_signal< sc_lv<32> > arrayNo_fu_694_p1;
    sc_signal< sc_lv<32> > arrayNo_reg_1366;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > tmp_data_0_V_fu_729_p10;
    sc_signal< sc_lv<8> > tmp_data_0_V_reg_1377;
    sc_signal< sc_lv<8> > tmp_data_1_V_fu_810_p10;
    sc_signal< sc_lv<8> > tmp_data_1_V_reg_1422;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > tmp_data_2_V_fu_890_p10;
    sc_signal< sc_lv<8> > tmp_data_2_V_reg_1467;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<8> > tmp_data_3_V_fu_970_p10;
    sc_signal< sc_lv<8> > tmp_data_3_V_reg_1512;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > tmp_data_4_V_fu_1050_p10;
    sc_signal< sc_lv<8> > tmp_data_4_V_reg_1557;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<8> > tmp_data_5_V_fu_1130_p10;
    sc_signal< sc_lv<8> > tmp_data_5_V_reg_1602;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<29> > newIndex14_reg_1647;
    sc_signal< sc_lv<8> > tmp_data_6_V_fu_1225_p10;
    sc_signal< sc_lv<8> > tmp_data_6_V_reg_1652;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<8> > tmp_data_7_V_fu_1289_p10;
    sc_signal< sc_lv<8> > tmp_data_7_V_reg_1697;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<64> > newIndex1_fu_682_p1;
    sc_signal< sc_lv<64> > newIndex3_fu_766_p1;
    sc_signal< sc_lv<64> > newIndex5_fu_846_p1;
    sc_signal< sc_lv<64> > newIndex7_fu_926_p1;
    sc_signal< sc_lv<64> > newIndex9_fu_1006_p1;
    sc_signal< sc_lv<64> > newIndex11_fu_1086_p1;
    sc_signal< sc_lv<64> > newIndex13_fu_1166_p1;
    sc_signal< sc_lv<64> > newIndex15_fu_1246_p1;
    sc_signal< sc_logic > output_V_data_0_V1_update;
    sc_signal< sc_logic > output_V_data_0_V1_status;
    sc_signal< sc_lv<29> > newIndex_fu_672_p4;
    sc_signal< sc_lv<8> > tmp_data_0_V_fu_729_p1;
    sc_signal< sc_lv<8> > tmp_data_0_V_fu_729_p2;
    sc_signal< sc_lv<8> > tmp_data_0_V_fu_729_p3;
    sc_signal< sc_lv<8> > tmp_data_0_V_fu_729_p4;
    sc_signal< sc_lv<8> > tmp_data_0_V_fu_729_p5;
    sc_signal< sc_lv<8> > tmp_data_0_V_fu_729_p6;
    sc_signal< sc_lv<8> > tmp_data_0_V_fu_729_p7;
    sc_signal< sc_lv<8> > tmp_data_0_V_fu_729_p8;
    sc_signal< sc_lv<32> > tmp_data_0_V_fu_729_p9;
    sc_signal< sc_lv<32> > tmp_1_fu_751_p2;
    sc_signal< sc_lv<29> > newIndex2_fu_756_p4;
    sc_signal< sc_lv<8> > tmp_data_1_V_fu_810_p1;
    sc_signal< sc_lv<8> > tmp_data_1_V_fu_810_p2;
    sc_signal< sc_lv<8> > tmp_data_1_V_fu_810_p3;
    sc_signal< sc_lv<8> > tmp_data_1_V_fu_810_p4;
    sc_signal< sc_lv<8> > tmp_data_1_V_fu_810_p5;
    sc_signal< sc_lv<8> > tmp_data_1_V_fu_810_p6;
    sc_signal< sc_lv<8> > tmp_data_1_V_fu_810_p7;
    sc_signal< sc_lv<8> > tmp_data_1_V_fu_810_p8;
    sc_signal< sc_lv<32> > tmp_3_fu_831_p2;
    sc_signal< sc_lv<29> > newIndex4_fu_836_p4;
    sc_signal< sc_lv<8> > tmp_data_2_V_fu_890_p1;
    sc_signal< sc_lv<8> > tmp_data_2_V_fu_890_p2;
    sc_signal< sc_lv<8> > tmp_data_2_V_fu_890_p3;
    sc_signal< sc_lv<8> > tmp_data_2_V_fu_890_p4;
    sc_signal< sc_lv<8> > tmp_data_2_V_fu_890_p5;
    sc_signal< sc_lv<8> > tmp_data_2_V_fu_890_p6;
    sc_signal< sc_lv<8> > tmp_data_2_V_fu_890_p7;
    sc_signal< sc_lv<8> > tmp_data_2_V_fu_890_p8;
    sc_signal< sc_lv<32> > tmp_5_fu_911_p2;
    sc_signal< sc_lv<29> > newIndex6_fu_916_p4;
    sc_signal< sc_lv<8> > tmp_data_3_V_fu_970_p1;
    sc_signal< sc_lv<8> > tmp_data_3_V_fu_970_p2;
    sc_signal< sc_lv<8> > tmp_data_3_V_fu_970_p3;
    sc_signal< sc_lv<8> > tmp_data_3_V_fu_970_p4;
    sc_signal< sc_lv<8> > tmp_data_3_V_fu_970_p5;
    sc_signal< sc_lv<8> > tmp_data_3_V_fu_970_p6;
    sc_signal< sc_lv<8> > tmp_data_3_V_fu_970_p7;
    sc_signal< sc_lv<8> > tmp_data_3_V_fu_970_p8;
    sc_signal< sc_lv<32> > tmp_7_fu_991_p2;
    sc_signal< sc_lv<29> > newIndex8_fu_996_p4;
    sc_signal< sc_lv<8> > tmp_data_4_V_fu_1050_p1;
    sc_signal< sc_lv<8> > tmp_data_4_V_fu_1050_p2;
    sc_signal< sc_lv<8> > tmp_data_4_V_fu_1050_p3;
    sc_signal< sc_lv<8> > tmp_data_4_V_fu_1050_p4;
    sc_signal< sc_lv<8> > tmp_data_4_V_fu_1050_p5;
    sc_signal< sc_lv<8> > tmp_data_4_V_fu_1050_p6;
    sc_signal< sc_lv<8> > tmp_data_4_V_fu_1050_p7;
    sc_signal< sc_lv<8> > tmp_data_4_V_fu_1050_p8;
    sc_signal< sc_lv<32> > tmp_9_fu_1071_p2;
    sc_signal< sc_lv<29> > newIndex10_fu_1076_p4;
    sc_signal< sc_lv<8> > tmp_data_5_V_fu_1130_p1;
    sc_signal< sc_lv<8> > tmp_data_5_V_fu_1130_p2;
    sc_signal< sc_lv<8> > tmp_data_5_V_fu_1130_p3;
    sc_signal< sc_lv<8> > tmp_data_5_V_fu_1130_p4;
    sc_signal< sc_lv<8> > tmp_data_5_V_fu_1130_p5;
    sc_signal< sc_lv<8> > tmp_data_5_V_fu_1130_p6;
    sc_signal< sc_lv<8> > tmp_data_5_V_fu_1130_p7;
    sc_signal< sc_lv<8> > tmp_data_5_V_fu_1130_p8;
    sc_signal< sc_lv<32> > tmp_s_fu_1151_p2;
    sc_signal< sc_lv<29> > newIndex12_fu_1156_p4;
    sc_signal< sc_lv<32> > tmp_2_fu_1178_p2;
    sc_signal< sc_lv<8> > tmp_data_6_V_fu_1225_p1;
    sc_signal< sc_lv<8> > tmp_data_6_V_fu_1225_p2;
    sc_signal< sc_lv<8> > tmp_data_6_V_fu_1225_p3;
    sc_signal< sc_lv<8> > tmp_data_6_V_fu_1225_p4;
    sc_signal< sc_lv<8> > tmp_data_6_V_fu_1225_p5;
    sc_signal< sc_lv<8> > tmp_data_6_V_fu_1225_p6;
    sc_signal< sc_lv<8> > tmp_data_6_V_fu_1225_p7;
    sc_signal< sc_lv<8> > tmp_data_6_V_fu_1225_p8;
    sc_signal< sc_lv<8> > tmp_data_7_V_fu_1289_p1;
    sc_signal< sc_lv<8> > tmp_data_7_V_fu_1289_p2;
    sc_signal< sc_lv<8> > tmp_data_7_V_fu_1289_p3;
    sc_signal< sc_lv<8> > tmp_data_7_V_fu_1289_p4;
    sc_signal< sc_lv<8> > tmp_data_7_V_fu_1289_p5;
    sc_signal< sc_lv<8> > tmp_data_7_V_fu_1289_p6;
    sc_signal< sc_lv<8> > tmp_data_7_V_fu_1289_p7;
    sc_signal< sc_lv<8> > tmp_data_7_V_fu_1289_p8;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo_fu_694_p1();
    void thread_bram_0_address0();
    void thread_bram_0_ce0();
    void thread_bram_1_address0();
    void thread_bram_1_ce0();
    void thread_bram_2_address0();
    void thread_bram_2_ce0();
    void thread_bram_3_address0();
    void thread_bram_3_ce0();
    void thread_bram_4_address0();
    void thread_bram_4_ce0();
    void thread_bram_5_address0();
    void thread_bram_5_ce0();
    void thread_bram_6_address0();
    void thread_bram_6_ce0();
    void thread_bram_7_address0();
    void thread_bram_7_ce0();
    void thread_newIndex10_fu_1076_p4();
    void thread_newIndex11_fu_1086_p1();
    void thread_newIndex12_fu_1156_p4();
    void thread_newIndex13_fu_1166_p1();
    void thread_newIndex15_fu_1246_p1();
    void thread_newIndex1_fu_682_p1();
    void thread_newIndex2_fu_756_p4();
    void thread_newIndex3_fu_766_p1();
    void thread_newIndex4_fu_836_p4();
    void thread_newIndex5_fu_846_p1();
    void thread_newIndex6_fu_916_p4();
    void thread_newIndex7_fu_926_p1();
    void thread_newIndex8_fu_996_p4();
    void thread_newIndex9_fu_1006_p1();
    void thread_newIndex_fu_672_p4();
    void thread_output_V_data_0_V1_status();
    void thread_output_V_data_0_V1_update();
    void thread_output_V_data_0_V_blk_n();
    void thread_output_V_data_0_V_din();
    void thread_output_V_data_0_V_write();
    void thread_output_V_data_1_V_blk_n();
    void thread_output_V_data_1_V_din();
    void thread_output_V_data_1_V_write();
    void thread_output_V_data_2_V_blk_n();
    void thread_output_V_data_2_V_din();
    void thread_output_V_data_2_V_write();
    void thread_output_V_data_3_V_blk_n();
    void thread_output_V_data_3_V_din();
    void thread_output_V_data_3_V_write();
    void thread_output_V_data_4_V_blk_n();
    void thread_output_V_data_4_V_din();
    void thread_output_V_data_4_V_write();
    void thread_output_V_data_5_V_blk_n();
    void thread_output_V_data_5_V_din();
    void thread_output_V_data_5_V_write();
    void thread_output_V_data_6_V_blk_n();
    void thread_output_V_data_6_V_din();
    void thread_output_V_data_6_V_write();
    void thread_output_V_data_7_V_blk_n();
    void thread_output_V_data_7_V_din();
    void thread_output_V_data_7_V_write();
    void thread_tmp_1_fu_751_p2();
    void thread_tmp_2_fu_1178_p2();
    void thread_tmp_3_fu_831_p2();
    void thread_tmp_5_fu_911_p2();
    void thread_tmp_7_fu_991_p2();
    void thread_tmp_9_fu_1071_p2();
    void thread_tmp_data_0_V_fu_729_p1();
    void thread_tmp_data_0_V_fu_729_p2();
    void thread_tmp_data_0_V_fu_729_p3();
    void thread_tmp_data_0_V_fu_729_p4();
    void thread_tmp_data_0_V_fu_729_p5();
    void thread_tmp_data_0_V_fu_729_p6();
    void thread_tmp_data_0_V_fu_729_p7();
    void thread_tmp_data_0_V_fu_729_p8();
    void thread_tmp_data_0_V_fu_729_p9();
    void thread_tmp_data_1_V_fu_810_p1();
    void thread_tmp_data_1_V_fu_810_p2();
    void thread_tmp_data_1_V_fu_810_p3();
    void thread_tmp_data_1_V_fu_810_p4();
    void thread_tmp_data_1_V_fu_810_p5();
    void thread_tmp_data_1_V_fu_810_p6();
    void thread_tmp_data_1_V_fu_810_p7();
    void thread_tmp_data_1_V_fu_810_p8();
    void thread_tmp_data_2_V_fu_890_p1();
    void thread_tmp_data_2_V_fu_890_p2();
    void thread_tmp_data_2_V_fu_890_p3();
    void thread_tmp_data_2_V_fu_890_p4();
    void thread_tmp_data_2_V_fu_890_p5();
    void thread_tmp_data_2_V_fu_890_p6();
    void thread_tmp_data_2_V_fu_890_p7();
    void thread_tmp_data_2_V_fu_890_p8();
    void thread_tmp_data_3_V_fu_970_p1();
    void thread_tmp_data_3_V_fu_970_p2();
    void thread_tmp_data_3_V_fu_970_p3();
    void thread_tmp_data_3_V_fu_970_p4();
    void thread_tmp_data_3_V_fu_970_p5();
    void thread_tmp_data_3_V_fu_970_p6();
    void thread_tmp_data_3_V_fu_970_p7();
    void thread_tmp_data_3_V_fu_970_p8();
    void thread_tmp_data_4_V_fu_1050_p1();
    void thread_tmp_data_4_V_fu_1050_p2();
    void thread_tmp_data_4_V_fu_1050_p3();
    void thread_tmp_data_4_V_fu_1050_p4();
    void thread_tmp_data_4_V_fu_1050_p5();
    void thread_tmp_data_4_V_fu_1050_p6();
    void thread_tmp_data_4_V_fu_1050_p7();
    void thread_tmp_data_4_V_fu_1050_p8();
    void thread_tmp_data_5_V_fu_1130_p1();
    void thread_tmp_data_5_V_fu_1130_p2();
    void thread_tmp_data_5_V_fu_1130_p3();
    void thread_tmp_data_5_V_fu_1130_p4();
    void thread_tmp_data_5_V_fu_1130_p5();
    void thread_tmp_data_5_V_fu_1130_p6();
    void thread_tmp_data_5_V_fu_1130_p7();
    void thread_tmp_data_5_V_fu_1130_p8();
    void thread_tmp_data_6_V_fu_1225_p1();
    void thread_tmp_data_6_V_fu_1225_p2();
    void thread_tmp_data_6_V_fu_1225_p3();
    void thread_tmp_data_6_V_fu_1225_p4();
    void thread_tmp_data_6_V_fu_1225_p5();
    void thread_tmp_data_6_V_fu_1225_p6();
    void thread_tmp_data_6_V_fu_1225_p7();
    void thread_tmp_data_6_V_fu_1225_p8();
    void thread_tmp_data_7_V_fu_1289_p1();
    void thread_tmp_data_7_V_fu_1289_p2();
    void thread_tmp_data_7_V_fu_1289_p3();
    void thread_tmp_data_7_V_fu_1289_p4();
    void thread_tmp_data_7_V_fu_1289_p5();
    void thread_tmp_data_7_V_fu_1289_p6();
    void thread_tmp_data_7_V_fu_1289_p7();
    void thread_tmp_data_7_V_fu_1289_p8();
    void thread_tmp_fu_668_p1();
    void thread_tmp_s_fu_1151_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
