$date
	Thu Oct 10 07:27:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_inverter $end
$var wire 1 ! y $end
$var reg 1 " a $end
$scope module inv01 $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#5
0!
1"
#10
1!
0"
#15
0!
1"
#20
1!
0"
