##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Cyarlobot_sys_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Cyarlobot_sys_clock:R)
		5.3::Critical Path Report for (Cyarlobot_sys_clock:R vs. Cyarlobot_sys_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CyBUS_CLK                      | Frequency: 42.46 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 64.00 MHz  | 
Clock: Cyarlobot_sys_clock            | Frequency: 37.68 MHz  | Target: 1.00 MHz   | 
Clock: Front_ADC_SAR_theACLK          | N/A                   | Target: 1.60 MHz   | 
Clock: Front_ADC_SAR_theACLK(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: Rear_ADC_SAR_theACLK           | N/A                   | Target: 1.60 MHz   | 
Clock: Rear_ADC_SAR_theACLK(routed)   | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            CyBUS_CLK            41666.7          30189       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Cyarlobot_sys_clock  41666.7          18115       N/A              N/A         N/A              N/A         N/A              N/A         
Cyarlobot_sys_clock  Cyarlobot_sys_clock  1e+006           973458      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase       
----------------------  ------------  ---------------------  
Left_Encoder_A(0)_PAD   16643         Cyarlobot_sys_clock:R  
Left_Encoder_B(0)_PAD   15864         Cyarlobot_sys_clock:R  
Right_Encoder_A(0)_PAD  15613         Cyarlobot_sys_clock:R  
Right_Encoder_B(0)_PAD  21890         Cyarlobot_sys_clock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                      Clock to Out  Clock Name:Phase       
-----------------------------  ------------  ---------------------  
Front_Trigger_0(0)_PAD         35063         CyBUS_CLK:R            
Front_Trigger_1(0)_PAD         36472         CyBUS_CLK:R            
Front_Trigger_2(0)_PAD         37428         CyBUS_CLK:R            
Front_Trigger_3(0)_PAD         38569         CyBUS_CLK:R            
Front_Trigger_4(0)_PAD         39322         CyBUS_CLK:R            
Front_Trigger_5(0)_PAD         41335         CyBUS_CLK:R            
Front_Trigger_6(0)_PAD         38615         CyBUS_CLK:R            
Front_Trigger_7(0)_PAD         41963         CyBUS_CLK:R            
Left_HB25_PWM_Pin(0)_PAD:out   26119         Cyarlobot_sys_clock:R  
Rear_Trigger_0(0)_PAD          39534         CyBUS_CLK:R            
Rear_Trigger_1(0)_PAD          41237         CyBUS_CLK:R            
Rear_Trigger_2(0)_PAD          35700         CyBUS_CLK:R            
Rear_Trigger_3(0)_PAD          40424         CyBUS_CLK:R            
Rear_Trigger_4(0)_PAD          40064         CyBUS_CLK:R            
Rear_Trigger_5(0)_PAD          39882         CyBUS_CLK:R            
Rear_Trigger_6(0)_PAD          40556         CyBUS_CLK:R            
Rear_Trigger_7(0)_PAD          42040         CyBUS_CLK:R            
Right_HB25_PWM_Pin(0)_PAD:out  23958         Cyarlobot_sys_clock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 42.46 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18115p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20421
-------------------------------------   ----- 
End-of-path arrival time (ps)           20421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18115  RISE       1
Net_8089/main_9                                      macrocell15      5272   8316  18115  RISE       1
Net_8089/q                                           macrocell15      3350  11666  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2620  14285  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17635  18115  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   2786  20421  18115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Cyarlobot_sys_clock
*************************************************
Clock: Cyarlobot_sys_clock
Frequency: 37.68 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973458p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -4230
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22312
-------------------------------------   ----- 
End-of-path arrival time (ps)           22312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      5076   6326  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   9676  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   7506  17182  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  22312  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  22312  973458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_2_net_0/clk_en
Capture Clock  : tmpOE__bufoe_2_net_0/clock_0
Path slack     : 30189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9377
-------------------------------------   ---- 
End-of-path arrival time (ps)           9377
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_HB25_PWM_Pin(0)/in_clock                              iocell3             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Right_HB25_PWM_Pin(0)/fb     iocell3       2667   2667  30189  RISE       1
tmpOE__bufoe_2_net_0/clk_en  macrocell54   6710   9377  30189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_2_net_0/clock_0                                macrocell54         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Cyarlobot_sys_clock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18115p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20421
-------------------------------------   ----- 
End-of-path arrival time (ps)           20421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18115  RISE       1
Net_8089/main_9                                      macrocell15      5272   8316  18115  RISE       1
Net_8089/q                                           macrocell15      3350  11666  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2620  14285  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17635  18115  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   2786  20421  18115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (Cyarlobot_sys_clock:R vs. Cyarlobot_sys_clock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973458p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -4230
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22312
-------------------------------------   ----- 
End-of-path arrival time (ps)           22312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      5076   6326  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   9676  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   7506  17182  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  22312  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  22312  973458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18115p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20421
-------------------------------------   ----- 
End-of-path arrival time (ps)           20421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18115  RISE       1
Net_8089/main_9                                      macrocell15      5272   8316  18115  RISE       1
Net_8089/q                                           macrocell15      3350  11666  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2620  14285  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17635  18115  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   2786  20421  18115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18129p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20407
-------------------------------------   ----- 
End-of-path arrival time (ps)           20407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18115  RISE       1
Net_8089/main_9                                      macrocell15      5272   8316  18115  RISE       1
Net_8089/q                                           macrocell15      3350  11666  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2620  14285  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17635  18115  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell12   2772  20407  18129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18873p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19664
-------------------------------------   ----- 
End-of-path arrival time (ps)           19664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                               iocell40         2805   2805  18873  RISE       1
Net_8007/main_7                                     macrocell16      4586   7391  18873  RISE       1
Net_8007/q                                          macrocell16      3350  10741  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell33      2545  13286  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell33      3350  16636  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell10   3027  19664  18873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18876p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19661
-------------------------------------   ----- 
End-of-path arrival time (ps)           19661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                               iocell40        2805   2805  18873  RISE       1
Net_8007/main_7                                     macrocell16     4586   7391  18873  RISE       1
Net_8007/q                                          macrocell16     3350  10741  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell33     2545  13286  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell33     3350  16636  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell9   3024  19661  18876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 21211p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                   -500
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19956
-------------------------------------   ----- 
End-of-path arrival time (ps)           19956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                              iocell35       3044   3044  18115  RISE       1
Net_8089/main_9                                     macrocell15    5272   8316  18115  RISE       1
Net_8089/q                                          macrocell15    3350  11666  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0   macrocell36    2620  14285  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q        macrocell36    3350  17635  18115  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell6   2320  19956  21211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock            statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 22972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15184
-------------------------------------   ----- 
End-of-path arrival time (ps)           15184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                           iocell35      3044   3044  18115  RISE       1
Net_8089/main_9                                  macrocell15   5272   8316  18115  RISE       1
Net_8089/q                                       macrocell15   3350  11666  18115  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_0  macrocell96   3519  15184  22972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 22972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15184
-------------------------------------   ----- 
End-of-path arrival time (ps)           15184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                                 iocell35      3044   3044  18115  RISE       1
Net_8089/main_9                                        macrocell15   5272   8316  18115  RISE       1
Net_8089/q                                             macrocell15   3350  11666  18115  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_0  macrocell98   3519  15184  22972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 23079p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15078
-------------------------------------   ----- 
End-of-path arrival time (ps)           15078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                                 iocell35      3044   3044  18115  RISE       1
Net_8089/main_9                                        macrocell15   5272   8316  18115  RISE       1
Net_8089/q                                             macrocell15   3350  11666  18115  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_0  macrocell99   3412  15078  23079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 24870p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13286
-------------------------------------   ----- 
End-of-path arrival time (ps)           13286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                           iocell40      2805   2805  18873  RISE       1
Net_8007/main_7                                 macrocell16   4586   7391  18873  RISE       1
Net_8007/q                                      macrocell16   3350  10741  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_0  macrocell90   2545  13286  24870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 24870p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13286
-------------------------------------   ----- 
End-of-path arrival time (ps)           13286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                                 iocell40      2805   2805  18873  RISE       1
Net_8007/main_7                                       macrocell16   4586   7391  18873  RISE       1
Net_8007/q                                            macrocell16   3350  10741  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_0  macrocell93   2545  13286  24870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 24872p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13285
-------------------------------------   ----- 
End-of-path arrival time (ps)           13285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb  iocell40      2805   2805  18873  RISE       1
Net_8007/main_7        macrocell16   4586   7391  18873  RISE       1
Net_8007/q             macrocell16   3350  10741  18873  RISE       1
MODIN3_1/main_0        macrocell87   2544  13285  24872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 24872p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13285
-------------------------------------   ----- 
End-of-path arrival time (ps)           13285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb  iocell40      2805   2805  18873  RISE       1
Net_8007/main_7        macrocell16   4586   7391  18873  RISE       1
Net_8007/q             macrocell16   3350  10741  18873  RISE       1
MODIN3_0/main_0        macrocell88   2544  13285  24872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24872p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13285
-------------------------------------   ----- 
End-of-path arrival time (ps)           13285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                            iocell40      2805   2805  18873  RISE       1
Net_8007/main_7                                  macrocell16   4586   7391  18873  RISE       1
Net_8007/q                                       macrocell16   3350  10741  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_0  macrocell89   2544  13285  24872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 24872p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13285
-------------------------------------   ----- 
End-of-path arrival time (ps)           13285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                                 iocell40      2805   2805  18873  RISE       1
Net_8007/main_7                                       macrocell16   4586   7391  18873  RISE       1
Net_8007/q                                            macrocell16   3350  10741  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_0  macrocell94   2544  13285  24872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25460p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11977
-------------------------------------   ----- 
End-of-path arrival time (ps)           11977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5     2050   2050  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    4797   6847  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  11977  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  11977  25460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11144
-------------------------------------   ----- 
End-of-path arrival time (ps)           11144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3     2050   2050  26293  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   3964   6014  26293  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  11144  26293  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  11144  26293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28222p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5     2050   2050  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell10   5335   7385  28222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 28760p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5    2050   2050  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9   4797   6847  28760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 29593p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3     2050   2050  26293  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   3964   6014  29593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 29803p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8353
-------------------------------------   ---- 
End-of-path arrival time (ps)           8353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell5   2050   2050  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_1  macrocell90    6303   8353  29803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 29803p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8353
-------------------------------------   ---- 
End-of-path arrival time (ps)           8353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5   2050   2050  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_1  macrocell93    6303   8353  29803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_9
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 29841p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                           iocell35      3044   3044  18115  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_9  macrocell95   5272   8316  29841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29863p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3     2050   2050  26293  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell12   3693   5743  29863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 29869p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  25460  RISE       1
MODIN3_1/main_1                             macrocell87    6238   8288  29869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 29869p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  25460  RISE       1
MODIN3_0/main_1                             macrocell88    6238   8288  29869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 29869p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1       controlcell5   2050   2050  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_1  macrocell89    6238   8288  29869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 29869p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5   2050   2050  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_1  macrocell94    6238   8288  29869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_2_net_0/clk_en
Capture Clock  : tmpOE__bufoe_2_net_0/clock_0
Path slack     : 30189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9377
-------------------------------------   ---- 
End-of-path arrival time (ps)           9377
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_HB25_PWM_Pin(0)/in_clock                              iocell3             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Right_HB25_PWM_Pin(0)/fb     iocell3       2667   2667  30189  RISE       1
tmpOE__bufoe_2_net_0/clk_en  macrocell54   6710   9377  30189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_2_net_0/clock_0                                macrocell54         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 30342p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell5   2050   2050  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_0  macrocell91    5764   7814  30342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_3(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_6
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30392p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_3(0)/in_clock                                iocell32            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_3(0)/fb                           iocell32      2485   2485  18666  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_6  macrocell95   5280   7765  30392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_2(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_5
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30672p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7485
-------------------------------------   ---- 
End-of-path arrival time (ps)           7485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_2(0)/in_clock                                iocell31            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_2(0)/fb                           iocell31      2231   2231  18946  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_5  macrocell95   5254   7485  30672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_0(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30699p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_0(0)/in_clock                                iocell12            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_0(0)/fb                           iocell12      2199   2199  18973  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_3  macrocell95   5259   7458  30699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_5(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_8
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30709p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_5(0)/in_clock                                iocell34            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_5(0)/fb                           iocell34      2178   2178  18983  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_8  macrocell95   5270   7448  30709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_7(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_10
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30759p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_7(0)/in_clock                                iocell36            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_7(0)/fb                            iocell36      2092   2092  19033  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_10  macrocell95   5306   7398  30759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_7
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30766p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7391
-------------------------------------   ---- 
End-of-path arrival time (ps)           7391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                           iocell40      2805   2805  18873  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_7  macrocell85   4586   7391  30766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_4(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_7
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30767p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_4(0)/in_clock                                iocell33            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_4(0)/fb                           iocell33      2133   2133  19042  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_7  macrocell95   5256   7389  30767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 30796p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7360
-------------------------------------   ---- 
End-of-path arrival time (ps)           7360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3   2050   2050  26293  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_1  macrocell99    5310   7360  30796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_3(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_6
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30850p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_3(0)/in_clock                                 iocell39            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_3(0)/fb                           iocell39      2692   2692  18958  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_6  macrocell85   4614   7306  30850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_1(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_4
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30915p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_1(0)/in_clock                                iocell30            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_1(0)/fb                           iocell30      1920   1920  19189  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_4  macrocell95   5322   7242  30915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_5(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_8
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30970p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_5(0)/in_clock                                 iocell41            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_5(0)/fb                           iocell41      2567   2567  19078  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_8  macrocell85   4619   7186  30970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_7(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_10
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31011p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7145
-------------------------------------   ---- 
End-of-path arrival time (ps)           7145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_7(0)/in_clock                                 iocell43            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_7(0)/fb                            iocell43      2551   2551  19119  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_10  macrocell85   4594   7145  31011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_6(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_9
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31162p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_6(0)/in_clock                                 iocell42            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_6(0)/fb                           iocell42      2379   2379  19269  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_9  macrocell85   4616   6995  31162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_2(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31379p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_2(0)/in_clock                                 iocell38            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_2(0)/fb                           iocell38      2141   2141  19486  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_5  macrocell85   4637   6778  31379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_1_net_0/clk_en
Capture Clock  : tmpOE__bufoe_1_net_0/clock_0
Path slack     : 31477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_HB25_PWM_Pin(0)/in_clock                               iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Left_HB25_PWM_Pin(0)/fb      iocell1       2032   2032  31477  RISE       1
tmpOE__bufoe_1_net_0/clk_en  macrocell51   6058   8090  31477  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell51         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_1(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31494p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_1(0)/in_clock                                 iocell37            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_1(0)/fb                           iocell37      2051   2051  19601  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_4  macrocell85   4612   6663  31494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_0(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_0(0)/in_clock                                 iocell29            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_0(0)/fb                           iocell29      1903   1903  19728  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_3  macrocell85   4633   6536  31621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 31945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell3   2050   2050  26293  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_1  macrocell96    4162   6212  31945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 31945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell3   2050   2050  26293  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_0  macrocell97    4162   6212  31945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 31945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3   2050   2050  26293  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_1  macrocell98    4162   6212  31945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 32322p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  20596  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_1     macrocell95    3785   5835  32322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_2
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 32498p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_2  controlcell4   2050   2050  20772  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_0     macrocell95    3609   5659  32498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_1_net_0/q
Path End       : \Left_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 32506p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_1_net_0/q                        macrocell51   1250   1250  32506  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell52   4400   5650  32506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_0
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 32540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  20814  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_2     macrocell95    3567   5617  32540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 32729p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/busclk              controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  20837  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_1     macrocell85    3377   5427  32729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_2_net_0/q
Path End       : \Right_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 33422p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_2_net_0/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_2_net_0/q                         macrocell54   1250   1250  33422  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell55   3484   4734  33422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_2
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 33843p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/busclk              controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  21950  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_0     macrocell85    2264   4314  33843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_0
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 33853p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/busclk              controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  21960  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_2     macrocell85    2254   4304  33853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 34262p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Recovery time                                                   0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell5   2050   2050  25460  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell5   5354   7404  34262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36351p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Cyarlobot_sys_clock:R#2)   41667
- Recovery time                                                   0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell3   2050   2050  26293  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell6   3266   5316  36351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock            statusicell6        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973458p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -4230
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22312
-------------------------------------   ----- 
End-of-path arrival time (ps)           22312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      5076   6326  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   9676  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   7506  17182  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  22312  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  22312  973458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974082p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -4230
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21688
-------------------------------------   ----- 
End-of-path arrival time (ps)           21688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell78     1250   1250  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     8857  10107  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350  13457  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   3101  16558  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  21688  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  21688  974082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Net_1251\/main_7
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 975256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21234
-------------------------------------   ----- 
End-of-path arrival time (ps)           21234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1251\/q             macrocell57   1250   1250  975256  RISE       1
\Left_QuadDec:Net_1251_split\/main_0  macrocell62   9967  11217  975256  RISE       1
\Left_QuadDec:Net_1251_split\/q       macrocell62   3350  14567  975256  RISE       1
\Left_QuadDec:Net_1251\/main_7        macrocell57   6666  21234  975256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 976758p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17182
-------------------------------------   ----- 
End-of-path arrival time (ps)           17182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      5076   6326  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   9676  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   7506  17182  976758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976803p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17137
-------------------------------------   ----- 
End-of-path arrival time (ps)           17137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      5076   6326  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   9676  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   7461  17137  976803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1251\/main_7
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 977133p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19357
-------------------------------------   ----- 
End-of-path arrival time (ps)           19357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q             macrocell81   1250   1250  977133  RISE       1
\Right_QuadDec:Net_1251_split\/main_1  macrocell86  12459  13709  977133  RISE       1
\Right_QuadDec:Net_1251_split\/q       macrocell86   3350  17059  977133  RISE       1
\Right_QuadDec:Net_1251\/main_7        macrocell71   2298  19357  977133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977382p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16558
-------------------------------------   ----- 
End-of-path arrival time (ps)           16558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell78     1250   1250  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     8857  10107  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350  13457  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   3101  16558  977382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977383p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16557
-------------------------------------   ----- 
End-of-path arrival time (ps)           16557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell78     1250   1250  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     8857  10107  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350  13457  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell8   3100  16557  977383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_5
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 978234p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18256
-------------------------------------   ----- 
End-of-path arrival time (ps)           18256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  978234  RISE       1
\Right_QuadDec:Net_1203_split\/main_3   macrocell92  11357  12607  978234  RISE       1
\Right_QuadDec:Net_1203_split\/q        macrocell92   3350  15957  978234  RISE       1
\Right_QuadDec:Net_1203\/main_5         macrocell78   2299  18256  978234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 978384p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21116
-------------------------------------   ----- 
End-of-path arrival time (ps)           21116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1251\/q                macrocell57    1250   1250  975256  RISE       1
\Left_QuadDec:Net_530\/main_1            macrocell6     9981  11231  978384  RISE       1
\Left_QuadDec:Net_530\/q                 macrocell6     3350  14581  978384  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_0  statusicell2   6536  21116  978384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978519p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15421
-------------------------------------   ----- 
End-of-path arrival time (ps)           15421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      4092   7592  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  10942  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   4479  15421  978519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1203\/main_5
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 978775p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17715
-------------------------------------   ----- 
End-of-path arrival time (ps)           17715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q       macrocell68   1250   1250  975894  RISE       1
\Left_QuadDec:Net_1203_split\/main_4  macrocell76  10806  12056  978775  RISE       1
\Left_QuadDec:Net_1203_split\/q       macrocell76   3350  15406  978775  RISE       1
\Left_QuadDec:Net_1203\/main_5        macrocell64   2309  17715  978775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979480p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14460
-------------------------------------   ----- 
End-of-path arrival time (ps)           14460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      4092   7592  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  10942  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   3519  14460  979480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979951p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13989
-------------------------------------   ----- 
End-of-path arrival time (ps)           13989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell7    670    670  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell8      0    670  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell8   2720   3390  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_2                macrocell8      4447   7837  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11187  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   2802  13989  979951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 979980p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13960
-------------------------------------   ----- 
End-of-path arrival time (ps)           13960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell7    670    670  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell8      0    670  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell8   2720   3390  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_2                macrocell8      4447   7837  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11187  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell8   2773  13960  979980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 980467p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19033
-------------------------------------   ----- 
End-of-path arrival time (ps)           19033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1251\/q                macrocell57    1250   1250  975256  RISE       1
\Left_QuadDec:Net_611\/main_1            macrocell7    11576  12826  980467  RISE       1
\Left_QuadDec:Net_611\/q                 macrocell7     3350  16176  980467  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_1  statusicell2   2858  19033  980467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 980498p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19002
-------------------------------------   ----- 
End-of-path arrival time (ps)           19002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1251\/q                macrocell71    1250   1250  980240  RISE       1
\Right_QuadDec:Net_530\/main_1            macrocell13   12087  13337  980498  RISE       1
\Right_QuadDec:Net_530\/q                 macrocell13    3350  16687  980498  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_0  statusicell4   2314  19002  980498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 981046p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18454
-------------------------------------   ----- 
End-of-path arrival time (ps)           18454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1251\/q                macrocell71    1250   1250  980240  RISE       1
\Right_QuadDec:Net_611\/main_1            macrocell14   11533  12783  981046  RISE       1
\Right_QuadDec:Net_611\/q                 macrocell14    3350  16133  981046  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_1  statusicell4   2321  18454  981046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -4230
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14207
-------------------------------------   ----- 
End-of-path arrival time (ps)           14207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell52     1250   1250  981563  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   7827   9077  981563  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  14207  981563  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  14207  981563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 981650p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q   macrocell80   1250   1250  978234  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_2  macrocell83  13590  14840  981650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 982152p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17348
-------------------------------------   ----- 
End-of-path arrival time (ps)           17348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell4      8181  11681  982152  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell4      3350  15031  982152  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2317  17348  982152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1251\/main_1
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 982223p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14267
-------------------------------------   ----- 
End-of-path arrival time (ps)           14267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q       macrocell81   1250   1250  977133  RISE       1
\Right_QuadDec:Net_1251\/main_1  macrocell71  13017  14267  982223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982227p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11713
-------------------------------------   ----- 
End-of-path arrival time (ps)           11713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q             macrocell96      1250   1250  978942  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/main_0            macrocell38      4327   5577  978942  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell38      3350   8927  978942  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell12   2786  11713  982227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 982242p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11698
-------------------------------------   ----- 
End-of-path arrival time (ps)           11698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q             macrocell96      1250   1250  978942  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/main_0            macrocell38      4327   5577  978942  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell38      3350   8927  978942  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell11   2771  11698  982242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1251\/main_5
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 982390p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14100
-------------------------------------   ----- 
End-of-path arrival time (ps)           14100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell83   1250   1250  977312  RISE       1
\Right_QuadDec:Net_1251\/main_5     macrocell71  12850  14100  982390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 982770p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16730
-------------------------------------   ----- 
End-of-path arrival time (ps)           16730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  976549  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  976549  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  976549  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell3      7665  11055  982770  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell3      3350  14405  982770  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2325  16730  982770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 982992p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1251\/q                                    macrocell71     1250   1250  980240  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell8   9698  10948  982992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983202p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16298
-------------------------------------   ----- 
End-of-path arrival time (ps)           16298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  983202  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  983202  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  983202  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell2      2604   6234  983202  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell2      3350   9584  983202  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    6714  16298  983202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 983322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  978234  RISE       1
\Right_QuadDec:bQuadDec:error\/main_2   macrocell82  11918  13168  983322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 983432p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q             macrocell90     1250   1250  980132  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/main_0            macrocell35     2867   4117  980132  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell35     3350   7467  980132  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell9   3041  10508  983432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983434p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10506
-------------------------------------   ----- 
End-of-path arrival time (ps)           10506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q             macrocell90      1250   1250  980132  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/main_0            macrocell35      2867   4117  980132  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell35      3350   7467  980132  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell10   3039  10506  983434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983540p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10400
-------------------------------------   ----- 
End-of-path arrival time (ps)           10400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1251\/q                                    macrocell71     1250   1250  980240  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell7   9150  10400  983540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 983744p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12746
-------------------------------------   ----- 
End-of-path arrival time (ps)           12746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q     macrocell84   1250   1250  978644  RISE       1
\Right_QuadDec:bQuadDec:error\/main_5  macrocell82  11496  12746  983744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983867p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15633
-------------------------------------   ----- 
End-of-path arrival time (ps)           15633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:status_tc\/main_1         macrocell34      4427   7927  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:status_tc\/q              macrocell34      3350  11277  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     4356  15633  983867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 983906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -4230
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11864
-------------------------------------   ----- 
End-of-path arrival time (ps)           11864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3234   6734  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11864  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11864  983906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984301p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9639
-------------------------------------   ---- 
End-of-path arrival time (ps)           9639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell52     1250   1250  981563  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   8389   9639  984301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_1
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 984330p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12160
-------------------------------------   ----- 
End-of-path arrival time (ps)           12160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  978234  RISE       1
\Right_QuadDec:Net_1203\/main_1         macrocell78  10910  12160  984330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1203\/main_2
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 984418p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  975894  RISE       1
\Left_QuadDec:Net_1203\/main_2   macrocell64  10822  12072  984418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 984418p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q         macrocell68   1250   1250  975894  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_3  macrocell70  10822  12072  984418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1203\/main_4
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 984738p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11752
-------------------------------------   ----- 
End-of-path arrival time (ps)           11752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell84   1250   1250  978644  RISE       1
\Right_QuadDec:Net_1203\/main_4     macrocell78  10502  11752  984738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Net_1275\/main_0
Capture Clock  : \Left_QuadDec:Net_1275\/clock_0
Path slack     : 984809p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11681
-------------------------------------   ----- 
End-of-path arrival time (ps)           11681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  976180  RISE       1
\Left_QuadDec:Net_1275\/main_0                             macrocell60     8181  11681  984809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1275\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984863p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9077
-------------------------------------   ---- 
End-of-path arrival time (ps)           9077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell52     1250   1250  981563  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   7827   9077  984863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985327p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14173
-------------------------------------   ----- 
End-of-path arrival time (ps)           14173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  984538  RISE       1
\Front_Echo_Timer:TimerUDB:status_tc\/main_1         macrocell37      4428   7928  985327  RISE       1
\Front_Echo_Timer:TimerUDB:status_tc\/q              macrocell37      3350  11278  985327  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2896  14173  985327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock            statusicell6        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1260\/main_3
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 985359p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell84   1250   1250  978644  RISE       1
\Right_QuadDec:Net_1260\/main_3     macrocell81   9881  11131  985359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Net_1275\/main_1
Capture Clock  : \Left_QuadDec:Net_1275\/clock_0
Path slack     : 985429p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  976549  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  976549  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  976549  RISE       1
\Left_QuadDec:Net_1275\/main_1                             macrocell60     7671  11061  985429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1275\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 985514p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1251\/q                                    macrocell57     1250   1250  975256  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   7176   8426  985514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 985516p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1251\/q                                    macrocell57     1250   1250  975256  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   7174   8424  985516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 985673p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10817
-------------------------------------   ----- 
End-of-path arrival time (ps)           10817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q   macrocell79   1250   1250  982972  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_1  macrocell83   9567  10817  985673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 985819p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q       macrocell70   1250   1250  979393  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_5  macrocell69   9421  10671  985819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 985829p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10661
-------------------------------------   ----- 
End-of-path arrival time (ps)           10661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1203\/q                              macrocell78   1250   1250  974082  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell77   9411  10661  985829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell77         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1251\/main_6
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 985913p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell84   1250   1250  978644  RISE       1
\Right_QuadDec:Net_1251\/main_6     macrocell71   9327  10577  985913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 985920p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10570
-------------------------------------   ----- 
End-of-path arrival time (ps)           10570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q       macrocell84   1250   1250  978644  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_5  macrocell83   9320  10570  985920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986036p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13464
-------------------------------------   ----- 
End-of-path arrival time (ps)           13464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell10     4406   7796  986036  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell10     3350  11146  986036  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2318  13464  986036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 986121p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10369
-------------------------------------   ----- 
End-of-path arrival time (ps)           10369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0          macrocell48         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell48   1250   1250  986121  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell49   9119  10369  986121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell49         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 986143p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10347
-------------------------------------   ----- 
End-of-path arrival time (ps)           10347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q             macrocell81   1250   1250  977133  RISE       1
\Right_QuadDec:bQuadDec:error\/main_0  macrocell82   9097  10347  986143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 986167p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10323
-------------------------------------   ----- 
End-of-path arrival time (ps)           10323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q         macrocell82   1250   1250  983387  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_3  macrocell83   9073  10323  986167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 986181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13319
-------------------------------------   ----- 
End-of-path arrival time (ps)           13319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q                macrocell67    1250   1250  975590  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_2  statusicell2  12069  13319  986181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 986295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q     macrocell83   1250   1250  977312  RISE       1
\Right_QuadDec:bQuadDec:error\/main_4  macrocell82   8945  10195  986295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1203\/main_3
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 986314p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10176
-------------------------------------   ----- 
End-of-path arrival time (ps)           10176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell83   1250   1250  977312  RISE       1
\Right_QuadDec:Net_1203\/main_3     macrocell78   8926  10176  986314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986418p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13082
-------------------------------------   ----- 
End-of-path arrival time (ps)           13082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell11     3905   7405  986418  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell11     3350  10755  986418  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2328  13082  986418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 986502p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9988
-------------------------------------   ---- 
End-of-path arrival time (ps)           9988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  976549  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  976549  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  976549  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell58     6598   9988  986502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell58         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Net_1275\/main_1
Capture Clock  : \Right_QuadDec:Net_1275\/clock_0
Path slack     : 986617p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  976651  RISE       1
\Right_QuadDec:Net_1275\/main_1                             macrocell74     6483   9873  986617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1275\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 986639p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12861
-------------------------------------   ----- 
End-of-path arrival time (ps)           12861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q          macrocell68    1250   1250  975894  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_3  statusicell2  11611  12861  986639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1203\/main_3
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 986660p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9830
-------------------------------------   ---- 
End-of-path arrival time (ps)           9830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  977683  RISE       1
\Left_QuadDec:Net_1203\/main_3     macrocell64   8580   9830  986660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 986660p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9830
-------------------------------------   ---- 
End-of-path arrival time (ps)           9830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q       macrocell69   1250   1250  977683  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_4  macrocell70   8580   9830  986660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 986673p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9817
-------------------------------------   ---- 
End-of-path arrival time (ps)           9817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0          macrocell48         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell48   1250   1250  986121  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell80   8567   9817  986673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1260\/main_3
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 986713p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  979393  RISE       1
\Left_QuadDec:Net_1260\/main_3     macrocell67   8527   9777  986713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 986722p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  979612  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_2  macrocell69   8518   9768  986722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1251\/main_6
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 986751p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9739
-------------------------------------   ---- 
End-of-path arrival time (ps)           9739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  979393  RISE       1
\Left_QuadDec:Net_1251\/main_6     macrocell57   8489   9739  986751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 986751p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9739
-------------------------------------   ---- 
End-of-path arrival time (ps)           9739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q     macrocell70   1250   1250  979393  RISE       1
\Left_QuadDec:bQuadDec:error\/main_5  macrocell68   8489   9739  986751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986879p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12621
-------------------------------------   ----- 
End-of-path arrival time (ps)           12621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    9121  12621  986879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1260\/main_1
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 987056p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9434
-------------------------------------   ---- 
End-of-path arrival time (ps)           9434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell82   1250   1250  983387  RISE       1
\Right_QuadDec:Net_1260\/main_1   macrocell81   8184   9434  987056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 987075p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q         macrocell82   1250   1250  983387  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_3  macrocell84   8165   9415  987075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:Net_1251\/main_2
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 987137p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  980437  RISE       1
\Left_QuadDec:Net_1251\/main_2         macrocell57   8103   9353  987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 987137p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  980437  RISE       1
\Left_QuadDec:bQuadDec:error\/main_1   macrocell68   8103   9353  987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 987155p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9335
-------------------------------------   ---- 
End-of-path arrival time (ps)           9335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q               macrocell81   1250   1250  977133  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_0  macrocell84   8085   9335  987155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987206p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3234   6734  987206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1251\/main_5
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 987215p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  977683  RISE       1
\Left_QuadDec:Net_1251\/main_5     macrocell57   8025   9275  987215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 987215p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q     macrocell69   1250   1250  977683  RISE       1
\Left_QuadDec:bQuadDec:error\/main_4  macrocell68   8025   9275  987215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 987396p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9094
-------------------------------------   ---- 
End-of-path arrival time (ps)           9094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q               macrocell67   1250   1250  975590  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_0  macrocell70   7844   9094  987396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987406p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  987406  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  987406  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  987406  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell9      2789   6419  987406  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell9      3350   9769  987406  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2326  12094  987406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987508p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6432
-------------------------------------   ---- 
End-of-path arrival time (ps)           6432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   2932   6432  987508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987509p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    2931   6431  987509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1251\/main_3
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 987536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8954
-------------------------------------   ---- 
End-of-path arrival time (ps)           8954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  979612  RISE       1
\Left_QuadDec:Net_1251\/main_3         macrocell57   7704   8954  987536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 987536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8954
-------------------------------------   ---- 
End-of-path arrival time (ps)           8954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  979612  RISE       1
\Left_QuadDec:bQuadDec:error\/main_2   macrocell68   7704   8954  987536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1260\/main_2
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 987789p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  977683  RISE       1
\Left_QuadDec:Net_1260\/main_2     macrocell67   7451   8701  987789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987837p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   2603   6103  987837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987838p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2602   6102  987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987839p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984540  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984540  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984540  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2601   6101  987839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987840p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984540  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984540  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984540  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2600   6100  987840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1537/main_0
Capture Clock  : Net_1537/clock_0
Path slack     : 987868p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8622
-------------------------------------   ---- 
End-of-path arrival time (ps)           8622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  981563  RISE       1
Net_1537/main_0                          macrocell53   7372   8622  987868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 987990p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  984538  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_4      macrocell96      5000   8500  987990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 987990p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  984538  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  984538  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_3      macrocell97      5000   8500  987990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 988035p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8455
-------------------------------------   ---- 
End-of-path arrival time (ps)           8455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_3      macrocell91      4955   8455  988035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 988037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  980437  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_1  macrocell69   7203   8453  988037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988123p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  983906  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2317   5817  988123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1251\/main_3
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 988161p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  978234  RISE       1
\Right_QuadDec:Net_1251\/main_3         macrocell71   7079   8329  988161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 988285p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8205
-------------------------------------   ---- 
End-of-path arrival time (ps)           8205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q       macrocell84   1250   1250  978644  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_5  macrocell84   6955   8205  988285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988461p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell73     4529   8029  988461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell73         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Net_1275\/main_0
Capture Clock  : \Right_QuadDec:Net_1275\/clock_0
Path slack     : 988461p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  977484  RISE       1
\Right_QuadDec:Net_1275\/main_0                             macrocell74     4529   8029  988461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1275\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 988522p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q   macrocell79   1250   1250  982972  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_1  macrocell84   6718   7968  988522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988527p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Recovery time                                                              0
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11473
-------------------------------------   ----- 
End-of-path arrival time (ps)           11473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q                             macrocell67    1250   1250  975590  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1  10223  11473  988527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 988563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7927
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  983867  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_4      macrocell90      4427   7927  988563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 988608p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q          macrocell82    1250   1250  983387  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_3  statusicell4   9642  10892  988608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 988622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q               macrocell81   1250   1250  977133  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_0  macrocell83   6618   7868  988622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 988622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  982972  RISE       1
\Right_QuadDec:bQuadDec:error\/main_1   macrocell82   6618   7868  988622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988675p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  986453  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   4015   5265  988675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_0
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 988682p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7808
-------------------------------------   ---- 
End-of-path arrival time (ps)           7808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  982972  RISE       1
\Right_QuadDec:Net_1203\/main_0         macrocell78   6558   7808  988682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 988694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7796
-------------------------------------   ---- 
End-of-path arrival time (ps)           7796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  976651  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell72     4406   7796  988694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell72         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 988723p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q       macrocell83   1250   1250  977312  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_4  macrocell83   6517   7767  988723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1203\/main_4
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 988788p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7702
-------------------------------------   ---- 
End-of-path arrival time (ps)           7702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  979393  RISE       1
\Left_QuadDec:Net_1203\/main_4     macrocell64   6452   7702  988788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 988788p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7702
-------------------------------------   ---- 
End-of-path arrival time (ps)           7702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q       macrocell70   1250   1250  979393  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_5  macrocell70   6452   7702  988788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7691
-------------------------------------   ---- 
End-of-path arrival time (ps)           7691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  976180  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell59     4191   7691  988799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell59         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_0
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 988948p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  980437  RISE       1
\Left_QuadDec:Net_1203\/main_0         macrocell64   6292   7542  988948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 988948p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  980437  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_1  macrocell70   6292   7542  988948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1251\/main_4
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 989048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell82   1250   1250  983387  RISE       1
\Right_QuadDec:Net_1251\/main_4   macrocell71   6192   7442  989048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 989586p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q       macrocell69   1250   1250  977683  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_4  macrocell69   5654   6904  989586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 989611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1203\/q                              macrocell64   1250   1250  973458  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell63   5629   6879  989611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell63         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 989705p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q               macrocell67   1250   1250  975590  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_0  macrocell69   5535   6785  989705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989753p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -6060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  986453  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2937   4187  989753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 989824p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q       macrocell83   1250   1250  977312  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_4  macrocell84   5416   6666  989824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990080p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  987406  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  987406  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  987406  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell75     2780   6410  990080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell75         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:Net_1251\/main_2
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 990160p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  982972  RISE       1
\Right_QuadDec:Net_1251\/main_2         macrocell71   5080   6330  990160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1260\/main_2
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 990254p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell83   1250   1250  977312  RISE       1
\Right_QuadDec:Net_1260\/main_2     macrocell81   4986   6236  990254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990269p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  983202  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  983202  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  983202  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell61     2591   6221  990269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell61         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_39/main_2
Capture Clock  : Net_39/clock_0
Path slack     : 990434p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990434  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990434  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990434  RISE       1
Net_39/main_2                                   macrocell56     2306   6056  990434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1537/main_2
Capture Clock  : Net_1537/clock_0
Path slack     : 990438p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990438  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990438  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990438  RISE       1
Net_1537/main_2                                macrocell53     2302   6052  990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 990540p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell40   1250   1250  990540  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell41   4700   5950  990540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0           macrocell41         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1251\/main_4
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 990573p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  975894  RISE       1
\Left_QuadDec:Net_1251\/main_4   macrocell57   4667   5917  990573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 990573p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q       macrocell68   1250   1250  975894  RISE       1
\Left_QuadDec:bQuadDec:error\/main_3  macrocell68   4667   5917  990573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Net_1251\/main_1
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 990641p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q       macrocell67   1250   1250  975590  RISE       1
\Left_QuadDec:Net_1251\/main_1  macrocell57   4599   5849  990641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 990641p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q             macrocell67   1250   1250  975590  RISE       1
\Left_QuadDec:bQuadDec:error\/main_0  macrocell68   4599   5849  990641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Net_1260\/main_0
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 990652p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1260\/q       macrocell67   1250   1250  975590  RISE       1
\Left_QuadDec:Net_1260\/main_0  macrocell67   4588   5838  990652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 990655p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell39   1250   1250  990655  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell65   4585   5835  990655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_1537/main_1
Capture Clock  : Net_1537/clock_0
Path slack     : 990667p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  990667  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  990667  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  990667  RISE       1
Net_1537/main_1                                macrocell53     2313   5823  990667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_39/main_1
Capture Clock  : Net_39/clock_0
Path slack     : 990668p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell3   1240   1240  990668  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell4      0   1240  990668  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell4   2270   3510  990668  RISE       1
Net_39/main_1                                   macrocell56     2312   5822  990668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 990671p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell39   1250   1250  990655  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell40   4569   5819  990671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1260\/main_0
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 990830p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q       macrocell81   1250   1250  977133  RISE       1
\Right_QuadDec:Net_1260\/main_0  macrocell81   4410   5660  990830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 990831p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0           macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell41   1250   1250  990831  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell65   4409   5659  990831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Net_1251\/main_0
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 990838p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:Net_1251\/q       macrocell57   1250   1250  975256  RISE       1
\Left_QuadDec:Net_1251\/main_0  macrocell57   4402   5652  990838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 990863p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q   macrocell80   1250   1250  978234  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_2  macrocell84   4377   5627  990863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_1
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 990971p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  979612  RISE       1
\Left_QuadDec:Net_1203\/main_1         macrocell64   4269   5519  990971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 990971p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  979612  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_2  macrocell70   4269   5519  990971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 991086p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q         macrocell68   1250   1250  975894  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_3  macrocell69   4154   5404  991086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991124p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q       macrocell66   1250   1250  979612  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell66   4116   5366  991124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_39/main_0
Capture Clock  : Net_39/clock_0
Path slack     : 991251p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q  macrocell55   1250   1250  986453  RISE       1
Net_39/main_0                             macrocell56   3989   5239  991251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991452p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Recovery time                                                              0
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q                             macrocell81    1250   1250  977133  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   7298   8548  991452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991539p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  977484  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4461   7961  991539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991778p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q       macrocell80   1250   1250  978234  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell80   3462   4712  991778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991810p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q       macrocell79   1250   1250  982972  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell79   3430   4680  991810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Net_1251\/main_0
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 991819p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1251\/q       macrocell71   1250   1250  980240  RISE       1
\Right_QuadDec:Net_1251\/main_0  macrocell71   3421   4671  991819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991870p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q       macrocell95   1250   1250  987172  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_2  macrocell96   3370   4620  991870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991870p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q       macrocell95   1250   1250  987172  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_1  macrocell97   3370   4620  991870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 991870p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q             macrocell95   1250   1250  987172  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_2  macrocell98   3370   4620  991870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1260\/main_1
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 991988p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  975894  RISE       1
\Left_QuadDec:Net_1260\/main_1   macrocell67   3252   4502  991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992000p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q             macrocell95   1250   1250  987172  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_2  macrocell99   3240   4490  992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992034p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell45   1250   1250  992034  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell79   3206   4456  992034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992136p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell42   1250   1250  992136  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell66   3104   4354  992136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992146p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell42   1250   1250  992136  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell43   3094   4344  992146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell43         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992247p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q       macrocell90   1250   1250  980132  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_3  macrocell90   2993   4243  992247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 992249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q  macrocell90   1250   1250  980132  RISE       1
MODIN3_1/main_3                            macrocell87   2991   4241  992249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 992249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q  macrocell90   1250   1250  980132  RISE       1
MODIN3_0/main_3                            macrocell88   2991   4241  992249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q        macrocell90   1250   1250  980132  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_3  macrocell89   2991   4241  992249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q       macrocell85   1250   1250  986269  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_2  macrocell90   2973   4223  992267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q             macrocell85   1250   1250  986269  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_2  macrocell93   2973   4223  992267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 992276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q  macrocell85   1250   1250  986269  RISE       1
MODIN3_1/main_2                            macrocell87   2964   4214  992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 992276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q  macrocell85   1250   1250  986269  RISE       1
MODIN3_0/main_2                            macrocell88   2964   4214  992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q        macrocell85   1250   1250  986269  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_2  macrocell89   2964   4214  992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q             macrocell85   1250   1250  986269  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_2  macrocell94   2964   4214  992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992315p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell98   1250   1250  979703  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_6   macrocell96   2925   4175  992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992315p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell98   1250   1250  979703  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_5   macrocell97   2925   4175  992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992315p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell98   1250   1250  979703  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell98   2925   4175  992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992329p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell46         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell46   1250   1250  992329  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell47   2911   4161  992329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0          macrocell47         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992329p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell46   1250   1250  992329  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell79   2911   4161  992329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1203\/main_2
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 992359p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell82   1250   1250  983387  RISE       1
\Right_QuadDec:Net_1203\/main_2   macrocell78   2881   4131  992359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 992363p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:error\/q       macrocell82   1250   1250  983387  RISE       1
\Right_QuadDec:bQuadDec:error\/main_3  macrocell82   2877   4127  992363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992373p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q       macrocell90   1250   1250  980132  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_2  macrocell91   2867   4117  992373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992391p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q       macrocell85   1250   1250  986269  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_1  macrocell91   2849   4099  992391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell93   1250   1250  980315  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_5   macrocell91   2684   3934  992556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992557p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_disable\/q       macrocell91   1250   1250  992557  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_4  macrocell91   2683   3933  992557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992561p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell93   1250   1250  980315  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_6   macrocell90   2679   3929  992561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992561p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell93   1250   1250  980315  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell93   2679   3929  992561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992565p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_disable\/q       macrocell91   1250   1250  992557  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_5  macrocell90   2675   3925  992565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992603p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q       macrocell96   1250   1250  978942  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_3  macrocell96   2637   3887  992603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992603p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q       macrocell96   1250   1250  978942  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_2  macrocell97   2637   3887  992603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992617p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q       macrocell65   1250   1250  980437  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell65   2623   3873  992617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992639p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell43   1250   1250  992639  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell44   2601   3851  992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0           macrocell44         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992640p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell43   1250   1250  992639  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell66   2600   3850  992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992926p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/q       macrocell99   1250   1250  992926  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell99   2314   3564  992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_disable\/q       macrocell97   1250   1250  992930  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_5  macrocell96   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_disable\/q       macrocell97   1250   1250  992930  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_4  macrocell97   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell44   1250   1250  992935  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell66   2305   3555  992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0          macrocell50         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell50   1250   1250  992937  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell80   2303   3553  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell49   1250   1250  992942  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell50   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0          macrocell50         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell49   1250   1250  992942  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell80   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell40   1250   1250  990540  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell65   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992948p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell45   1250   1250  992034  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell46   2292   3542  992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell46         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0          macrocell47         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell47   1250   1250  992956  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell79   2284   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992997p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/q       macrocell94   1250   1250  992997  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell94   2243   3493  992997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_5
Capture Clock  : MODIN3_1/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q       macrocell88   1250   1250  993001  RISE       1
MODIN3_1/main_5  macrocell87   2239   3489  993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_5
Capture Clock  : MODIN3_0/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q       macrocell88   1250   1250  993001  RISE       1
MODIN3_0/main_5  macrocell88   2239   3489  993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q                                       macrocell88   1250   1250  993001  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_5  macrocell89   2239   3489  993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 993011p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q       macrocell87   1250   1250  993011  RISE       1
MODIN3_1/main_4  macrocell87   2229   3479  993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_0/main_4
Capture Clock  : MODIN3_0/clock_0
Path slack     : 993011p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q       macrocell87   1250   1250  993011  RISE       1
MODIN3_0/main_4  macrocell88   2229   3479  993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 993011p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q                                       macrocell87   1250   1250  993011  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_4  macrocell89   2229   3479  993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 993827p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_QuadDec:Net_1260\/q                macrocell81    1250   1250  977133  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_2  statusicell4   4423   5673  993827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995381p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Cyarlobot_sys_clock:R#1 vs. Cyarlobot_sys_clock:R#2)   1000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/q         macrocell89    1250   1250  995381  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2869   4119  995381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

