  
BLOG_GitHub_Logic2FPGA_20250725.txt  
  https://github.com/kwankunghkg/EECS-semiconductors/blob/main/IC/Verilog/Logic2FPGA/Logic2FPGA.md  
  
  
----------------------------------------  
  
#### updated  
last : 2025-07-26_10:30(UTC+8)  
prev : 2025-07-25_09:37(UTC+8)  
  
----------------------------------------  
  
## Logic Gate {not, and, or, xor}  
  
  
CPU basic logic blocks  
  
HOW TRANSISTORS RUN CODE? / Core Dumped / May 3, 2024  
  https://youtu.be/HjneAhCy2N4  
  295K subscribers / 942,292 views //  
  
  <img src="./picture/HOW TRANSISTORS RUN CODE Core Dumped.png" alt="./picture/HOW TRANSISTORS RUN CODE Core Dumped.png" style="height: 1080px; width:1920px;"/>  
  
  
  
----------------------------------------  
  
## Schematic Capture / Drawing  
  
Logic Circuit / (Schematic Drawing + Simulation) / CircuitVerse  
  
Make Your First Circuit Simulation With CircuitVerse / CircuitVerse / Jan 25, 2022  
  https://youtu.be/F-_uvYJK938  
  404 subscribers / 5,661 views //  
  
  <img src="./picture/Make Your First Circuit Simulation With CircuitVerse.png" alt="./picture/Make Your First Circuit Simulation With CircuitVerse.png" style="height: 1080px; width:1920px;"/>  
  
  
  
----------------------------------------  
  
## Logic Simulation {Gate Level}  
  
  
  
  
  
----------------------------------------  
  
## Adder {Half, Full}  
  
  
----------------------------------------  
  
## Decoder / Multiplexer  
  
  
Truth Table auto-gen Logic / CircuitVerse  
  
Combinational Analysis Tool / CircuitVerse / Jan 25, 2022  
  https://youtu.be/kl9GC_VxAcU  
  404 subscribers / 3,887 views //  
  
  <img src="./picture/Combinational Analysis Tool CircuitVerse.png" alt="./picture/Combinational Analysis Tool CircuitVerse.png" style="height: 1080px; width:1920px;"/>  
  
  
  
----------------------------------------  
  
## Latch / FlipFlop  
  
  
----------------------------------------  
  
## RTL / Verilog Syntax / Writing Style  
  
  
----------------------------------------  
  
## Logic Simulation {HDL Level}  
  
  
EDA playground  
  https://github.com/kwankunghkg/EECS-semiconductors/blob/main/IC/Verilog/EDAplayground/EDAplayground.md  
  
  
  
----------------------------------------  
  
## iVerilog gtkWave  
  
  
----------------------------------------  
  
## HDL Synthesis / Logic Viewer  
  
  
----------------------------------------  
  
## Logic {Combinational, Sequential}  
  
  
----------------------------------------  
  
## Counter {Up, Down}  
  
  
----------------------------------------  
  
## State Machine  
  
  
----------------------------------------  
  
## Circuit {Sync, Async}  
  
  
----------------------------------------  
  
## Clock Tree  
  
  
----------------------------------------  
  
## Static Timing Analysis  
  
  
----------------------------------------  
  
## Generate FPGA Bit Stream  
  
  
----------------------------------------  
  
## FPGA Debug  
  
  
----------------------------------------  
  
  
  
  
  
----------------------------------------  
  
  
  
  
  
----------------------------------------  
  
  
  
  
  
----------------------------------------  
  
## CPU  
  
  
  
How the Clock Tells the CPU to "Move Forward" / Core Dumped / Oct 31, 2024  
  https://youtu.be/PVNAPWUxZ0g  
  295K subscribers / 273,645 views //  
  
  <img src="./picture/How the Clock Tells the CPU to Move Forward Core Dumped.png" alt="./picture/How the Clock Tells the CPU to Move Forward Core Dumped.png" style="height: 1080px; width:1920px;"/>  
  
  
  
  
how CPU run program  
  
CRAFTING A CPU TO RUN PROGRAMS / Core Dumped / Jun 14, 2024  
  https://youtu.be/GYlNoAMBY6o  
  295K subscribers / 231,831 views //  
  
  <img src="./picture/CRAFTING A CPU TO RUN PROGRAMS Core Dumped.png" alt="./picture/CRAFTING A CPU TO RUN PROGRAMS Core Dumped.png" style="height: 1080px; width:1920px;"/>  
  
  
  
  
Standard Cell explained  
  
How do Transistors Build into a CPU? üñ•Ô∏èü§î How do Transistors Work? üñ•Ô∏èü§î / Branch Education / Jun 21, 2025  
  https://youtu.be/_Pqfjer8-O4  
  2.46M subscribers / 1,499,549 views //  
  
  <img src="./picture/How do Transistors Build into a CPU Branch Education.png" alt="./picture/How do Transistors Build into a CPU Branch Education.png" style="height: 1080px; width:1920px;"/>  
  
  
  
  
IC fabrication process  
  
How are Microchips Made? üñ•Ô∏èüõ†Ô∏è CPU Manufacturing Process Steps / Branch Education / May 17, 2024  
  https://youtu.be/dX9CGRZwD-w  
  2.46M subscribers / 8,885,822 views //  
  
  <img src="./picture/CPU Manufacturing Process Steps Branch Education.png" alt="./picture/CPU Manufacturing Process Steps Branch Education.png" style="height: 1080px; width:1920px;"/>  
  
  
  
  
----------------------------------------  
  
  
  
----------------------------------------  
  
  
  
  
  
----------------------------------------  
  
  
  
  
  
----------------------------------------  
  
  
  
----------------------------------------  
End of File.  
