# do LogicalStep_Lab5.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:27:46 on Jul 19,2017
# vlog -work work LogicalStep_Lab5_top.vo 
# -- Compiling module LogicalStep_Lab5_top
# 
# Top level modules:
# 	LogicalStep_Lab5_top
# End time: 13:27:49 on Jul 19,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:27:49 on Jul 19,2017
# vlog -work work Waveform.vwf.vt 
# -- Compiling module LogicalStep_Lab5_top_vlg_vec_tst
# 
# Top level modules:
# 	LogicalStep_Lab5_top_vlg_vec_tst
# End time: 13:27:50 on Jul 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LogicalStep_Lab5_top_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 13:27:50 on Jul 19,2017
# Loading work.LogicalStep_Lab5_top_vlg_vec_tst
# Loading work.LogicalStep_Lab5_top
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) LogicalStep_Lab5_top.vo(7017): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /LogicalStep_Lab5_top_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) LogicalStep_Lab5_top.vo(7017): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Note: $finish    : Waveform.vwf.vt(57)
#    Time: 1 us  Iteration: 0  Instance: /LogicalStep_Lab5_top_vlg_vec_tst
# End time: 13:27:54 on Jul 19,2017, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
