

================================================================
== Vitis HLS Report for 'forward_Pipeline_40'
================================================================
* Date:           Thu Jan  6 20:40:03 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 ns|  1.468 ns|     0.27 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1666|     1666|  2.446 us|  2.446 us|  1666|  1666|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1664|     1664|       209|        208|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      23|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|    1186|    -|
|Register             |        -|     -|      284|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      284|    1209|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |val_1119_fu_90_p2      |         +|   0|  0|  12|           4|           1|
    |exitcond2088_fu_84_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  23|           9|           8|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+------+-----------+-----+-----------+
    |             Name            |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                    |  1109|        209|    1|        209|
    |ap_done_int                  |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |     9|          2|    1|          2|
    |ap_sig_allocacmp_p_load      |     9|          2|   32|         64|
    |empty_fu_38                  |     9|          2|   32|         64|
    |grp_fu_62_p0                 |    14|          3|   32|         96|
    |val_109711_fu_34             |     9|          2|    4|          8|
    +-----------------------------+------+-----------+-----+-----------+
    |Total                        |  1186|        226|  105|        449|
    +-----------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |  208|   0|  208|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |empty_fu_38                  |   32|   0|   32|          0|
    |exitcond2088_reg_138         |    1|   0|    1|          0|
    |reg_66                       |   32|   0|   32|          0|
    |val_109711_fu_34             |    4|   0|    4|          0|
    |val_1119_reg_142             |    4|   0|    4|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  284|   0|  284|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|grp_fu_622_p_din0    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|grp_fu_622_p_din1    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|grp_fu_622_p_opcode  |  out|    2|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|grp_fu_622_p_dout0   |   in|   32|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|grp_fu_622_p_ce      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_40|  return value|
|val_35               |   in|   32|     ap_none|               val_35|        scalar|
|arg_29               |  out|   32|      ap_vld|               arg_29|       pointer|
|arg_29_ap_vld        |  out|    1|      ap_vld|               arg_29|       pointer|
|p_out                |  out|   32|      ap_vld|                p_out|       pointer|
|p_out_ap_vld         |  out|    1|      ap_vld|                p_out|       pointer|
+---------------------+-----+-----+------------+---------------------+--------------+

