

================================================================
== Vitis HLS Report for 'Axi2Mat_Block_split35_proc'
================================================================
* Date:           Sun May  1 11:31:58 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        color_detect
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      18|    -|
|Register             |        -|     -|       26|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       26|      20|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|   24|         48|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|   25|         50|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |  24|   0|   24|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  26|   0|   26|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Axi2Mat_Block_.split35_proc|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Axi2Mat_Block_.split35_proc|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Axi2Mat_Block_.split35_proc|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Axi2Mat_Block_.split35_proc|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  Axi2Mat_Block_.split35_proc|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Axi2Mat_Block_.split35_proc|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Axi2Mat_Block_.split35_proc|  return value|
|ap_return     |  out|   24|  ap_ctrl_hs|  Axi2Mat_Block_.split35_proc|  return value|
|axibound_V_2  |   in|   24|     ap_none|                 axibound_V_2|       pointer|
+--------------+-----+-----+------------+-----------------------------+--------------+

