<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p901" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_901{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_901{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_901{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_901{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_901{left:96px;bottom:1038px;letter-spacing:0.13px;}
#t6_901{left:173px;bottom:1038px;letter-spacing:0.19px;word-spacing:-0.06px;}
#t7_901{left:96px;bottom:1006px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t8_901{left:96px;bottom:985px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t9_901{left:96px;bottom:963px;letter-spacing:0.11px;word-spacing:-0.45px;}
#ta_901{left:96px;bottom:942px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_901{left:96px;bottom:907px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_901{left:96px;bottom:885px;letter-spacing:0.1px;word-spacing:-0.43px;}
#td_901{left:96px;bottom:864px;letter-spacing:0.12px;word-spacing:-0.57px;}
#te_901{left:96px;bottom:843px;letter-spacing:0.09px;word-spacing:-0.43px;}
#tf_901{left:96px;bottom:821px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tg_901{left:96px;bottom:782px;letter-spacing:0.17px;word-spacing:0.05px;}
#th_901{left:96px;bottom:753px;letter-spacing:0.12px;word-spacing:-0.52px;}
#ti_901{left:96px;bottom:731px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tj_901{left:96px;bottom:710px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tk_901{left:96px;bottom:688px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tl_901{left:96px;bottom:658px;}
#tm_901{left:124px;bottom:658px;letter-spacing:0.13px;word-spacing:-0.57px;}
#tn_901{left:573px;bottom:658px;}
#to_901{left:578px;bottom:658px;letter-spacing:0.12px;word-spacing:-0.64px;}
#tp_901{left:124px;bottom:636px;letter-spacing:0.12px;word-spacing:-0.91px;}
#tq_901{left:186px;bottom:636px;}
#tr_901{left:195px;bottom:636px;letter-spacing:0.12px;word-spacing:-0.84px;}
#ts_901{left:676px;bottom:636px;}
#tt_901{left:685px;bottom:636px;}
#tu_901{left:700px;bottom:636px;letter-spacing:0.13px;word-spacing:-0.87px;}
#tv_901{left:756px;bottom:636px;}
#tw_901{left:765px;bottom:636px;}
#tx_901{left:780px;bottom:636px;letter-spacing:0.12px;word-spacing:-1.1px;}
#ty_901{left:124px;bottom:615px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tz_901{left:124px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t10_901{left:559px;bottom:594px;}
#t11_901{left:568px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_901{left:124px;bottom:572px;letter-spacing:0.08px;word-spacing:-0.29px;}
#t13_901{left:96px;bottom:545px;}
#t14_901{left:124px;bottom:545px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t15_901{left:124px;bottom:523px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t16_901{left:124px;bottom:502px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_901{left:96px;bottom:474px;}
#t18_901{left:124px;bottom:474px;letter-spacing:0.13px;word-spacing:-0.99px;}
#t19_901{left:467px;bottom:474px;}
#t1a_901{left:476px;bottom:474px;letter-spacing:0.13px;word-spacing:-1.01px;}
#t1b_901{left:559px;bottom:474px;}
#t1c_901{left:572px;bottom:474px;letter-spacing:0.11px;}
#t1d_901{left:598px;bottom:474px;letter-spacing:0.12px;word-spacing:-1.02px;}
#t1e_901{left:124px;bottom:453px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1f_901{left:782px;bottom:453px;}
#t1g_901{left:796px;bottom:453px;letter-spacing:0.07px;word-spacing:0.09px;}
#t1h_901{left:124px;bottom:432px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1i_901{left:728px;bottom:432px;}
#t1j_901{left:742px;bottom:432px;letter-spacing:0.12px;word-spacing:-0.22px;}
#t1k_901{left:124px;bottom:410px;letter-spacing:0.12px;word-spacing:-0.49px;}
#t1l_901{left:426px;bottom:410px;}
#t1m_901{left:439px;bottom:410px;letter-spacing:0.1px;word-spacing:-0.41px;}
#t1n_901{left:124px;bottom:389px;letter-spacing:0.13px;word-spacing:-0.29px;}
#t1o_901{left:96px;bottom:354px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1p_901{left:96px;bottom:332px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1q_901{left:96px;bottom:293px;letter-spacing:0.17px;word-spacing:-0.16px;}
#t1r_901{left:96px;bottom:264px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1s_901{left:96px;bottom:242px;letter-spacing:0.12px;word-spacing:-0.97px;}
#t1t_901{left:96px;bottom:221px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1u_901{left:96px;bottom:199px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1v_901{left:96px;bottom:178px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1w_901{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_901{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_901{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_901{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_901{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_901{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_901{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_901{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_901{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts901" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg901Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg901" style="-webkit-user-select: none;"><object width="935" height="1210" data="901/901.svg" type="image/svg+xml" id="pdf901" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_901" class="t s1_901">Software Debug and Performance Resources </span><span id="t2_901" class="t s2_901">446 </span>
<span id="t3_901" class="t s3_901">24593—Rev. 3.41—June 2023 </span><span id="t4_901" class="t s3_901">AMD64 Technology </span>
<span id="t5_901" class="t s4_901">13.4.2.4 </span><span id="t6_901" class="t s4_901">DCache Misses </span>
<span id="t7_901" class="t s5_901">LWP decrements the event counter each time a load from memory causes a DCache miss whose </span>
<span id="t8_901" class="t s5_901">latency exceeds the LwpCacheLatency threshold and/or whose data come from a level of the cache or </span>
<span id="t9_901" class="t s5_901">memory hierarchy that is selected for counting. When the counter becomes negative, LWP stores an </span>
<span id="ta_901" class="t s5_901">event record with an EventId of 4. </span>
<span id="tb_901" class="t s5_901">A misaligned access that causes two misses on a single load decrements the event counter by 1 and, if </span>
<span id="tc_901" class="t s5_901">it reports an event, the data are for the lowest address that missed. LWP only counts loads directly </span>
<span id="td_901" class="t s5_901">caused by the instruction. It does not count cache misses that are indirectly due to TLB walks, LDT or </span>
<span id="te_901" class="t s5_901">GDT references, TLB misses, etc. Cache misses caused by LWP itself accessing the LWPCB or the </span>
<span id="tf_901" class="t s5_901">event ring buffer are not counted. </span>
<span id="tg_901" class="t s4_901">Measuring Latency </span>
<span id="th_901" class="t s5_901">The x86 architecture allows multiple loads to be outstanding simultaneously. An implementation of </span>
<span id="ti_901" class="t s5_901">LWP might not have a full latency counter for every load that is waiting for a cache miss to be </span>
<span id="tj_901" class="t s5_901">resolved. Therefore, an implementation may apply any of the following simplifications. Software </span>
<span id="tk_901" class="t s5_901">using LWP should be prepared for this. </span>
<span id="tl_901" class="t s6_901">• </span><span id="tm_901" class="t s5_901">The implementation may round the latency to a multiple of 2^</span><span id="tn_901" class="t s7_901">j</span><span id="to_901" class="t s5_901">. This is a small power of 2, and the </span>
<span id="tp_901" class="t s5_901">value of </span><span id="tq_901" class="t s7_901">j </span><span id="tr_901" class="t s5_901">must be 1 to 4. For example, in the rest of this section, assume that </span><span id="ts_901" class="t s7_901">j </span><span id="tt_901" class="t s5_901">= </span><span id="tu_901" class="t s5_901">4, so 2^</span><span id="tv_901" class="t s7_901">j </span><span id="tw_901" class="t s5_901">= </span><span id="tx_901" class="t s5_901">16. The </span>
<span id="ty_901" class="t s5_901">low 4 bits of latency reported in the event record will be 0. The actual latency counter is </span>
<span id="tz_901" class="t s5_901">incremented by 16 every 16 cycles of waiting. The value of </span><span id="t10_901" class="t s7_901">j </span><span id="t11_901" class="t s5_901">is returned as LwpLatencyRnd (see </span>
<span id="t12_901" class="t s5_901">“Detecting LWP Capabilities” on page 451). </span>
<span id="t13_901" class="t s6_901">• </span><span id="t14_901" class="t s5_901">The implementation may do an approximation when starting to count latency. If counting is in </span>
<span id="t15_901" class="t s5_901">increments of 16, the 16 cycles need not start when the load begins to wait. The implementation </span>
<span id="t16_901" class="t s5_901">may bump the latency value from 0 to 16 any time during the first 16 cycles of waiting. </span>
<span id="t17_901" class="t s6_901">• </span><span id="t18_901" class="t s5_901">The implementation may cap total latency to 2^</span><span id="t19_901" class="t s7_901">n</span><span id="t1a_901" class="t s5_901">-16 (where </span><span id="t1b_901" class="t s7_901">n </span><span id="t1c_901" class="t s5_901">&gt;= </span><span id="t1d_901" class="t s5_901">10). The latency counter is thus a </span>
<span id="t1e_901" class="t s5_901">saturating counter that stops counting when it reaches its maximum value. For example, if </span><span id="t1f_901" class="t s7_901">n </span><span id="t1g_901" class="t s5_901">= 10, </span>
<span id="t1h_901" class="t s5_901">the latency value will count from 0 to 1008 in steps of 16 and then stop at 1008. (If </span><span id="t1i_901" class="t s7_901">n </span><span id="t1j_901" class="t s5_901">= 10, each </span>
<span id="t1k_901" class="t s5_901">counter is only 6 bits wide.) The value of </span><span id="t1l_901" class="t s7_901">n </span><span id="t1m_901" class="t s5_901">is returned as LwpLatencyMax (see “Detecting LWP </span>
<span id="t1n_901" class="t s5_901">Capabilities” on page 451). </span>
<span id="t1o_901" class="t s5_901">Note that the latency threshold used to filter events is a multiple of 16. This value is used in the </span>
<span id="t1p_901" class="t s5_901">comparison that decides whether a cache miss event is eligible to be counted. </span>
<span id="t1q_901" class="t s4_901">Reporting the DCache Miss Data Address </span>
<span id="t1r_901" class="t s5_901">The event record for a DCache miss reports the linear address of the data (after adding in the segment </span>
<span id="t1s_901" class="t s5_901">base address, if any). The way an implementation records the linear address affects the exact event that </span>
<span id="t1t_901" class="t s5_901">is reported and the amount of time it takes to report a cache miss event. The implementation may </span>
<span id="t1u_901" class="t s5_901">report the event immediately, report the next eligible event once the counter becomes negative, or </span>
<span id="t1v_901" class="t s5_901">replay the instruction. </span>
<span id="t1w_901" class="t s8_901">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
