xmverilog(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.03-s003: Started on Dec 21, 2023 at 19:04:05 CST
ncverilog
	../sim/testbench.v
	+access+r
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
Recompiling... reason: file '../sim/testbench.v' is newer than expected.
	expected: Thu Dec 21 19:03:02 2023
	actual:   Thu Dec 21 19:04:00 2023
file: ../sim/testbench.v
	module worklib.tb_Top:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.tb_Top:v <0x3a24567f>
			streams:   5, words:  4016
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		               Instances  Unique
		Modules:              29      23
		Registers:            78      76
		Scalar wires:         43       -
		Expanded wires:       32       1
		Vectored wires:      117       -
		Always blocks:        32      30
		Initial blocks:        3       3
		Cont. assignments:    71      29
		Pseudo assignments:    3       3
	Writing initial simulation snapshot: worklib.tb_Top:v
Loading snapshot worklib.tb_Top:v .................... Done
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,PRUASZ: Unpacked array at "tb_Top.top.im.mem" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 tb_Top.top.im.mem' or 'setenv SHM_UNPACKED_LIMIT 65536' to adjust limit.
xmsim: *W,PRUASZ: Unpacked array at "tb_Top.top.dm.mem" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 tb_Top.top.dm.mem' or 'setenv SHM_UNPACKED_LIMIT 65536' to adjust limit.

mem[          0] :          1
mem[          4] :          2
mem[          8] :          3
mem[         12] :          3
mem[         16] :          4
mem[         20] :          5
mem[         24] :         10
mem[         28] :         22
mem[         32] :         44
mem[         36] :    4194963
Simulation complete via $finish(1) at time 23625 NS + 2
../sim/testbench.v:64     $finish;
xcelium> exit
TOOL:	xmverilog	22.03-s003: Exiting on Dec 21, 2023 at 19:04:05 CST  (total: 00:00:00)
