#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun 26 11:25:19 2025
# Process ID: 30288
# Current directory: D:/WorkSpace/Vivado/HDMI_AXI_LAB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8984 D:\WorkSpace\Vivado\HDMI_AXI_LAB\HDMI_AXI_LAB.xpr
# Log file: D:/WorkSpace/Vivado/HDMI_AXI_LAB/vivado.log
# Journal file: D:/WorkSpace/Vivado/HDMI_AXI_LAB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:HDMI_AXI_LITE:1.0 - HDMI_AXI_LITE_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <HDMI_AXI_LITE> from BD file <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd>
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v] -no_script -reset -force -quiet
remove_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_rom -dir d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src
set_property -dict [list CONFIG.Component_Name {pic_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {56000} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_rom' to 'pic_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../yuv422.coe'
generate_target {instantiation_template} [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_rom'...
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_rom'...
catch { config_ip_cache -export [get_ips -all pic_rom] }
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
launch_runs -jobs 8 pic_rom_synth_1
[Thu Jun 26 11:36:21 2025] Launched pic_rom_synth_1...
Run output will be captured here: d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.runs/pic_rom_synth_1/runme.log
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
export_ip_user_files -of_objects  [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_rom d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci
INFO: [Project 1-386] Moving file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci' from fileset 'pic_rom' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_rom -dir d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src
set_property -dict [list CONFIG.Component_Name {pic_rom} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Depth_A {56000} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.Disable_Collision_Warnings {true} CONFIG.Disable_Out_of_Range_Warnings {true}] [get_ips pic_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_rom' to 'pic_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../yuv422.coe'
generate_target {instantiation_template} [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_rom'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_rom'...
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: d:\WorkSpace\Vivado\ip_repo\HDMI_AXI_LITE_1.0\src\blk_mem_gen_0 is not a directory. (See D:/WorkSpace/Vivado/HDMI_AXI_LAB/vivado_pid30288.debug)
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 11:51:37 2025...
