{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633963522181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633963522183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 16:45:21 2021 " "Processing started: Mon Oct 11 16:45:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633963522183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633963522183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633963522183 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633963522438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top_Level_MCU.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Top_Level_MCU.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-tset_tse_tes_s " "Found design unit 1: test-tset_tse_tes_s" {  } { { "test_rf.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_rf.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523022 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test_rf.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_rf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_datapath-test " "Found design unit 1: test_datapath-test" {  } { { "test_datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_datapath.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523024 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_datapath " "Found entity 1: test_datapath" {  } { { "test_datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_ALU-test " "Found design unit 1: test_ALU-test" {  } { { "test_ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523025 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_ALU " "Found entity 1: test_ALU" {  } { { "test_ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-rf " "Found design unit 1: Register_File-rf" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Micro_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Micro_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro_code-ROM " "Found design unit 1: micro_code-ROM" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Micro_code.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523028 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro_code " "Found entity 1: micro_code" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Micro_code.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MCU_FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MCU_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCU_FSM-mcu " "Found design unit 1: MCU_FSM-mcu" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523030 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCU_FSM " "Found entity 1: MCU_FSM" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro_assembly " "Found design unit 1: micro_assembly" {  } { { "Instruction.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Instruction.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-dp " "Found design unit 1: Datapath-dp" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523032 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Clock_Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-count " "Found design unit 1: Clock_Divider-count" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Clock_Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Clock_Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523035 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523036 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computer-structural " "Found design unit 1: Computer-structural" {  } { { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523038 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computer " "Found entity 1: Computer" {  } { { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GPIO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GPIO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO-behave " "Found design unit 1: GPIO-behave" {  } { { "GPIO.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/GPIO.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523039 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "GPIO.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/GPIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computer " "Elaborating entity \"Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633963523128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCU_FSM MCU_FSM:mcu " "Elaborating entity \"MCU_FSM\" for hierarchy \"MCU_FSM:mcu\"" {  } { { "Computer.vhd" "mcu" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath MCU_FSM:mcu\|Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"MCU_FSM:mcu\|Datapath:dp\"" {  } { { "MCU_FSM.vhd" "dp" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File MCU_FSM:mcu\|Datapath:dp\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\"" {  } { { "Datapath.vhd" "rf" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista " "Elaborating entity \"ALU\" for hierarchy \"MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista\"" {  } { { "Datapath.vhd" "the_best_alu_in_kista" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523229 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sub_overflow ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): inferring latch(es) for signal or variable \"sub_overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1633963523232 "|Computer|MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_overflow ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): inferring latch(es) for signal or variable \"add_overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1633963523232 "|Computer|MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_overflow ALU.vhd(61) " "Inferred latch for \"add_overflow\" at ALU.vhd(61)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633963523233 "|Computer|MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub_overflow ALU.vhd(61) " "Inferred latch for \"sub_overflow\" at ALU.vhd(61)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633963523233 "|Computer|MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_code MCU_FSM:mcu\|micro_code:ucode " "Elaborating entity \"micro_code\" for hierarchy \"MCU_FSM:mcu\|micro_code:ucode\"" {  } { { "MCU_FSM.vhd" "ucode" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memory " "Elaborating entity \"ram\" for hierarchy \"ram:memory\"" {  } { { "Computer.vhd" "memory" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "/home/morgan/git/IL2203/Lab4/ram.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:memory\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ram.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523372 ""}  } { { "ram.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ram.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633963523372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7di1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7di1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7di1 " "Found entity 1: altsyncram_7di1" {  } { { "db/altsyncram_7di1.tdf" "" { Text "/home/morgan/git/IL2203/Lab4/db/altsyncram_7di1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633963523442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633963523442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7di1 ram:memory\|altsyncram:altsyncram_component\|altsyncram_7di1:auto_generated " "Elaborating entity \"altsyncram_7di1\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_7di1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/morgan/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:gpio_per " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:gpio_per\"" {  } { { "Computer.vhd" "gpio_per" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633963523447 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[0\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[0\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[1\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[1\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[2\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[2\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[3\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[3\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[4\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[4\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[5\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[5\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[6\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[6\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[7\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[7\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[8\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[8\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[9\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[9\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[10\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[10\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[11\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[11\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[12\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[12\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[13\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[13\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[14\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[14\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[15\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[15\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633963523728 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1633963523728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista\|sub_overflow " "Latch MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista\|sub_overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MCU_FSM:mcu\|uPC\[0\] " "Ports D and ENA on the latch are fed by the same signal MCU_FSM:mcu\|uPC\[0\]" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1633963524440 ""}  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1633963524440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista\|add_overflow " "Latch MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista\|add_overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MCU_FSM:mcu\|uPC\[0\] " "Ports D and ENA on the latch are fed by the same signal MCU_FSM:mcu\|uPC\[0\]" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1633963524441 ""}  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1633963524441 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1633963525022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633963526695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633963526695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "670 " "Implemented 670 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633963526829 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633963526829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "636 " "Implemented 636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633963526829 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1633963526829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633963526829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633963526843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 16:45:26 2021 " "Processing ended: Mon Oct 11 16:45:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633963526843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633963526843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633963526843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633963526843 ""}
