Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 16 12:05:45 2023
| Host         : ROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_clock_module_timing_summary_routed.rpt -pb top_clock_module_timing_summary_routed.pb -rpx top_clock_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_clock_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-18  Warning           Missing input or output delay   19          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: bin/editdigit/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bin/editdigit/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/seconds_gear/clk_out_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.542        0.000                      0                  181        0.179        0.000                      0                  181        4.020        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.542        0.000                      0                  181        0.179        0.000                      0                  181        4.020        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 bin/neg_D/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/min/min_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.057ns (25.826%)  route 3.036ns (74.174%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.621     5.142    bin/neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  bin/neg_D/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  bin/neg_D/pulse_reg/Q
                         net (fo=6, routed)           1.171     6.770    bin/editdigit/desig
    SLICE_X6Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.894 f  bin/editdigit/min_ctr[4]_i_2/O
                         net (fo=4, routed)           0.960     7.854    bin/min/min_ctr_reg[2]_1
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.152     8.006 r  bin/min/min_ctr[5]_i_7/O
                         net (fo=1, routed)           0.283     8.289    bin/min/min_ctr[5]_i_7_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.325     8.614 r  bin/min/min_ctr[5]_i_3/O
                         net (fo=1, routed)           0.621     9.235    bin/min/min_ctr[5]_i_3_n_0
    SLICE_X4Y25          FDRE                                         r  bin/min/min_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.500    14.841    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  bin/min/min_ctr_reg[5]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)       -0.289    14.777    bin/min/min_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 seg7/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.828ns (22.607%)  route 2.835ns (77.393%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  seg7/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  seg7/timer_reg[0]/Q
                         net (fo=3, routed)           0.801     6.398    seg7/timer[0]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     6.522 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.553     7.075    seg7/timer[25]_i_6_n_0
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.199 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.650     7.849    seg7/timer[25]_i_3_n_0
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124     7.973 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.831     8.804    seg7/elapsed_half1_out
    SLICE_X0Y31          FDRE                                         r  seg7/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.509    14.850    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  seg7/timer_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    14.660    seg7/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.319%)  route 2.723ns (76.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.148    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.418    seg7/timer[25]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124     6.542 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.553     7.095    seg7/timer[25]_i_6_n_0
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.219 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.650     7.869    seg7/timer[25]_i_3_n_0
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124     7.993 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.706     8.699    seg7/elapsed_half1_out
    SLICE_X0Y27          FDRE                                         r  seg7/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.505    14.846    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  seg7/timer_reg[10]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y27          FDRE (Setup_fdre_C_R)       -0.429    14.656    seg7/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.319%)  route 2.723ns (76.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.148    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.418    seg7/timer[25]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124     6.542 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.553     7.095    seg7/timer[25]_i_6_n_0
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.219 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.650     7.869    seg7/timer[25]_i_3_n_0
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124     7.993 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.706     8.699    seg7/elapsed_half1_out
    SLICE_X0Y27          FDRE                                         r  seg7/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.505    14.846    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  seg7/timer_reg[11]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y27          FDRE (Setup_fdre_C_R)       -0.429    14.656    seg7/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.319%)  route 2.723ns (76.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.148    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.418    seg7/timer[25]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124     6.542 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.553     7.095    seg7/timer[25]_i_6_n_0
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.219 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.650     7.869    seg7/timer[25]_i_3_n_0
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124     7.993 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.706     8.699    seg7/elapsed_half1_out
    SLICE_X0Y27          FDRE                                         r  seg7/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.505    14.846    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  seg7/timer_reg[12]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y27          FDRE (Setup_fdre_C_R)       -0.429    14.656    seg7/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.319%)  route 2.723ns (76.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.627     5.148    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.418    seg7/timer[25]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124     6.542 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.553     7.095    seg7/timer[25]_i_6_n_0
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.219 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.650     7.869    seg7/timer[25]_i_3_n_0
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124     7.993 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.706     8.699    seg7/elapsed_half1_out
    SLICE_X0Y27          FDRE                                         r  seg7/timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.505    14.846    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  seg7/timer_reg[9]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y27          FDRE (Setup_fdre_C_R)       -0.429    14.656    seg7/timer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.443%)  route 2.704ns (76.557%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.633     5.154    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  bin/seconds_gear/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  bin/seconds_gear/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.967     6.577    bin/seconds_gear/counter_reg[3]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  bin/seconds_gear/counter_reg[25]_i_6/O
                         net (fo=1, routed)           0.407     7.108    bin/seconds_gear/counter_reg[25]_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.232 f  bin/seconds_gear/counter_reg[25]_i_3/O
                         net (fo=1, routed)           0.304     7.536    bin/seconds_gear/counter_reg[25]_i_3_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.026     8.686    bin/seconds_gear/clk_out_reg
    SLICE_X0Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508    14.849    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    bin/seconds_gear/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.443%)  route 2.704ns (76.557%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.633     5.154    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  bin/seconds_gear/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  bin/seconds_gear/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.967     6.577    bin/seconds_gear/counter_reg[3]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  bin/seconds_gear/counter_reg[25]_i_6/O
                         net (fo=1, routed)           0.407     7.108    bin/seconds_gear/counter_reg[25]_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.232 f  bin/seconds_gear/counter_reg[25]_i_3/O
                         net (fo=1, routed)           0.304     7.536    bin/seconds_gear/counter_reg[25]_i_3_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.026     8.686    bin/seconds_gear/clk_out_reg
    SLICE_X0Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508    14.849    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    bin/seconds_gear/counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.443%)  route 2.704ns (76.557%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.633     5.154    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  bin/seconds_gear/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  bin/seconds_gear/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.967     6.577    bin/seconds_gear/counter_reg[3]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  bin/seconds_gear/counter_reg[25]_i_6/O
                         net (fo=1, routed)           0.407     7.108    bin/seconds_gear/counter_reg[25]_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.232 f  bin/seconds_gear/counter_reg[25]_i_3/O
                         net (fo=1, routed)           0.304     7.536    bin/seconds_gear/counter_reg[25]_i_3_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.026     8.686    bin/seconds_gear/clk_out_reg
    SLICE_X0Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508    14.849    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    bin/seconds_gear/counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.443%)  route 2.704ns (76.557%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.633     5.154    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  bin/seconds_gear/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  bin/seconds_gear/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.967     6.577    bin/seconds_gear/counter_reg[3]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  bin/seconds_gear/counter_reg[25]_i_6/O
                         net (fo=1, routed)           0.407     7.108    bin/seconds_gear/counter_reg[25]_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.232 f  bin/seconds_gear/counter_reg[25]_i_3/O
                         net (fo=1, routed)           0.304     7.536    bin/seconds_gear/counter_reg[25]_i_3_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.026     8.686    bin/seconds_gear/clk_out_reg
    SLICE_X0Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508    14.849    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    bin/seconds_gear/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  5.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bin/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/hr/hrs_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.500%)  route 0.127ns (40.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.583     1.466    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  bin/hr/hrs_ctr_reg[0]/Q
                         net (fo=11, routed)          0.127     1.734    bin/hr/Q[0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  bin/hr/hrs_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    bin/hr/hrs_ctr[1]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.121     1.600    bin/hr/hrs_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bin/editdigit/open/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/editdigit/open/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/editdigit/open/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bin/editdigit/open/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/editdigit/open/sig_prev_reg/Q
                         net (fo=1, routed)           0.057     1.674    bin/modetog/sig_prev
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.098     1.772 r  bin/modetog/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.772    bin/editdigit/open/pulse_reg_2
    SLICE_X2Y28          FDRE                                         r  bin/editdigit/open/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.854     1.981    bin/editdigit/open/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bin/editdigit/open/pulse_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121     1.589    bin/editdigit/open/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bin/min/min_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/min/min_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.233%)  route 0.104ns (35.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.580     1.463    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  bin/min/min_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  bin/min/min_ctr_reg[1]/Q
                         net (fo=10, routed)          0.104     1.708    bin/min/Q[1]
    SLICE_X4Y25          LUT6 (Prop_lut6_I4_O)        0.045     1.753 r  bin/min/min_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    bin/min/min_ctr[4]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  bin/min/min_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.848     1.975    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  bin/min/min_ctr_reg[4]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.092     1.568    bin/min/min_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bin/bD/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bD/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  bin/bD/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bin/bD/temp1_reg/Q
                         net (fo=1, routed)           0.176     1.785    bin/bD/temp1_reg_n_0
    SLICE_X0Y22          FDRE                                         r  bin/bD/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  bin/bD/temp2_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.075     1.556    bin/bD/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 bin/min/min_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/min/min_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.373%)  route 0.150ns (44.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.580     1.463    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  bin/min/min_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  bin/min/min_ctr_reg[0]/Q
                         net (fo=8, routed)           0.150     1.754    bin/editdigit/min_ctr_reg[1][0]
    SLICE_X5Y25          LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  bin/editdigit/min_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    bin/min/D[0]
    SLICE_X5Y25          FDRE                                         r  bin/min/min_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.848     1.975    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  bin/min/min_ctr_reg[1]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.092     1.568    bin/min/min_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bin/bC/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bC/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  bin/bC/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  bin/bC/temp1_reg/Q
                         net (fo=1, routed)           0.119     1.716    bin/bC/temp1_reg_n_0
    SLICE_X1Y28          FDRE                                         r  bin/bC/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.854     1.981    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  bin/bC/temp2_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.012     1.480    bin/bC/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bin/bD/temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bD/temp3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  bin/bD/temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  bin/bD/temp2_reg/Q
                         net (fo=1, routed)           0.119     1.716    bin/bD/temp2_reg_n_0
    SLICE_X0Y22          FDRE                                         r  bin/bD/temp3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  bin/bD/temp3_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.012     1.480    bin/bD/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bin/bR/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bR/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bR/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/bR/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  bin/bR/temp1_reg/Q
                         net (fo=1, routed)           0.119     1.716    bin/bR/temp1_reg_n_0
    SLICE_X1Y27          FDRE                                         r  bin/bR/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    bin/bR/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/bR/temp2_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.012     1.480    bin/bR/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bin/bU/temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bU/temp3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.581     1.464    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  bin/bU/temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.128     1.592 r  bin/bU/temp2_reg/Q
                         net (fo=1, routed)           0.119     1.712    bin/bU/temp2
    SLICE_X5Y23          FDRE                                         r  bin/bU/temp3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.849     1.976    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  bin/bU/temp3_reg/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.012     1.476    bin/bU/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 bin/bL/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bL/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bL/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bin/bL/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  bin/bL/temp1_reg/Q
                         net (fo=1, routed)           0.144     1.776    bin/bL/temp1_reg_n_0
    SLICE_X2Y28          FDRE                                         r  bin/bL/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.854     1.981    bin/bL/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bin/bL/temp2_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.064     1.532    bin/bL/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y28    bin/bC/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y28    bin/bC/temp2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y28    bin/bC/temp3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y22    bin/bD/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y22    bin/bD/temp2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y22    bin/bD/temp3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y28    bin/bL/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y28    bin/bL/temp2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y28    bin/bL/temp3_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y24    bin/bReset/temp2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y24    bin/bReset/temp2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp2_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp3_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp3_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y22    bin/bD/temp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y22    bin/bD/temp1_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y24    bin/bReset/temp2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y24    bin/bReset/temp2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp2_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp3_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y28    bin/bC/temp3_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y22    bin/bD/temp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y22    bin/bD/temp1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.085ns  (logic 6.699ns (33.354%)  route 13.386ns (66.646%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           3.539     4.997    bin/hr/sw_IBUF[7]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     5.121 r  bin/hr/seg_OBUF[0]_inst_i_37/O
                         net (fo=2, routed)           0.734     5.855    bin/hr/seg_OBUF[0]_inst_i_37_n_0
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150     6.005 r  bin/hr/seg_OBUF[0]_inst_i_23/O
                         net (fo=4, routed)           0.840     6.845    bin/hr/seg_OBUF[0]_inst_i_38_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.348     7.193 r  bin/hr/seg_OBUF[0]_inst_i_42/O
                         net (fo=4, routed)           0.916     8.109    bin/hr/seg_OBUF[0]_inst_i_42_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.150     8.259 r  bin/hr/seg_OBUF[0]_inst_i_31/O
                         net (fo=1, routed)           0.946     9.205    bin/hr/seg_OBUF[0]_inst_i_31_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.332     9.537 r  bin/hr/seg_OBUF[0]_inst_i_19/O
                         net (fo=6, routed)           1.166    10.703    bin/hr/seg_OBUF[0]_inst_i_19_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.124    10.827 r  bin/hr/seg_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.789    11.616    bin/min/seg_OBUF[3]_inst_i_1_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    11.740 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.812    12.551    bin/hr/seg[2]_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.152    12.703 r  bin/hr/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.644    16.348    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    20.085 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.085    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.035ns  (logic 6.702ns (33.454%)  route 13.333ns (66.546%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           3.539     4.997    bin/hr/sw_IBUF[7]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     5.121 r  bin/hr/seg_OBUF[0]_inst_i_37/O
                         net (fo=2, routed)           0.734     5.855    bin/hr/seg_OBUF[0]_inst_i_37_n_0
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150     6.005 r  bin/hr/seg_OBUF[0]_inst_i_23/O
                         net (fo=4, routed)           0.840     6.845    bin/hr/seg_OBUF[0]_inst_i_38_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.348     7.193 r  bin/hr/seg_OBUF[0]_inst_i_42/O
                         net (fo=4, routed)           0.916     8.109    bin/hr/seg_OBUF[0]_inst_i_42_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.150     8.259 r  bin/hr/seg_OBUF[0]_inst_i_31/O
                         net (fo=1, routed)           0.946     9.205    bin/hr/seg_OBUF[0]_inst_i_31_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.332     9.537 r  bin/hr/seg_OBUF[0]_inst_i_19/O
                         net (fo=6, routed)           0.986    10.522    bin/hr/seg_OBUF[0]_inst_i_19_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.646 r  bin/hr/seg_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.738    11.384    seg7/seg_OBUF[6]_inst_i_1
    SLICE_X6Y25          LUT4 (Prop_lut4_I2_O)        0.124    11.508 r  seg7/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.006    12.514    seg7/anode_select_reg[1]_0
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.154    12.668 r  seg7/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.629    16.297    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739    20.035 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.035    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.027ns  (logic 6.701ns (33.462%)  route 13.325ns (66.538%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           3.539     4.997    bin/hr/sw_IBUF[7]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     5.121 r  bin/hr/seg_OBUF[0]_inst_i_37/O
                         net (fo=2, routed)           0.734     5.855    bin/hr/seg_OBUF[0]_inst_i_37_n_0
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150     6.005 r  bin/hr/seg_OBUF[0]_inst_i_23/O
                         net (fo=4, routed)           0.840     6.845    bin/hr/seg_OBUF[0]_inst_i_38_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.348     7.193 r  bin/hr/seg_OBUF[0]_inst_i_42/O
                         net (fo=4, routed)           0.916     8.109    bin/hr/seg_OBUF[0]_inst_i_42_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.150     8.259 r  bin/hr/seg_OBUF[0]_inst_i_31/O
                         net (fo=1, routed)           0.946     9.205    bin/hr/seg_OBUF[0]_inst_i_31_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.332     9.537 r  bin/hr/seg_OBUF[0]_inst_i_19/O
                         net (fo=6, routed)           0.984    10.520    bin/hr/seg_OBUF[0]_inst_i_19_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.644 r  bin/hr/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.867    11.512    seg7/seg_OBUF[6]_inst_i_1_1
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.124    11.636 f  seg7/seg_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           1.060    12.696    bin/hr/seg[5]
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.152    12.848 r  bin/hr/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.439    16.287    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    20.027 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.027    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.875ns  (logic 6.445ns (32.425%)  route 13.431ns (67.575%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           3.539     4.997    bin/hr/sw_IBUF[7]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     5.121 r  bin/hr/seg_OBUF[0]_inst_i_37/O
                         net (fo=2, routed)           0.734     5.855    bin/hr/seg_OBUF[0]_inst_i_37_n_0
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150     6.005 r  bin/hr/seg_OBUF[0]_inst_i_23/O
                         net (fo=4, routed)           0.840     6.845    bin/hr/seg_OBUF[0]_inst_i_38_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.348     7.193 r  bin/hr/seg_OBUF[0]_inst_i_42/O
                         net (fo=4, routed)           0.916     8.109    bin/hr/seg_OBUF[0]_inst_i_42_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.150     8.259 r  bin/hr/seg_OBUF[0]_inst_i_31/O
                         net (fo=1, routed)           0.946     9.205    bin/hr/seg_OBUF[0]_inst_i_31_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.332     9.537 r  bin/hr/seg_OBUF[0]_inst_i_19/O
                         net (fo=6, routed)           0.986    10.522    bin/hr/seg_OBUF[0]_inst_i_19_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.646 r  bin/hr/seg_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.738    11.384    seg7/seg_OBUF[6]_inst_i_1
    SLICE_X6Y25          LUT4 (Prop_lut4_I2_O)        0.124    11.508 r  seg7/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.006    12.514    seg7/anode_select_reg[1]_0
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.124    12.638 r  seg7/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.727    16.364    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.875 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.875    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.835ns  (logic 6.438ns (32.459%)  route 13.397ns (67.541%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           3.539     4.997    bin/hr/sw_IBUF[7]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     5.121 r  bin/hr/seg_OBUF[0]_inst_i_37/O
                         net (fo=2, routed)           0.734     5.855    bin/hr/seg_OBUF[0]_inst_i_37_n_0
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150     6.005 r  bin/hr/seg_OBUF[0]_inst_i_23/O
                         net (fo=4, routed)           0.840     6.845    bin/hr/seg_OBUF[0]_inst_i_38_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.348     7.193 r  bin/hr/seg_OBUF[0]_inst_i_42/O
                         net (fo=4, routed)           0.916     8.109    bin/hr/seg_OBUF[0]_inst_i_42_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.150     8.259 r  bin/hr/seg_OBUF[0]_inst_i_31/O
                         net (fo=1, routed)           0.946     9.205    bin/hr/seg_OBUF[0]_inst_i_31_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.332     9.537 r  bin/hr/seg_OBUF[0]_inst_i_19/O
                         net (fo=6, routed)           0.984    10.520    bin/hr/seg_OBUF[0]_inst_i_19_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.644 r  bin/hr/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.867    11.512    seg7/seg_OBUF[6]_inst_i_1_1
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.124    11.636 f  seg7/seg_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           1.060    12.696    bin/hr/seg[5]
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.820 r  bin/hr/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.511    16.331    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.835 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.835    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.633ns  (logic 6.463ns (32.919%)  route 13.170ns (67.081%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           3.539     4.997    bin/hr/sw_IBUF[7]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     5.121 r  bin/hr/seg_OBUF[0]_inst_i_37/O
                         net (fo=2, routed)           0.734     5.855    bin/hr/seg_OBUF[0]_inst_i_37_n_0
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150     6.005 r  bin/hr/seg_OBUF[0]_inst_i_23/O
                         net (fo=4, routed)           0.840     6.845    bin/hr/seg_OBUF[0]_inst_i_38_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.348     7.193 r  bin/hr/seg_OBUF[0]_inst_i_42/O
                         net (fo=4, routed)           0.916     8.109    bin/hr/seg_OBUF[0]_inst_i_42_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.150     8.259 r  bin/hr/seg_OBUF[0]_inst_i_31/O
                         net (fo=1, routed)           0.946     9.205    bin/hr/seg_OBUF[0]_inst_i_31_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.332     9.537 r  bin/hr/seg_OBUF[0]_inst_i_19/O
                         net (fo=6, routed)           1.166    10.703    bin/hr/seg_OBUF[0]_inst_i_19_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.124    10.827 r  bin/hr/seg_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.789    11.616    bin/min/seg_OBUF[3]_inst_i_1_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    11.740 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.812    12.551    bin/hr/seg[2]_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.124    12.675 r  bin/hr/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.428    16.104    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.633 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.633    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.228ns  (logic 6.454ns (33.564%)  route 12.774ns (66.436%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           3.539     4.997    bin/hr/sw_IBUF[7]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     5.121 r  bin/hr/seg_OBUF[0]_inst_i_37/O
                         net (fo=2, routed)           0.734     5.855    bin/hr/seg_OBUF[0]_inst_i_37_n_0
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150     6.005 r  bin/hr/seg_OBUF[0]_inst_i_23/O
                         net (fo=4, routed)           0.840     6.845    bin/hr/seg_OBUF[0]_inst_i_38_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.348     7.193 r  bin/hr/seg_OBUF[0]_inst_i_42/O
                         net (fo=4, routed)           0.916     8.109    bin/hr/seg_OBUF[0]_inst_i_42_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.150     8.259 r  bin/hr/seg_OBUF[0]_inst_i_31/O
                         net (fo=1, routed)           0.946     9.205    bin/hr/seg_OBUF[0]_inst_i_31_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.332     9.537 r  bin/hr/seg_OBUF[0]_inst_i_19/O
                         net (fo=6, routed)           0.986    10.522    bin/hr/seg_OBUF[0]_inst_i_19_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.646 f  bin/hr/seg_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.738    11.384    seg7/seg_OBUF[6]_inst_i_1
    SLICE_X6Y25          LUT4 (Prop_lut4_I2_O)        0.124    11.508 f  seg7/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.029    12.537    bin/min/seg[4]_0
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.124    12.661 r  bin/min/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.047    15.708    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.228 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.228    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.429ns (49.740%)  route 4.476ns (50.260%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           1.023     1.582    seg7/Q[1]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.153     1.735 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.452     5.188    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.717     8.905 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.905    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.668ns  (logic 4.206ns (48.521%)  route 4.462ns (51.479%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           1.023     1.582    seg7/Q[1]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.706 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.439     5.145    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     8.668 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.668    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 4.186ns (50.239%)  route 4.146ns (49.761%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[1]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  bin/editdigit/Selected_reg[1]/Q
                         net (fo=8, routed)           0.518     1.077    seg7/Q[0]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     1.201 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.629     4.829    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     8.332 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.332    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.441%)  route 0.156ns (45.559%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.156     0.297    bin/sec/sec_ctr_reg[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.342 r  bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.342    bin/sec/p_0_in[3]
    SLICE_X6Y22          FDCE                                         r  bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.209ns (58.257%)  route 0.150ns (41.743%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[1]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bin/sec/sec_ctr_reg[1]/Q
                         net (fo=7, routed)           0.150     0.314    bin/sec/sec_ctr_reg[1]
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.359 r  bin/sec/sec_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    bin/sec/p_0_in[1]
    SLICE_X6Y22          FDCE                                         r  bin/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.209ns (57.810%)  route 0.153ns (42.190%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[3]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bin/sec/sec_ctr_reg[3]/Q
                         net (fo=8, routed)           0.153     0.317    bin/sec/sec_ctr_reg[3]
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.362 r  bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.362    bin/sec/sec_ctr[4]_i_1_n_0
    SLICE_X5Y22          FDCE                                         r  bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.209ns (57.334%)  route 0.156ns (42.666%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[3]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bin/sec/sec_ctr_reg[3]/Q
                         net (fo=8, routed)           0.156     0.320    bin/sec/sec_ctr_reg[3]
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.365 r  bin/sec/sec_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.365    bin/sec/sec_ctr[5]_i_1_n_0
    SLICE_X5Y22          FDCE                                         r  bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.988%)  route 0.179ns (49.012%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[2]/C
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[2]/Q
                         net (fo=8, routed)           0.179     0.320    bin/sec/sec_ctr_reg[2]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  bin/sec/sec_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    bin/sec/p_0_in[2]
    SLICE_X5Y22          FDCE                                         r  bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.189ns (49.521%)  route 0.193ns (50.479%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.193     0.334    bin/sec/sec_ctr_reg[5]
    SLICE_X5Y22          LUT5 (Prop_lut5_I2_O)        0.048     0.382 r  bin/sec/sec_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    bin/sec/p_0_in[0]
    SLICE_X5Y22          FDCE                                         r  bin/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.462ns (51.262%)  route 1.390ns (48.738%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[1]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  bin/editdigit/Selected_reg[1]/Q
                         net (fo=8, routed)           0.181     0.339    seg7/Q[0]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.042     0.381 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.210     1.590    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     2.853 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.853    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.407ns (48.384%)  route 1.501ns (51.616%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[1]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  bin/editdigit/Selected_reg[1]/Q
                         net (fo=8, routed)           0.181     0.339    seg7/Q[0]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.045     0.384 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.321     1.704    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.908 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.908    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.052ns  (logic 1.427ns (46.748%)  route 1.625ns (53.252%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           0.355     0.513    seg7/Q[1]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     0.558 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.270     1.828    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.052 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.052    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.098ns  (logic 1.482ns (47.851%)  route 1.616ns (52.149%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           0.355     0.513    seg7/Q[1]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     0.558 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.260     1.819    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.279     3.098 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.098    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.106ns  (logic 5.384ns (35.643%)  route 9.722ns (64.357%))
  Logic Levels:           8  (LUT3=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.552     5.073    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=9, routed)           0.992     6.584    bin/hr/hrs_ctr_reg[2]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  bin/hr/seg_OBUF[0]_inst_i_50/O
                         net (fo=1, routed)           0.799     7.507    bin/hr/seg_OBUF[0]_inst_i_50_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.631 r  bin/hr/seg_OBUF[0]_inst_i_39/O
                         net (fo=1, routed)           0.665     8.296    bin/hr/seg_OBUF[0]_inst_i_39_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.420 f  bin/hr/seg_OBUF[0]_inst_i_26/O
                         net (fo=2, routed)           0.797     9.217    bin/hr/seg_OBUF[0]_inst_i_26_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.154     9.371 r  bin/hr/seg_OBUF[0]_inst_i_18/O
                         net (fo=6, routed)           1.223    10.594    bin/hr/seg_OBUF[0]_inst_i_18_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.327    10.921 r  bin/hr/seg_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.789    11.710    bin/min/seg_OBUF[3]_inst_i_1_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    11.834 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.812    12.646    bin/hr/seg[2]_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.152    12.798 r  bin/hr/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.644    16.442    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    20.179 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.179    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.960ns  (logic 5.387ns (36.007%)  route 9.573ns (63.993%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.552     5.073    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=9, routed)           0.992     6.584    bin/hr/hrs_ctr_reg[2]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  bin/hr/seg_OBUF[0]_inst_i_50/O
                         net (fo=1, routed)           0.799     7.507    bin/hr/seg_OBUF[0]_inst_i_50_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.631 r  bin/hr/seg_OBUF[0]_inst_i_39/O
                         net (fo=1, routed)           0.665     8.296    bin/hr/seg_OBUF[0]_inst_i_39_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.420 f  bin/hr/seg_OBUF[0]_inst_i_26/O
                         net (fo=2, routed)           0.797     9.217    bin/hr/seg_OBUF[0]_inst_i_26_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.154     9.371 r  bin/hr/seg_OBUF[0]_inst_i_18/O
                         net (fo=6, routed)           1.223    10.594    bin/hr/seg_OBUF[0]_inst_i_18_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.327    10.921 r  bin/hr/seg_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.789    11.710    bin/min/seg_OBUF[3]_inst_i_1_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    11.834 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.679    12.513    seg7/seg[0]_0
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.153    12.666 r  seg7/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.629    16.295    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739    20.033 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.033    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.824ns  (logic 5.386ns (36.336%)  route 9.437ns (63.664%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.552     5.073    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=9, routed)           0.992     6.584    bin/hr/hrs_ctr_reg[2]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  bin/hr/seg_OBUF[0]_inst_i_50/O
                         net (fo=1, routed)           0.799     7.507    bin/hr/seg_OBUF[0]_inst_i_50_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.631 r  bin/hr/seg_OBUF[0]_inst_i_39/O
                         net (fo=1, routed)           0.665     8.296    bin/hr/seg_OBUF[0]_inst_i_39_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.420 f  bin/hr/seg_OBUF[0]_inst_i_26/O
                         net (fo=2, routed)           0.797     9.217    bin/hr/seg_OBUF[0]_inst_i_26_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.154     9.371 r  bin/hr/seg_OBUF[0]_inst_i_18/O
                         net (fo=6, routed)           0.817    10.188    bin/hr/seg_OBUF[0]_inst_i_18_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.327    10.515 r  bin/hr/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.867    11.382    seg7/seg_OBUF[6]_inst_i_1_1
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.124    11.506 f  seg7/seg_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           1.060    12.567    bin/hr/seg[5]
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.152    12.719 r  bin/hr/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.439    16.158    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    19.897 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.897    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.801ns  (logic 5.130ns (34.658%)  route 9.671ns (65.342%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.552     5.073    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=9, routed)           0.992     6.584    bin/hr/hrs_ctr_reg[2]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  bin/hr/seg_OBUF[0]_inst_i_50/O
                         net (fo=1, routed)           0.799     7.507    bin/hr/seg_OBUF[0]_inst_i_50_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.631 r  bin/hr/seg_OBUF[0]_inst_i_39/O
                         net (fo=1, routed)           0.665     8.296    bin/hr/seg_OBUF[0]_inst_i_39_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.420 f  bin/hr/seg_OBUF[0]_inst_i_26/O
                         net (fo=2, routed)           0.797     9.217    bin/hr/seg_OBUF[0]_inst_i_26_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.154     9.371 r  bin/hr/seg_OBUF[0]_inst_i_18/O
                         net (fo=6, routed)           1.223    10.594    bin/hr/seg_OBUF[0]_inst_i_18_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.327    10.921 f  bin/hr/seg_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.789    11.710    bin/min/seg_OBUF[3]_inst_i_1_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    11.834 f  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.679    12.513    seg7/seg[0]_0
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.637 r  seg7/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.727    16.363    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.874 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.874    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.654ns  (logic 5.148ns (35.131%)  route 9.506ns (64.869%))
  Logic Levels:           8  (LUT3=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.552     5.073    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=9, routed)           0.992     6.584    bin/hr/hrs_ctr_reg[2]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  bin/hr/seg_OBUF[0]_inst_i_50/O
                         net (fo=1, routed)           0.799     7.507    bin/hr/seg_OBUF[0]_inst_i_50_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.631 r  bin/hr/seg_OBUF[0]_inst_i_39/O
                         net (fo=1, routed)           0.665     8.296    bin/hr/seg_OBUF[0]_inst_i_39_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.420 f  bin/hr/seg_OBUF[0]_inst_i_26/O
                         net (fo=2, routed)           0.797     9.217    bin/hr/seg_OBUF[0]_inst_i_26_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.154     9.371 r  bin/hr/seg_OBUF[0]_inst_i_18/O
                         net (fo=6, routed)           1.223    10.594    bin/hr/seg_OBUF[0]_inst_i_18_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.327    10.921 r  bin/hr/seg_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.789    11.710    bin/min/seg_OBUF[3]_inst_i_1_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    11.834 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.812    12.646    bin/hr/seg[2]_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.124    12.770 r  bin/hr/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.428    16.198    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.727 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.727    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.632ns  (logic 5.123ns (35.014%)  route 9.509ns (64.986%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.552     5.073    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=9, routed)           0.992     6.584    bin/hr/hrs_ctr_reg[2]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  bin/hr/seg_OBUF[0]_inst_i_50/O
                         net (fo=1, routed)           0.799     7.507    bin/hr/seg_OBUF[0]_inst_i_50_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.631 r  bin/hr/seg_OBUF[0]_inst_i_39/O
                         net (fo=1, routed)           0.665     8.296    bin/hr/seg_OBUF[0]_inst_i_39_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.420 f  bin/hr/seg_OBUF[0]_inst_i_26/O
                         net (fo=2, routed)           0.797     9.217    bin/hr/seg_OBUF[0]_inst_i_26_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.154     9.371 r  bin/hr/seg_OBUF[0]_inst_i_18/O
                         net (fo=6, routed)           0.817    10.188    bin/hr/seg_OBUF[0]_inst_i_18_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.327    10.515 r  bin/hr/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.867    11.382    seg7/seg_OBUF[6]_inst_i_1_1
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.124    11.506 f  seg7/seg_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           1.060    12.567    bin/hr/seg[5]
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.691 r  bin/hr/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.511    16.201    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.706 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.706    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.056ns  (logic 5.139ns (36.560%)  route 8.917ns (63.440%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.552     5.073    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=9, routed)           0.992     6.584    bin/hr/hrs_ctr_reg[2]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  bin/hr/seg_OBUF[0]_inst_i_50/O
                         net (fo=1, routed)           0.799     7.507    bin/hr/seg_OBUF[0]_inst_i_50_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.631 r  bin/hr/seg_OBUF[0]_inst_i_39/O
                         net (fo=1, routed)           0.665     8.296    bin/hr/seg_OBUF[0]_inst_i_39_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.420 f  bin/hr/seg_OBUF[0]_inst_i_26/O
                         net (fo=2, routed)           0.797     9.217    bin/hr/seg_OBUF[0]_inst_i_26_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.154     9.371 r  bin/hr/seg_OBUF[0]_inst_i_18/O
                         net (fo=6, routed)           0.849    10.220    bin/hr/seg_OBUF[0]_inst_i_18_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.327    10.547 f  bin/hr/seg_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.738    11.285    seg7/seg_OBUF[6]_inst_i_1
    SLICE_X6Y25          LUT4 (Prop_lut4_I2_O)        0.124    11.409 f  seg7/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.029    12.438    bin/min/seg[4]_0
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.124    12.562 r  bin/min/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.047    15.609    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.129 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.129    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.512ns  (logic 4.464ns (46.934%)  route 5.048ns (53.066%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.419     5.560 r  seg7/anode_select_reg[1]/Q
                         net (fo=13, routed)          1.595     7.156    seg7/anode_select[1]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.328     7.484 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.452    10.936    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.717    14.653 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.653    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 4.241ns (45.722%)  route 5.035ns (54.278%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.419     5.560 r  seg7/anode_select_reg[1]/Q
                         net (fo=13, routed)          1.595     7.156    seg7/anode_select[1]
    SLICE_X6Y27          LUT4 (Prop_lut4_I2_O)        0.299     7.455 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.439    10.894    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.417 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.417    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 4.221ns (47.726%)  route 4.623ns (52.274%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.419     5.560 f  seg7/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.995     6.555    seg7/anode_select[1]
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.299     6.854 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.629    10.482    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.985 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.985    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.148ns (41.600%)  route 0.208ns (58.400%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.580     1.463    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148     1.611 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.208     1.819    bin/sec/AR[0]
    SLICE_X6Y22          FDCE                                         f  bin/sec/sec_ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.148ns (41.600%)  route 0.208ns (58.400%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.580     1.463    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148     1.611 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.208     1.819    bin/sec/AR[0]
    SLICE_X6Y22          FDCE                                         f  bin/sec/sec_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.148ns (37.126%)  route 0.251ns (62.874%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.580     1.463    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148     1.611 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.251     1.862    bin/sec/AR[0]
    SLICE_X5Y22          FDCE                                         f  bin/sec/sec_ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.148ns (37.126%)  route 0.251ns (62.874%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.580     1.463    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148     1.611 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.251     1.862    bin/sec/AR[0]
    SLICE_X5Y22          FDCE                                         f  bin/sec/sec_ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.148ns (37.126%)  route 0.251ns (62.874%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.580     1.463    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148     1.611 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.251     1.862    bin/sec/AR[0]
    SLICE_X5Y22          FDCE                                         f  bin/sec/sec_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.148ns (37.126%)  route 0.251ns (62.874%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.580     1.463    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148     1.611 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.251     1.862    bin/sec/AR[0]
    SLICE_X5Y22          FDCE                                         f  bin/sec/sec_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bR/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/editdigit/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.189ns (38.235%)  route 0.305ns (61.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bR/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/bR/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bin/bR/temp3_reg/Q
                         net (fo=2, routed)           0.186     1.795    bin/editdigit/dcr_db
    SLICE_X2Y28          LUT5 (Prop_lut5_I4_O)        0.048     1.843 r  bin/editdigit/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     1.962    bin/editdigit/next_state__0[0]
    SLICE_X3Y28          LDCE                                         r  bin/editdigit/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/editdigit/Selected_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.209ns (38.607%)  route 0.332ns (61.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.632 f  bin/editdigit/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.219     1.851    bin/editdigit/state[0]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  bin/editdigit/Selected_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     2.009    bin/editdigit/Selected_reg[1]_i_1_n_0
    SLICE_X5Y28          LDCE                                         r  bin/editdigit/Selected_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/editdigit/Selected_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.250ns (42.549%)  route 0.338ns (57.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/editdigit/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.157     1.773    bin/editdigit/state[1]
    SLICE_X3Y28          LUT1 (Prop_lut1_I0_O)        0.102     1.875 r  bin/editdigit/Selected_reg[3]_i_1/O
                         net (fo=1, routed)           0.181     2.056    bin/editdigit/Selected_reg[3]_i_1_n_0
    SLICE_X5Y28          LDCE                                         r  bin/editdigit/Selected_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bR/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/editdigit/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.186ns (31.327%)  route 0.408ns (68.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bR/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/bR/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  bin/bR/temp3_reg/Q
                         net (fo=2, routed)           0.186     1.795    bin/editdigit/dcr_db
    SLICE_X2Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.840 r  bin/editdigit/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.222     2.062    bin/editdigit/next_state__0[1]
    SLICE_X3Y28          LDCE                                         r  bin/editdigit/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.605ns (35.831%)  route 2.874ns (64.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.894     3.347    seg7/reset_IBUF
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.152     3.499 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.980     4.479    seg7/timer[25]_i_2_n_0
    SLICE_X0Y25          FDRE                                         r  seg7/timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.502     4.843    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  seg7/timer_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.605ns (35.831%)  route 2.874ns (64.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.894     3.347    seg7/reset_IBUF
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.152     3.499 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.980     4.479    seg7/timer[25]_i_2_n_0
    SLICE_X0Y25          FDRE                                         r  seg7/timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.502     4.843    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  seg7/timer_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.605ns (35.831%)  route 2.874ns (64.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.894     3.347    seg7/reset_IBUF
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.152     3.499 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.980     4.479    seg7/timer[25]_i_2_n_0
    SLICE_X0Y25          FDRE                                         r  seg7/timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.502     4.843    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  seg7/timer_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.605ns (35.831%)  route 2.874ns (64.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.894     3.347    seg7/reset_IBUF
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.152     3.499 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.980     4.479    seg7/timer[25]_i_2_n_0
    SLICE_X0Y25          FDRE                                         r  seg7/timer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.502     4.843    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  seg7/timer_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 1.605ns (36.986%)  route 2.734ns (63.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.894     3.347    seg7/reset_IBUF
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.152     3.499 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.840     4.339    seg7/timer[25]_i_2_n_0
    SLICE_X0Y26          FDRE                                         r  seg7/timer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504     4.845    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  seg7/timer_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 1.605ns (36.986%)  route 2.734ns (63.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.894     3.347    seg7/reset_IBUF
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.152     3.499 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.840     4.339    seg7/timer[25]_i_2_n_0
    SLICE_X0Y26          FDRE                                         r  seg7/timer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504     4.845    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  seg7/timer_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 1.605ns (36.986%)  route 2.734ns (63.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.894     3.347    seg7/reset_IBUF
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.152     3.499 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.840     4.339    seg7/timer[25]_i_2_n_0
    SLICE_X0Y26          FDRE                                         r  seg7/timer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504     4.845    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  seg7/timer_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 1.605ns (36.986%)  route 2.734ns (63.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.894     3.347    seg7/reset_IBUF
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.152     3.499 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.840     4.339    seg7/timer[25]_i_2_n_0
    SLICE_X0Y26          FDRE                                         r  seg7/timer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504     4.845    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  seg7/timer_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.302ns  (logic 1.577ns (36.654%)  route 2.725ns (63.346%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.894     3.347    seg7/reset_IBUF
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.124     3.471 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.831     4.302    seg7/elapsed_half1_out
    SLICE_X0Y31          FDRE                                         r  seg7/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.509     4.850    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  seg7/timer_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.300ns  (logic 1.605ns (37.318%)  route 2.696ns (62.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.894     3.347    seg7/reset_IBUF
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.152     3.499 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.802     4.300    seg7/timer[25]_i_2_n_0
    SLICE_X0Y31          FDRE                                         r  seg7/timer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.509     4.850    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  seg7/timer_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.421%)  route 0.103ns (35.579%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[4]/C
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.103     0.244    bin/sec/sec_ctr_reg[4]
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.289 r  bin/sec/sig_prev_i_1/O
                         net (fo=1, routed)           0.000     0.289    bin/pos_sec_count/w_inc_mins
    SLICE_X4Y22          FDRE                                         r  bin/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  bin/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 bin/editdigit/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            bin/editdigit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.203ns (69.023%)  route 0.091ns (30.977%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          LDCE                         0.000     0.000 r  bin/editdigit/FSM_sequential_next_state_reg[0]/G
    SLICE_X3Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bin/editdigit/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.091     0.249    bin/editdigit/open/Q[0]
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  bin/editdigit/open/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    bin/editdigit/open_n_2
    SLICE_X2Y28          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.854     1.981    bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=8, routed)           0.132     0.273    bin/sec/sec_ctr_reg[0]
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.045     0.318 r  bin/sec/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    bin/pos_sec_count/pulse_reg_0
    SLICE_X4Y22          FDRE                                         r  bin/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  bin/pos_sec_count/pulse_reg/C

Slack:                    inf
  Source:                 bin/editdigit/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            bin/editdigit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.205ns (59.575%)  route 0.139ns (40.425%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          LDCE                         0.000     0.000 r  bin/editdigit/FSM_sequential_next_state_reg[1]/G
    SLICE_X3Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bin/editdigit/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.139     0.297    bin/editdigit/open/Q[1]
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.047     0.344 r  bin/editdigit/open/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    bin/editdigit/open_n_1
    SLICE_X2Y28          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.854     1.981    bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            bin/hr/hrs_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.203ns (48.820%)  route 0.213ns (51.180%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           0.213     0.371    bin/hr/hrs_ctr_reg[1]_2[1]
    SLICE_X6Y27          LUT6 (Prop_lut6_I4_O)        0.045     0.416 r  bin/hr/hrs_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.416    bin/hr/hrs_ctr[1]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  bin/hr/hrs_ctr_reg[1]/C

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            bin/min/min_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.203ns (42.855%)  route 0.271ns (57.145%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           0.271     0.429    bin/editdigit/Q[1]
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.045     0.474 r  bin/editdigit/min_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.474    bin/min/D[0]
    SLICE_X5Y25          FDRE                                         r  bin/min/min_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.848     1.975    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  bin/min/min_ctr_reg[1]/C

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            bin/min/min_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.248ns (39.619%)  route 0.378ns (60.381%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[1]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  bin/editdigit/Selected_reg[1]/Q
                         net (fo=8, routed)           0.163     0.321    bin/editdigit/Q[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     0.366 r  bin/editdigit/min_ctr[4]_i_2/O
                         net (fo=4, routed)           0.215     0.581    bin/min/min_ctr_reg[2]_1
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.045     0.626 r  bin/min/min_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.626    bin/min/min_ctr[4]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  bin/min/min_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.848     1.975    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  bin/min/min_ctr_reg[4]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            bin/bD/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.221ns (33.528%)  route 0.437ns (66.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.437     0.658    bin/bD/btnD_IBUF
    SLICE_X1Y22          FDRE                                         r  bin/bD/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  bin/bD/temp1_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            bin/bR/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.219ns (31.222%)  route 0.483ns (68.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.483     0.702    bin/bR/btnR_IBUF
    SLICE_X1Y27          FDRE                                         r  bin/bR/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    bin/bR/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  bin/bR/temp1_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            bin/bU/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.222ns (31.008%)  route 0.494ns (68.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.494     0.716    bin/bU/btnU_IBUF
    SLICE_X4Y23          FDRE                                         r  bin/bU/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.849     1.976    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  bin/bU/temp1_reg/C





