<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>CPU扩展设计--AXI总线接口实现 | ForeverYolo的博客</title><meta name="author" content="ForeverYolo"><meta name="copyright" content="ForeverYolo"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="前言同步&#x2F;异步读介绍《CPU设计实战》有这样一句话：在大多数真实的计算机系统中,CPU通过总线与系统中的内存、外设进行交互,没有总线,CPU就是个“光杆司令”,什么工作也做不了。  也因此，我们需要在CPU上设计总线接口，让我们的CPU能与总线进行交互，不再是孤岛。   还记得我们在P3-P7设计的取指和取值吗？  我们的地址在本周期发出，指令或者值便可以在本周期取回。这是一种异步读。这种设计现在">
<meta property="og:type" content="article">
<meta property="og:title" content="CPU扩展设计--AXI总线接口实现">
<meta property="og:url" content="https://foreveryolo.github.io/posts/14266/index.html">
<meta property="og:site_name" content="ForeverYolo的博客">
<meta property="og:description" content="前言同步&#x2F;异步读介绍《CPU设计实战》有这样一句话：在大多数真实的计算机系统中,CPU通过总线与系统中的内存、外设进行交互,没有总线,CPU就是个“光杆司令”,什么工作也做不了。  也因此，我们需要在CPU上设计总线接口，让我们的CPU能与总线进行交互，不再是孤岛。   还记得我们在P3-P7设计的取指和取值吗？  我们的地址在本周期发出，指令或者值便可以在本周期取回。这是一种异步读。这种设计现在">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://s1.ax1x.com/2023/02/11/pS4py6I.jpg">
<meta property="article:published_time" content="2023-02-11T04:34:35.000Z">
<meta property="article:modified_time" content="2023-04-27T16:19:34.872Z">
<meta property="article:author" content="ForeverYolo">
<meta property="article:tag" content="AXI总线">
<meta property="article:tag" content="CPU接口">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s1.ax1x.com/2023/02/11/pS4py6I.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://foreveryolo.github.io/posts/14266/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><meta name="baidu-site-verification" content="3cb4bb475c7dde65b56ca90f7afdabed"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  }
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'CPU扩展设计--AXI总线接口实现',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-04-28 00:19:34'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/iconfont.css"><link rel="stylesheet" href="/css/myStyle.css"><link rel="stylesheet" href="/css/myIco.css"><link rel="stylesheet" href="/css/fontsetting.css"><script defer src="/live2d-widget-master/autoload.js"></script><!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">45</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">26</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间线</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 休闲</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/books/"><i class="fa-fw fas fa-video"></i><span> 书籍</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://s1.ax1x.com/2023/02/11/pS4py6I.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="ForeverYolo的博客"><span class="site-name">ForeverYolo的博客</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间线</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 休闲</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/books/"><i class="fa-fw fas fa-video"></i><span> 书籍</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">CPU扩展设计--AXI总线接口实现</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-02-11T04:34:35.000Z" title="发表于 2023-02-11 12:34:35">2023-02-11</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-04-27T16:19:34.872Z" title="更新于 2023-04-28 00:19:34">2023-04-28</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E9%BE%99%E8%8A%AF-NSCSCC/">龙芯 NSCSCC</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">5k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>17分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="CPU扩展设计--AXI总线接口实现"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="前言"><a href="#前言" class="headerlink" title="前言"></a>前言</h1><h2 id="同步-异步读介绍"><a href="#同步-异步读介绍" class="headerlink" title="同步/异步读介绍"></a>同步/异步读介绍</h2><blockquote><p>《CPU设计实战》有这样一句话：在大多数真实的计算机系统中,CPU通过总线与系统中的内存、外设进行交互,没有总线,CPU就是个“光杆司令”,什么工作也做不了。</p>
</blockquote>
<p>也因此，我们需要在CPU上设计总线接口，让我们的CPU能与总线进行交互，不再是孤岛。  </p>
<p style="color: #FF0000;">还记得我们在P3-P7设计的取指和取值吗？</p>

<p>我们的地址在本周期发出，指令或者值便可以在本周期取回。这是一种<i>异步读</i>。这种设计现在看来大大帮助我们减轻了CPU设计的负担，但是所谓凡事皆有利弊，这种设计也在另一方面加剧了FPGA板子资源的消耗。  </p>
<p>FPGA板子上有各种IP核（固化好的Ram资源等），如果我们这样设计，我们的CPU将不能利用这些高速资源，而是会用触发器层层叠搭，搭出一个异步读的Ram,这种方式导致了资源的浪费和速度的降低。    </p>
<p>这些IP核的读取都是<i>同步读</i>，即地址在本周期发出，数据返回在下一周期或者更后面的某一周期。</p>
<h2 id="Sram接口"><a href="#Sram接口" class="headerlink" title="Sram接口"></a>Sram接口</h2><h3 id="优势"><a href="#优势" class="headerlink" title="优势"></a>优势</h3><p>也因此，我们在P8进行板级验证的时候，不得不对我们的CPU做出修改，实现了当时不知道名字，现在知道它叫Sram接口的一种总线接口。   </p>
<p>这种接口表现为CPU地址本周期发出，数据一定在下一周期返回。这种接口使得我们可以利用FPGA上的IP核，节省了资源，提速了CPU，让我们得以完成板级验证。  </p>
<p>这种接口设计也较为简单。适合我们进行计组学习。</p>
<p style="color: #0000FF;"><del>当时不觉得</del></p>    

<h3 id="缺陷"><a href="#缺陷" class="headerlink" title="缺陷"></a>缺陷</h3><p>我们需要考虑这样一个问题，CPU的运算速度是远远高于RAM的读取速度的，如果采用Sram接口我们需要考虑一个问题：</p>
<p style="color: #FF00FF;">我们的每个周期时长要怎么设计才能保证数据一定在发出地址的下一周期返回呢？</p> 

<p>显然，我们的CPU周期需要大于等于RAM的读取周期。但绝大多数情况下，CPU的运算是远远快于RAM的，所以采用这种接口，我们速度就直接受限于RAM的速度。也因此，我们需要寻求一种新的总线接口，让CPU的周期与RAM的周期脱钩，读取一次数据需要多个周期才能返回，让CPU飞起来————AXI总线接口</p>
<h1 id="AXI设计"><a href="#AXI设计" class="headerlink" title="AXI设计"></a>AXI设计</h1><h2 id="学习策略"><a href="#学习策略" class="headerlink" title="学习策略"></a>学习策略</h2><p>在《CPU设计实战》中，有相关的学习章节，但是笔者认为设计实战这本书忽视了很多细节上的东西，这也是笔者写这篇博客的初心，笔者将重点讲一些设计细节。 </p>
<p>大家利用《CPU设计实战》辅以本篇博客学习就好。</p>
<p><a target="_blank" rel="noopener" href="https://pan.baidu.com/s/1fT7P4KpxFxTDesbLHxSVFQ?pwd=k79h">《CPU设计实战》分享</a><br>提取码：k79h </p>
<h2 id="方法选择"><a href="#方法选择" class="headerlink" title="方法选择"></a>方法选择</h2><p>设计AXI总线接口我们有两条路可走：   </p>
<p style="color: #0000FF;">1.改造CPU的SRAM接口为类SRAM接口，之后搭建类Sram转AXI的转接桥，与CPU一起封装，使得CPU在外观上表现为AXI接口</p>   
<p style="color: #FF00FF;">2.直接设计CPU的AXI接口</p>

<p>考虑到直接设计AXI还是比较有难度的，毕竟这种协议已经是比较新的协议了QAQ。所以笔者采用了第一种，先加深一下对AXI的理解，后续有时间再选择方法2。(挖坑√)</p>
<h2 id="类Sram设计"><a href="#类Sram设计" class="headerlink" title="类Sram设计"></a>类Sram设计</h2><h3 id="握手机制"><a href="#握手机制" class="headerlink" title="握手机制"></a>握手机制</h3><p>还是前面那句话，凡事皆有利弊，一旦CPU的周期和RAM的周期脱钩，那么每次我们向RAM请求读取数据时，数据的返回时刻就已经不再是固定在几周期后，而是随机的了，那RAM怎么知道哪一个周期的地址是有效的呢？或者说CPU怎么才能知道数据什么时候返回呢？这就需要master(CPU端)与slave(RAM端)互相握手，在地址传递过来的时候，和RAM握个手，告诉RAM当前地址有效。在数据传过来的时候，和CPU握个手,告诉CPU当前周期数据有效。</p>
<h3 id="信号"><a href="#信号" class="headerlink" title="信号"></a>信号</h3><p><img src="https://s1.ax1x.com/2023/02/11/pS4hjPS.png" alt="信号"></p>
<p>我们对比一下Sram信号：  </p>
<p><img src="Sram信号.png" alt="SRAM信号"></p>
<p>我们发现信号其实大差不差，多出来的信号就是由于握手机制的引入。一次读写一共握手两次。我们解释一下req,size,addr_ok,data_ok信号：    </p>
<p>size:来源于AXI总线协议，功能在信号中已经提到，我们不提，我们说一下为什么这个信号会引入，这其实是为了方便AXI的设计，在AXI的设计中，有arsize和awsize信号，我们生成size信号是为了方便生成这两个信号。</p>
<p>req:来源于握手机制，master向slave端传递，传递本周期地址信号有效的信息。表示需要对该地址进行取值。</p>
<p>addr_ok:来源于握手机制，slave向master端传递，用于和req信号一起完成读写请求的握手。表示slave端已经收到正确的addr。</p>
<p>data_ok:来源于握手机制，slave向master端传递，有两种含义，在读RAM中这个信号有效保证当前周期读出的数据有效。在写RAM中表示写入完成。</p>
<p style="color: #0000FF;">以上解释只解释了一次握手，为req和addr_ok的握手，那另一个握手在哪呢？</p> 

<blockquote><p>其实是与data_ok相关的一个握手，大家想一想，slave向master发出信号(addr_ok)说当前数据有效，讲道理master是不是也应该给slave发出一个信号表示数据收到？但在类sram接口中，我们认为master是时刻准备好接受信号的,所以一旦addr_ok有效，master端（CPU端)就会将数据存起来。也因此这个握手就不需要了。不过你也可以认为这是一个隐形的握手，只不过matser一直在伸手，只等slave伸手（addr_ok）</p>
</blockquote>
<h3 id="读写时序"><a href="#读写时序" class="headerlink" title="读写时序"></a>读写时序</h3><p>读RAM时序：<br><img src="类SRAM读.png" alt="SRAM读时序"></p>
<p>写RAM时序：<br><img src="类SRAM写.png" alt="SRAM写时序"></p>
<p>可以结合一下各个信号的功能进行理解。尤其是Req,Addr_ok,Data_ok。</p>
<h3 id="设计细节"><a href="#设计细节" class="headerlink" title="设计细节"></a>设计细节</h3><h4 id="多重读写干扰"><a href="#多重读写干扰" class="headerlink" title="多重读写干扰"></a>多重读写干扰</h4><p>既然读写需要多周期完成，那么在一次读或写的中途，是否可以又来一个读写请求呢？当然是可以的：  </p>
<p>在写中读：<br><img src="连续写读.png" alt="连续写读">   </p>
<p>在读中写：<br><img src="连续读写.png" alt="连续读写"></p>
<p>也就是说，在这种接口的情况下，可能会出现这样的序列：<br>
$$({\rm{re}}q1\& addr\_ok1) \to ({\rm{re}}q2\& addr\_ok2) \to (req3\& addr\_ok3) \to ..... \to data\_ok1$$
</p>
<p><p style="color: #0000FF;">那有人就要问了，这么复杂？中间有多少个序列都是不确定的，那怎么写?</p><br>遇事不决摆大烂，这是我的回答，我们直接拒绝这种情况的发生，我们可以引入一个Undone信号，在一次读取的addr_ok直至data_ok之中，使其一直有效，然后利用它表示一次读写还没有完成。那么只要没有完成，我们就统统拒绝新请求，这是不是得到了解决?   </p>
<p>当然,你也可以去写相关逻辑去实现多重读写，但或许我们需要考虑投入与产出，也就是性价比。</p>
<h4 id="取值取值干扰"><a href="#取值取值干扰" class="headerlink" title="取值取值干扰"></a>取值取值干扰</h4><p>在Sram接口中，取值和取指是两套接口，为了便于完成Sram接口到类Sram接口的转化，所以我们也分别改造这两套接口为两套类Sram接口：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//inst sram-like </span></span><br><span class="line"><span class="keyword">input</span>         inst_req     ,</span><br><span class="line"><span class="keyword">input</span>         inst_wr      ,</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">1</span> :<span class="number">0</span>] inst_size    ,</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] inst_addr    ,</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] inst_wdata   ,</span><br><span class="line"><span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] inst_rdata   ,</span><br><span class="line"><span class="keyword">output</span>        inst_addr_ok ,</span><br><span class="line"><span class="keyword">output</span>        inst_data_ok ,</span><br><span class="line"></span><br><span class="line"><span class="comment">//data sram-like </span></span><br><span class="line"><span class="keyword">input</span>         data_req     ,</span><br><span class="line"><span class="keyword">input</span>         data_wr      ,</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">1</span> :<span class="number">0</span>] data_size    ,</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] data_addr    ,</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] data_wdata   ,</span><br><span class="line"><span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] data_rdata   ,</span><br><span class="line"><span class="keyword">output</span>        data_addr_ok ,</span><br><span class="line"><span class="keyword">output</span>        data_data_ok ,</span><br></pre></td></tr></table></figure> 
<p>但是在AXI总线中，这两套接口将公用一套接口（后续会讲到），所以如果一套接口的Undone阶段，另一套接口也发起了请求，那么在AXI公用的接口上，就可能（注意是可能）会表现出前一细节所提到的多重读写问题，所以我们需要同样利用两套接口的Undone信号避免出现多重读写。                       </p>
<h4 id="CPU运行逻辑"><a href="#CPU运行逻辑" class="headerlink" title="CPU运行逻辑"></a>CPU运行逻辑</h4><h5 id="取指未完成"><a href="#取指未完成" class="headerlink" title="取指未完成"></a>取指未完成</h5><p>在这种情况下，显然CPU是无法工作的，但是D级及以后的已经取好的指令是可以正常工作的，这是不是很像我们之前实现的暂停？</p>
<p>是的，我们正是要实现这种暂停。但是如果我们只是简单的将其加入暂停信号。也不是不行，但我们可以想想，这种暂停意味着：  </p>
<blockquote><p>在IF级的PC等待接口取回指令，取好后一起送到ID级运行。这是不是就是我们P7之前的实现方法，在逻辑上等同于异步读，或者换句话说，逻辑上等同与在IF_ID级加回了我们已经短接的ID_Instr这个流水线寄存器。这样是可以正常跑的，但是会带来效率问题：</p>
</blockquote>
<p>如果性能拉满，即当周期发出请求，当周期提示addr_ok，下周期返回data_ok，相当于Sram取指，那么这种ID_Instr寄存器会导致必定暂停一周期。这是我们需要考虑的点。</p>
<p>所以为了避免这种潜在的效率浪费，我们可以实现这种特殊的暂停（也是我个人的实现方法）：</p>
<blockquote><p>设置两个暂停信号，ID_Addr_Stall和ID_Data_Stall。控制不同部件的暂停。ID_Addr_Stall无效（即不暂停）对应取指地址Ok（Addr_ok有效)，在这种情况下，将IF的地址送到ID级。<br>ID_Data_Stall无效（即不暂停）对应取指地址Ok（Data_ok有效)。在这种情况下，将IF的指令送到ID级。<br>ID集齐正确的PC与指令，直接发车。<br>这两个暂停共同构成了IF阶段的暂停。这种异步方式可以保证性能拉满的情况下不会暂停一周期。</p>
</blockquote>
<h5 id="取值未完成"><a href="#取值未完成" class="headerlink" title="取值未完成"></a>取值未完成</h5><p>与取指令实现思路类似。但暂停是一种更为特殊的暂停，我愿意称其为冻结。一旦进入取值的Undone状态，整个CPU都会被冻结，所有流水级都将停止流水。毕竟，MEM级已经被卡住了，总不能让后面的跑上来吧。  </p>
<p>这里本来是有一个细节的，就是假如不考虑取值和取指的相互影响，那么在取值的Undone状态，取指的请求也可能在Undone之前已经发出，数据在Undone之中返回，那么我们就需要一个寄存器将其存在D级当中，等待冻结结束和D级PC一起发车。但如果我们设计了取值和取指的相互影响。这个也就不存在了。取值一定不取指。取指一定不取值。</p>
<h4 id="跳转处理"><a href="#跳转处理" class="headerlink" title="跳转处理"></a>跳转处理</h4><p>考虑这么一种情况：<br>由于IF取指要多周期，而一旦ID级集齐了PC和指令，ID就会发车,那么这个跳转信号只会持续一周期。那么就极有可能产生当IF读取下一地址时。由于ID级已经不是跳转指令导致了IF错误读取PC+4。<br><blockquote><p>因此我们需要在ID阶段设计一个寄存器保存每一次跳转指令的目标PC值。并保存一个标记信号。一旦有跳转产生，就将信号置为有效。直到确认addr_ok读取到了这个保存的PC值。再将其置为无效。等待下一跳转指令。</p>
</blockquote></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(reset) <span class="keyword">begin</span></span><br><span class="line">        Memory_BJ_Sign &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        Memory_BJ_Addr &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(D_is_JAB) <span class="keyword">begin</span></span><br><span class="line">        Memory_BJ_Sign &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        Memory_BJ_Addr &lt;= NPC;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(F_PC_Real == Memory_BJ_Addr) <span class="keyword">begin</span></span><br><span class="line">        Memory_BJ_Sign &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure> 
<h4 id="异常中断处理"><a href="#异常中断处理" class="headerlink" title="异常中断处理"></a>异常中断处理</h4><h5 id="取指未完成-1"><a href="#取指未完成-1" class="headerlink" title="取指未完成"></a>取指未完成</h5><p>由于在我们的设计中，取指暂停的只是IF级。ID级之后是可以正常运行的，所以很有可能出现在取指的Undone阶段，MEM的CP0读取到了异常/中断。那么我们需要手动丢弃这一次的取指，因为由精确控制我们知道，我们认为MEM之前的指令都未发生，MEM之后的指令都已经完成。</p>
<blockquote><p>为了解决这个问题，我在ID_Instr上新增了一层逻辑，称为ID_Instr_Real。并引入一个新的信号Sram_clear_sign。该信号在Req（异常信号）信号有效时根据Undone是否有效决定自身的有效状态。并保持状态。直到IF取出指令。我们利用该信号在ID_Instr_Real上做三目运算。如果Sram_clear_sign有效，我们就传空泡（Nop），掩盖住ID_Instr的真实值。</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(reset) <span class="keyword">begin</span></span><br><span class="line">        Delay_Stall_sign &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		Delay_Req_sign &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        ID_Instr_MEM &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">        Sram_Clear_sign &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(Req) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(inst_Undone || inst_addr_ok) <span class="keyword">begin</span></span><br><span class="line">            Sram_Clear_sign &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        Delay_Stall_sign &lt;= Delay_Stall_sign;</span><br><span class="line">		Delay_Req_sign &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        ID_Instr_MEM &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(Stall_sign)  <span class="keyword">begin</span></span><br><span class="line">		  <span class="keyword">if</span>(Delay_Stall_sign) <span class="keyword">begin</span></span><br><span class="line">				ID_Instr_MEM &lt;=  ID_Instr_MEM; </span><br><span class="line">		  <span class="keyword">end</span></span><br><span class="line">		  <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">				ID_Instr_MEM &lt;= ID_Instr_Real;  </span><br><span class="line">		  <span class="keyword">end</span></span><br><span class="line">        Delay_Stall_sign &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        Delay_Stall_sign &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		Delay_Req_sign &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">if</span>(inst_data_ok) <span class="keyword">begin</span></span><br><span class="line">        Sram_Clear_sign &lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        ID_Instr_MEM &lt;= ID_Instr_Wire; </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> ID_Instr_Real =  (F_PC == <span class="number">32&#x27;hBFC0_0000</span> || Delay_Req_sign || Sram_Clear_sign || ID_PC[<span class="number">1</span>:<span class="number">0</span>]!=<span class="number">2&#x27;b0</span>) ? <span class="number">32&#x27;d0</span> :</span><br><span class="line">									(Delay_Stall_sign) ? ID_Instr_MEM :</span><br><span class="line">                                        (Memory_Inst_Sign) ? Memory_Inst_Cont : ID_Instr_Wire;</span><br></pre></td></tr></table></figure>
<h5 id="取值未完成-1"><a href="#取值未完成-1" class="headerlink" title="取值未完成"></a>取值未完成</h5><p>这个是不存在的，CP0在MEM级，若Store和load有问题，那么就设计一下让其不产生请求。其余的指令本来就不会产生请求。</p>
<h4 id="Eret处理"><a href="#Eret处理" class="headerlink" title="Eret处理"></a>Eret处理</h4><p>Eret是一种特殊的跳转，没有延迟槽的跳转。如果我们将其简单视为跳转指令的一员。归入跳转处理，那么会导致延迟槽的出现。</p>
<blockquote><p>且会有这样一个问题：由于Eret没有延迟槽，那么假如Eret的目标PC对应的指令也为跳转指令，就会导致Memory_BJ_sign的错误处理。（本来是关闭Eret的Memory_BJ_sign，结果一同关闭了跳转指令的sign，导致跳转失效），所以我们要单独为其开辟一个新寄存器和信号。<br>但处理思路是类似的，仍然需要保存。除此之外，我们还需要仿照前一细节产生IF_PC_Real信号，一旦Eret来到D级,直接越过IF_PC这个模块直接更改PC的值，防止延迟槽的产生。</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(reset) <span class="keyword">begin</span></span><br><span class="line">        Memory_Eret_Sign &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        Memory_Eret_Addr &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(D_is_Eret) <span class="keyword">begin</span></span><br><span class="line">        Memory_Eret_Sign &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        Memory_Eret_Addr &lt;= NPC;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(inst_addr_ok) <span class="keyword">begin</span></span><br><span class="line">        Memory_Eret_Sign &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] F_PC_Real = (D_is_Eret|| Memory_Eret_Sign) ? M_EPCOut : F_PC;</span><br></pre></td></tr></table></figure>
<h3 id="AXI基本原理"><a href="#AXI基本原理" class="headerlink" title="AXI基本原理"></a>AXI基本原理</h3><h4 id="原理解释"><a href="#原理解释" class="headerlink" title="原理解释"></a>原理解释</h4><p>在Sram或者类Sram中，我们的读写频道是合并在一起的，要么读要么写，两者不能并行，但是在AXI总线协议中，实现了读写频道的分离，这里借助一下AMBA官方的AXI协议文档的图帮助大家理解：</p>
<p>读频道：</p>
<p><img src="读频道.png" alt="AXI读频道"></p>
<p>我们将读请求作为一个频道，对应的一套信号为AXI读请求通道。<br>数据返回作为了另一个频道，对应的一套信号为AXI读响应通道。</p>
<p>写频道：</p>
<p><img src="写频道.png" alt="AXI写频道"></p>
<p>我们将读请求作为一个频道，对应的一套信号为AXI写请求通道。<br>数据写入作为了另一个频道，对应的一套信号为AXI写数据通道。<br>响应返回作为了另一个频道，对应的一套信号为AXI写响应通道。</p>
<p>为什么写有3个频道而读只有两个频道？</p>
<blockquote><p>只是因为写需要Master端提供数据，所以需要多一个频道。</p>
</blockquote>
<h4 id="信号及解释"><a href="#信号及解释" class="headerlink" title="信号及解释"></a>信号及解释</h4><p>信号有很多，但不要望而生畏，在我们没有实现cache之前，很多都是用不上的固定值。</p>
<p>AXI全局信号：</p>
<p><img src="AXI全局信号.png" alt="AXI全局信号"></p>
<p>AXI读请求通道：</p>
<p><img src="读请求通道.png" alt="AXI读请求通道"></p>
<p>arid：在AXI总线协议中，我们可以设计乱序发射CPU，这就需要一个ID号来与读响应通道进行对应，让我们知道我们发射的哪个请求对应哪个数据，不过我们目前还用不到这么高级的CPU设计方法，可以忽略。恒为0即可。(相同ID内响应不能乱序；不同ID间可以乱序)</p>
<p>arlen：这个是实现cache会用到的，一次读数据，同时将周围的数据都读进来，现在不需要，置为0。</p>
<p>arsize：按表格理解即可.</p>
<p>arburst: 突发传输，也和cache有关，目前未实现cache固定为1即可。</p>
<p>arlock: 与访问机制有关，目前固定为0.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">AXI3:</span><br><span class="line"><span class="number">2</span>’<span class="number">00</span>(Normal access);<span class="number">2</span>‘b01(Exclusive access);</span><br><span class="line"><span class="number">2</span>’b10(Locked access);<span class="number">2</span>’b11(Reserved);</span><br><span class="line">AXI4:</span><br><span class="line"><span class="number">1</span>’b0(Normal access);<span class="number">1</span>’b1(Exclusive access)</span><br></pre></td></tr></table></figure>
<p>AXI读响应通道：</p>
<p><img src="读响应通道.png" alt="AXI读相应通道"></p>
<p>rid:与arid对应，含义相同。</p>
<p>rlast: 这个其实是在突发传输中用于标记最后一个传输值，告诉Master本次传输结束。也与cache有关，而且我们这里一次只传输一个值，所以直接固定为有效即可。</p>
<p>AXI写请求通道：</p>
<p><img src="写请求通道1.png" alt="AXI写请求通道"></p>
<p><img src="写请求通道2.png" alt="AXI写请求通道"></p>
<p>AXI写数据通道：</p>
<p><img src="写数据通道.png" alt="AXI写数据通道"></p>
<p>AXI写响应通道：</p>
<p><img src="写响应通道.png" alt="AXI写响应通道"></p>
<p>写通道与读通道信号类似，不再赘述。</p>
<h4 id="详细学习"><a href="#详细学习" class="headerlink" title="详细学习"></a>详细学习</h4><p>参照AMBA AXI总线协议</p>
<p><a target="_blank" rel="noopener" href="https://pan.baidu.com/s/1FkOCZiUiKC_EcGPS94R6Sg?pwd=cb1g">AMBA协议分享</a><br>提取码：cb1g </p>
<h3 id="转接桥搭建"><a href="#转接桥搭建" class="headerlink" title="转接桥搭建"></a>转接桥搭建</h3><p>其实到了这一步，知道每个信号的含义，我们就已经能写出从Sram到AXI的各个信号对应了。在这里笔者分享一个龙芯官方的AXI转接桥（侵删），大家可以参照学习一下。这个部分不是很难，思路对了就对了，不像前面改接口那样需要注意很多细节。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> cpu_axi_interface</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span>         clk,</span><br><span class="line">    <span class="keyword">input</span>         resetn, </span><br><span class="line"></span><br><span class="line">    <span class="comment">//inst sram-like </span></span><br><span class="line">    <span class="keyword">input</span>         inst_req     ,</span><br><span class="line">    <span class="keyword">input</span>         inst_wr      ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">1</span> :<span class="number">0</span>] inst_size    ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] inst_addr    ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] inst_wdata   ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] inst_rdata   ,</span><br><span class="line">    <span class="keyword">output</span>        inst_addr_ok ,</span><br><span class="line">    <span class="keyword">output</span>        inst_data_ok ,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//data sram-like </span></span><br><span class="line">    <span class="keyword">input</span>         data_req     ,</span><br><span class="line">    <span class="keyword">input</span>         data_wr      ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">1</span> :<span class="number">0</span>] data_size    ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] data_addr    ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] data_wdata   ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] data_rdata   ,</span><br><span class="line">    <span class="keyword">output</span>        data_addr_ok ,</span><br><span class="line">    <span class="keyword">output</span>        data_data_ok ,</span><br><span class="line"></span><br><span class="line">    <span class="comment">//axi</span></span><br><span class="line">    <span class="comment">//ar</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span> :<span class="number">0</span>] arid         ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] araddr       ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span> :<span class="number">0</span>] arlen        ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span> :<span class="number">0</span>] arsize       ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span> :<span class="number">0</span>] arburst      ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span> :<span class="number">0</span>] arlock        ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span> :<span class="number">0</span>] arcache      ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span> :<span class="number">0</span>] arprot       ,</span><br><span class="line">    <span class="keyword">output</span>        arvalid      ,</span><br><span class="line">    <span class="keyword">input</span>         arready      ,</span><br><span class="line">    <span class="comment">//r           </span></span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">3</span> :<span class="number">0</span>] rid          ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] rdata        ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">1</span> :<span class="number">0</span>] rresp        ,</span><br><span class="line">    <span class="keyword">input</span>         rlast        ,</span><br><span class="line">    <span class="keyword">input</span>         rvalid       ,</span><br><span class="line">    <span class="keyword">output</span>        rready       ,</span><br><span class="line">    <span class="comment">//aw          </span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span> :<span class="number">0</span>] awid         ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] awaddr       ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span> :<span class="number">0</span>] awlen        ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span> :<span class="number">0</span>] awsize       ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span> :<span class="number">0</span>] awburst      ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span> :<span class="number">0</span>] awlock       ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span> :<span class="number">0</span>] awcache      ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span> :<span class="number">0</span>] awprot       ,</span><br><span class="line">    <span class="keyword">output</span>        awvalid      ,</span><br><span class="line">    <span class="keyword">input</span>         awready      ,</span><br><span class="line">    <span class="comment">//w          </span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span> :<span class="number">0</span>] wid          ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] wdata        ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span> :<span class="number">0</span>] wstrb        ,</span><br><span class="line">    <span class="keyword">output</span>        wlast        ,</span><br><span class="line">    <span class="keyword">output</span>        wvalid       ,</span><br><span class="line">    <span class="keyword">input</span>         wready       ,</span><br><span class="line">    <span class="comment">//b           </span></span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">3</span> :<span class="number">0</span>] bid          ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">1</span> :<span class="number">0</span>] bresp        ,</span><br><span class="line">    <span class="keyword">input</span>         bvalid       ,</span><br><span class="line">    <span class="keyword">output</span>        bready       </span><br><span class="line">);</span><br><span class="line"><span class="comment">//addr</span></span><br><span class="line"><span class="keyword">reg</span> do_req;</span><br><span class="line"><span class="keyword">reg</span> do_req_or; <span class="comment">//req is inst or data;1:data,0:inst</span></span><br><span class="line"><span class="keyword">reg</span>        do_wr_r;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span> :<span class="number">0</span>] do_size_r;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] do_addr_r;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] do_wdata_r;</span><br><span class="line"><span class="keyword">wire</span> data_back;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> inst_addr_ok = !do_req&amp;&amp;!data_req;</span><br><span class="line"><span class="keyword">assign</span> data_addr_ok = !do_req;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    do_req     &lt;= !resetn                       ? <span class="number">1&#x27;b0</span> : </span><br><span class="line">                  (inst_req||data_req)&amp;&amp;!do_req ? <span class="number">1&#x27;b1</span> :</span><br><span class="line">                  data_back                     ? <span class="number">1&#x27;b0</span> : do_req;</span><br><span class="line">    do_req_or  &lt;= !resetn ? <span class="number">1&#x27;b0</span> : </span><br><span class="line">                  !do_req ? data_req : do_req_or;</span><br><span class="line"></span><br><span class="line">    do_wr_r    &lt;= data_req&amp;&amp;data_addr_ok ? data_wr :</span><br><span class="line">                  inst_req&amp;&amp;inst_addr_ok ? inst_wr : do_wr_r;</span><br><span class="line">    do_size_r  &lt;= data_req&amp;&amp;data_addr_ok ? data_size :</span><br><span class="line">                  inst_req&amp;&amp;inst_addr_ok ? inst_size : do_size_r;</span><br><span class="line">    do_addr_r  &lt;= data_req&amp;&amp;data_addr_ok ? data_addr :</span><br><span class="line">                  inst_req&amp;&amp;inst_addr_ok ? inst_addr : do_addr_r;</span><br><span class="line">    do_wdata_r &lt;= data_req&amp;&amp;data_addr_ok ? data_wdata :</span><br><span class="line">                  inst_req&amp;&amp;inst_addr_ok ? inst_wdata :do_wdata_r;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//inst sram-like</span></span><br><span class="line"><span class="keyword">assign</span> inst_data_ok = do_req&amp;&amp;!do_req_or&amp;&amp;data_back;</span><br><span class="line"><span class="keyword">assign</span> data_data_ok = do_req&amp;&amp; do_req_or&amp;&amp;data_back;</span><br><span class="line"><span class="keyword">assign</span> inst_rdata   = rdata;</span><br><span class="line"><span class="keyword">assign</span> data_rdata   = rdata;</span><br><span class="line"></span><br><span class="line"><span class="comment">//---axi</span></span><br><span class="line"><span class="keyword">reg</span> addr_rcv;</span><br><span class="line"><span class="keyword">reg</span> wdata_rcv;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> data_back = addr_rcv &amp;&amp; (rvalid&amp;&amp;rready||bvalid&amp;&amp;bready);</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    addr_rcv  &lt;= !resetn          ? <span class="number">1&#x27;b0</span> :</span><br><span class="line">                 arvalid&amp;&amp;arready ? <span class="number">1&#x27;b1</span> :</span><br><span class="line">                 awvalid&amp;&amp;awready ? <span class="number">1&#x27;b1</span> :</span><br><span class="line">                 data_back        ? <span class="number">1&#x27;b0</span> : addr_rcv;</span><br><span class="line">    wdata_rcv &lt;= !resetn        ? <span class="number">1&#x27;b0</span> :</span><br><span class="line">                 wvalid&amp;&amp;wready ? <span class="number">1&#x27;b1</span> :</span><br><span class="line">                 data_back      ? <span class="number">1&#x27;b0</span> : wdata_rcv;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">//ar</span></span><br><span class="line"><span class="keyword">assign</span> arid    = <span class="number">4&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> araddr  = do_addr_r;</span><br><span class="line"><span class="keyword">assign</span> arlen   = <span class="number">8&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> arsize  = do_size_r;</span><br><span class="line"><span class="keyword">assign</span> arburst = <span class="number">2&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> arlock  = <span class="number">2&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> arcache = <span class="number">4&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> arprot  = <span class="number">3&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> arvalid = do_req&amp;&amp;!do_wr_r&amp;&amp;!addr_rcv;</span><br><span class="line"><span class="comment">//r</span></span><br><span class="line"><span class="keyword">assign</span> rready  = <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//aw</span></span><br><span class="line"><span class="keyword">assign</span> awid    = <span class="number">4&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> awaddr  = do_addr_r;</span><br><span class="line"><span class="keyword">assign</span> awlen   = <span class="number">8&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> awsize  = do_size_r;</span><br><span class="line"><span class="keyword">assign</span> awburst = <span class="number">2&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> awlock  = <span class="number">2&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> awcache = <span class="number">4&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> awprot  = <span class="number">3&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> awvalid = do_req&amp;&amp;do_wr_r&amp;&amp;!addr_rcv;</span><br><span class="line"><span class="comment">//w</span></span><br><span class="line"><span class="keyword">assign</span> wid    = <span class="number">4&#x27;d0</span>;</span><br><span class="line"><span class="keyword">assign</span> wdata  = do_wdata_r;</span><br><span class="line"><span class="keyword">assign</span> wstrb  = do_size_r==<span class="number">2&#x27;d0</span> ? <span class="number">4&#x27;b0001</span>&lt;&lt; do_addr_r[<span class="number">1</span>:<span class="number">0</span>] :</span><br><span class="line">                do_size_r==<span class="number">2&#x27;d1</span> ? <span class="number">4&#x27;b0011</span>&lt;&lt; do_addr_r[<span class="number">1</span>:<span class="number">0</span>] : <span class="number">4&#x27;b1111</span>;</span><br><span class="line"><span class="keyword">assign</span> wlast  = <span class="number">1&#x27;d1</span>;</span><br><span class="line"><span class="keyword">assign</span> wvalid = do_req&amp;&amp;do_wr_r&amp;&amp;!wdata_rcv;</span><br><span class="line"><span class="comment">//b</span></span><br><span class="line"><span class="keyword">assign</span> bready  = <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h1 id="最后"><a href="#最后" class="headerlink" title="最后"></a>最后</h1><p>新建一个Verilog文件，将CPU和转接桥作为模块写在这个文件中，我们就得到了一个封装好的，外观上看起来是AXI接口的CPU。</p>
<blockquote><p>2023年2月14日挖坑：或许实现了Cache会回来更新，只是或许，对吧？</p>
</blockquote>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://foreveryolo.github.io">ForeverYolo</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://foreveryolo.github.io/posts/14266/">https://foreveryolo.github.io/posts/14266/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://foreveryolo.github.io" target="_blank">ForeverYolo的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/AXI%E6%80%BB%E7%BA%BF/">AXI总线</a><a class="post-meta__tags" href="/tags/CPU%E6%8E%A5%E5%8F%A3/">CPU接口</a></div><div class="post_share"><div class="social-share" data-image="https://s1.ax1x.com/2023/02/11/pS4py6I.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/posts/37212/" title="Lab0实验报告"><img class="cover" src="https://s1.ax1x.com/2023/03/01/ppi6FFP.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">Lab0实验报告</div></div></a></div><div class="next-post pull-right"><a href="/posts/5009/" title="树状数组"><img class="cover" src="https://s1.ax1x.com/2023/02/02/pSr7JVH.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">树状数组</div></div></a></div></nav><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="lv-container" data-id="city" data-uid="MTAyMC81ODA1MC8zNDUxMw"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">ForeverYolo</div><div class="author-info__description">这是ForeverYolo的博客网站</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">45</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">26</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/ForeverYolo/"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/ForeverYolo/" target="_blank" title=""><i class="fab fa-github"></i></a><a class="social-icon" href="tencent://message/?uin=2572131118&amp;Site=Sambow&amp;Menu=yes" target="_blank" title="QQ"><i class="iconfont icon-QQ"></i></a><a class="social-icon" href="mailto:2572131118@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">北航在线打工人Orz</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%89%8D%E8%A8%80"><span class="toc-number">1.</span> <span class="toc-text">前言</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%8C%E6%AD%A5-%E5%BC%82%E6%AD%A5%E8%AF%BB%E4%BB%8B%E7%BB%8D"><span class="toc-number">1.1.</span> <span class="toc-text">同步&#x2F;异步读介绍</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sram%E6%8E%A5%E5%8F%A3"><span class="toc-number">1.2.</span> <span class="toc-text">Sram接口</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BC%98%E5%8A%BF"><span class="toc-number">1.2.1.</span> <span class="toc-text">优势</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BC%BA%E9%99%B7"><span class="toc-number">1.2.2.</span> <span class="toc-text">缺陷</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#AXI%E8%AE%BE%E8%AE%A1"><span class="toc-number">2.</span> <span class="toc-text">AXI设计</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AD%A6%E4%B9%A0%E7%AD%96%E7%95%A5"><span class="toc-number">2.1.</span> <span class="toc-text">学习策略</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%96%B9%E6%B3%95%E9%80%89%E6%8B%A9"><span class="toc-number">2.2.</span> <span class="toc-text">方法选择</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%B1%BBSram%E8%AE%BE%E8%AE%A1"><span class="toc-number">2.3.</span> <span class="toc-text">类Sram设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8F%A1%E6%89%8B%E6%9C%BA%E5%88%B6"><span class="toc-number">2.3.1.</span> <span class="toc-text">握手机制</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7"><span class="toc-number">2.3.2.</span> <span class="toc-text">信号</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AF%BB%E5%86%99%E6%97%B6%E5%BA%8F"><span class="toc-number">2.3.3.</span> <span class="toc-text">读写时序</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E7%BB%86%E8%8A%82"><span class="toc-number">2.3.4.</span> <span class="toc-text">设计细节</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%A4%9A%E9%87%8D%E8%AF%BB%E5%86%99%E5%B9%B2%E6%89%B0"><span class="toc-number">2.3.4.1.</span> <span class="toc-text">多重读写干扰</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8F%96%E5%80%BC%E5%8F%96%E5%80%BC%E5%B9%B2%E6%89%B0"><span class="toc-number">2.3.4.2.</span> <span class="toc-text">取值取值干扰</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#CPU%E8%BF%90%E8%A1%8C%E9%80%BB%E8%BE%91"><span class="toc-number">2.3.4.3.</span> <span class="toc-text">CPU运行逻辑</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%8F%96%E6%8C%87%E6%9C%AA%E5%AE%8C%E6%88%90"><span class="toc-number">2.3.4.3.1.</span> <span class="toc-text">取指未完成</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%8F%96%E5%80%BC%E6%9C%AA%E5%AE%8C%E6%88%90"><span class="toc-number">2.3.4.3.2.</span> <span class="toc-text">取值未完成</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%B7%B3%E8%BD%AC%E5%A4%84%E7%90%86"><span class="toc-number">2.3.4.4.</span> <span class="toc-text">跳转处理</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%BC%82%E5%B8%B8%E4%B8%AD%E6%96%AD%E5%A4%84%E7%90%86"><span class="toc-number">2.3.4.5.</span> <span class="toc-text">异常中断处理</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%8F%96%E6%8C%87%E6%9C%AA%E5%AE%8C%E6%88%90-1"><span class="toc-number">2.3.4.5.1.</span> <span class="toc-text">取指未完成</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%8F%96%E5%80%BC%E6%9C%AA%E5%AE%8C%E6%88%90-1"><span class="toc-number">2.3.4.5.2.</span> <span class="toc-text">取值未完成</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Eret%E5%A4%84%E7%90%86"><span class="toc-number">2.3.4.6.</span> <span class="toc-text">Eret处理</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#AXI%E5%9F%BA%E6%9C%AC%E5%8E%9F%E7%90%86"><span class="toc-number">2.3.5.</span> <span class="toc-text">AXI基本原理</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8E%9F%E7%90%86%E8%A7%A3%E9%87%8A"><span class="toc-number">2.3.5.1.</span> <span class="toc-text">原理解释</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7%E5%8F%8A%E8%A7%A3%E9%87%8A"><span class="toc-number">2.3.5.2.</span> <span class="toc-text">信号及解释</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%AF%A6%E7%BB%86%E5%AD%A6%E4%B9%A0"><span class="toc-number">2.3.5.3.</span> <span class="toc-text">详细学习</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BD%AC%E6%8E%A5%E6%A1%A5%E6%90%AD%E5%BB%BA"><span class="toc-number">2.3.6.</span> <span class="toc-text">转接桥搭建</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%9C%80%E5%90%8E"><span class="toc-number">3.</span> <span class="toc-text">最后</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/posts/17528/" title="VirtualBox 系统盘无损扩容"><img src="https://s1.ax1x.com/2023/07/13/pChva5j.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="VirtualBox 系统盘无损扩容"/></a><div class="content"><a class="title" href="/posts/17528/" title="VirtualBox 系统盘无损扩容">VirtualBox 系统盘无损扩容</a><time datetime="2023-07-13T12:44:59.000Z" title="发表于 2023-07-13 20:44:59">2023-07-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/54660/" title="QEMU + GDB + VSCode 图形化调试"><img src="https://s1.ax1x.com/2023/07/13/pChq7Sf.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="QEMU + GDB + VSCode 图形化调试"/></a><div class="content"><a class="title" href="/posts/54660/" title="QEMU + GDB + VSCode 图形化调试">QEMU + GDB + VSCode 图形化调试</a><time datetime="2023-07-13T11:08:16.000Z" title="发表于 2023-07-13 19:08:16">2023-07-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/12235/" title="Rust学习（三）"><img src="https://s1.ax1x.com/2023/07/09/pCgxyEn.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Rust学习（三）"/></a><div class="content"><a class="title" href="/posts/12235/" title="Rust学习（三）">Rust学习（三）</a><time datetime="2023-07-09T07:39:58.000Z" title="发表于 2023-07-09 15:39:58">2023-07-09</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/9138/" title="Rust学习（二）"><img src="https://s1.ax1x.com/2023/06/30/pCBFvpF.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Rust学习（二）"/></a><div class="content"><a class="title" href="/posts/9138/" title="Rust学习（二）">Rust学习（二）</a><time datetime="2023-06-30T10:43:36.000Z" title="发表于 2023-06-30 18:43:36">2023-06-30</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/38177/" title="Rust学习（一）"><img src="https://s1.ax1x.com/2023/06/26/pCUHrnI.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Rust学习（一）"/></a><div class="content"><a class="title" href="/posts/38177/" title="Rust学习（一）">Rust学习（一）</a><time datetime="2023-06-26T09:10:10.000Z" title="发表于 2023-06-26 17:10:10">2023-06-26</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By ForeverYolo</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        insertScript: [200, () => {
          document.querySelectorAll('mjx-container').forEach(node => {
            if (node.hasAttribute('display')) {
              btf.wrap(node, 'div', { class: 'mathjax-overflow' })
            } else {
              btf.wrap(node, 'span', { class: 'mathjax-overflow' })
            }
          });
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script><script>function loadLivere () {
  if (typeof LivereTower === 'object') {
    window.LivereTower.init()
  }
  else {
    (function(d, s) {
        var j, e = d.getElementsByTagName(s)[0];
        if (typeof LivereTower === 'function') { return; }
        j = d.createElement(s);
        j.src = 'https://cdn-city.livere.com/js/embed.dist.js';
        j.async = true;
        e.parentNode.insertBefore(j, e);
    })(document, 'script');
  }
}

if ('Livere' === 'Livere' || !false) {
  if (false) btf.loadComment(document.getElementById('lv-container'), loadLivere)
  else loadLivere()
}
else {
  function loadOtherComment () {
    loadLivere()
  }
}</script></div><script src="/js/jquery.js"></script><script src="/js/foot.js"></script><canvas class="fireworks" mobile="true"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/fireworks.min.js"></script><script defer="defer" id="fluttering_ribbon" mobile="true" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.8" zIndex="-1" count="150" mobile="true" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-show-text.min.js" data-mobile="true" data-text="青青子衿，悠悠我心。,纵我不往，子宁不嗣音？,青青子佩，悠悠我思。,纵我不往，子宁不来？,挑兮达兮，在城阙兮。,一日不见，如三月兮。,野有蔓草，零露漙兮。,有美一人，清扬婉兮。,邂逅相遇，适我愿兮。,野有蔓草，零露瀼瀼。,有美一人，婉如清扬。,邂逅相遇，与子偕臧。,没啦！别点啦!要循环啦!" data-fontsize="20px" data-random="false" async="async"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>