{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@128:138@HdlStmAssign", "wire ilas_monitor_reset;\nwire buffer_ready_n_s;\nreg  [DPW_LOG2:0] jj;\nreg  align_found;\n\nassign status_ifs_ready = ifs_ready;\nassign status_frame_align = frame_align;\n\ngenvar i;\ngenerate\n\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@129:139", "wire buffer_ready_n_s;\nreg  [DPW_LOG2:0] jj;\nreg  align_found;\n\nassign status_ifs_ready = ifs_ready;\nassign status_frame_align = frame_align;\n\ngenvar i;\ngenerate\n\nfor (i = 0; i < DATA_PATH_WIDTH; i = i + 1) begin: gen_char\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@125:135", "reg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\nreg  [DPW_LOG2:0] jj;\nreg  align_found;\n\nassign status_ifs_ready = ifs_ready;\nassign status_frame_align = frame_align;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@126:136", "\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\nreg  [DPW_LOG2:0] jj;\nreg  align_found;\n\nassign status_ifs_ready = ifs_ready;\nassign status_frame_align = frame_align;\n\ngenvar i;\n"]], "Diff Content": {"Delete": [[133, "assign status_ifs_ready = ifs_ready;\n"]], "Add": []}}