

================================================================
== Vitis HLS Report for 'rx_app_stream_if'
================================================================
* Date:           Tue Jul 19 06:14:49 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.965 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     296|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|     154|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     154|     364|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_220_p2               |         +|   0|  0|  25|          18|          18|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_134                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_193                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_216                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op42_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_251_nbreadreq_fu_92_p3      |       and|   0|  0|  65|           1|           0|
    |tmp_i_nbreadreq_fu_78_p3          |       and|   0|  0|  65|           1|           0|
    |icmp_ln874_fu_146_p2              |      icmp|   0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln174_fu_236_p2                |        or|   0|  0|  96|          96|          65|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 296|         148|         101|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   9|          2|    1|          2|
    |m_axis_rx_data_rsp_metadata_V_TDATA_blk_n  |   9|          2|    1|          2|
    |rxApp2rxSar_upd_req_blk_n                  |   9|          2|    1|          2|
    |rxApp2rxSar_upd_req_din                    |  14|          3|   96|        288|
    |rxBufferReadCmd_blk_n                      |   9|          2|    1|          2|
    |rxSar2rxApp_upd_rsp_blk_n                  |   9|          2|    1|          2|
    |s_axis_rx_data_req_V_TDATA_blk_n           |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  68|         15|  102|        300|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |icmp_ln874_reg_256                          |   1|   0|    1|          0|
    |rasi_fsmState_V                             |   1|   0|    1|          0|
    |rasi_fsmState_V_load_reg_243                |   1|   0|    1|          0|
    |rasi_fsmState_V_load_reg_243_pp0_iter1_reg  |   1|   0|    1|          0|
    |rasi_readLength_V                           |  16|   0|   16|          0|
    |tmp_appd_V_reg_274                          |  18|   0|   18|          0|
    |tmp_i_251_reg_260                           |   1|   0|    1|          0|
    |tmp_i_251_reg_260_pp0_iter1_reg             |   1|   0|    1|          0|
    |tmp_i_reg_247                               |   1|   0|    1|          0|
    |tmp_reg_279                                 |  31|   0|   31|          0|
    |tmp_s_reg_284                               |  14|   0|   14|          0|
    |trunc_ln145_7_reg_269                       |  16|   0|   16|          0|
    |trunc_ln145_8_reg_251                       |  16|   0|   16|          0|
    |trunc_ln145_reg_264                         |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 154|   0|  154|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|               rx_app_stream_if|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|               rx_app_stream_if|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|               rx_app_stream_if|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|               rx_app_stream_if|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|               rx_app_stream_if|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|               rx_app_stream_if|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|               rx_app_stream_if|  return value|
|s_axis_rx_data_req_V_TVALID           |   in|    1|        axis|           s_axis_rx_data_req_V|       pointer|
|s_axis_rx_data_req_V_TDATA            |   in|   32|        axis|           s_axis_rx_data_req_V|       pointer|
|s_axis_rx_data_req_V_TREADY           |  out|    1|        axis|           s_axis_rx_data_req_V|       pointer|
|rxSar2rxApp_upd_rsp_dout              |   in|   96|     ap_fifo|            rxSar2rxApp_upd_rsp|       pointer|
|rxSar2rxApp_upd_rsp_empty_n           |   in|    1|     ap_fifo|            rxSar2rxApp_upd_rsp|       pointer|
|rxSar2rxApp_upd_rsp_read              |  out|    1|     ap_fifo|            rxSar2rxApp_upd_rsp|       pointer|
|rxApp2rxSar_upd_req_din               |  out|   96|     ap_fifo|            rxApp2rxSar_upd_req|       pointer|
|rxApp2rxSar_upd_req_full_n            |   in|    1|     ap_fifo|            rxApp2rxSar_upd_req|       pointer|
|rxApp2rxSar_upd_req_write             |  out|    1|     ap_fifo|            rxApp2rxSar_upd_req|       pointer|
|m_axis_rx_data_rsp_metadata_V_TREADY  |   in|    1|        axis|  m_axis_rx_data_rsp_metadata_V|       pointer|
|m_axis_rx_data_rsp_metadata_V_TDATA   |  out|   16|        axis|  m_axis_rx_data_rsp_metadata_V|       pointer|
|m_axis_rx_data_rsp_metadata_V_TVALID  |  out|    1|        axis|  m_axis_rx_data_rsp_metadata_V|       pointer|
|rxBufferReadCmd_din                   |  out|    1|     ap_fifo|                rxBufferReadCmd|       pointer|
|rxBufferReadCmd_full_n                |   in|    1|     ap_fifo|                rxBufferReadCmd|       pointer|
|rxBufferReadCmd_write                 |  out|    1|     ap_fifo|                rxBufferReadCmd|       pointer|
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxBufferReadCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxBufferReadCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxBufferReadCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxBufferReadCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_rx_data_rsp_metadata_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_rx_data_req_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_app_stream_if/rx_app_stream_if.cpp:44]   --->   Operation 18 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rasi_fsmState_V_load = load i1 %rasi_fsmState_V"   --->   Operation 19 'load' 'rasi_fsmState_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %rasi_fsmState_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_app_stream_if/rx_app_stream_if.cpp:60]   --->   Operation 20 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_rx_data_req_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'nbreadreq' 'tmp_i' <Predicate = (!rasi_fsmState_V_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %tmp_i, void %rx_app_stream_if.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_app_stream_if/rx_app_stream_if.cpp:63]   --->   Operation 22 'br' 'br_ln63' <Predicate = (!rasi_fsmState_V_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%s_axis_rx_data_req_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_rx_data_req_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 's_axis_rx_data_req_V_read' <Predicate = (!rasi_fsmState_V_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = trunc i32 %s_axis_rx_data_req_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'trunc' 'trunc_ln145_8' <Predicate = (!rasi_fsmState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_length_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_axis_rx_data_req_V_read, i32 16, i32 31" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'tmp_length_V' <Predicate = (!rasi_fsmState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%icmp_ln874 = icmp_eq  i16 %tmp_length_V, i16 0"   --->   Operation 26 'icmp' 'icmp_ln874' <Predicate = (!rasi_fsmState_V_load & tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln874, void, void %rx_app_stream_if.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_app_stream_if/rx_app_stream_if.cpp:67]   --->   Operation 27 'br' 'br_ln67' <Predicate = (!rasi_fsmState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln71 = store i16 %tmp_length_V, i16 %rasi_readLength_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_app_stream_if/rx_app_stream_if.cpp:71]   --->   Operation 28 'store' 'store_ln71' <Predicate = (!rasi_fsmState_V_load & tmp_i & !icmp_ln874)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln72 = store i1 1, i1 %rasi_fsmState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_app_stream_if/rx_app_stream_if.cpp:72]   --->   Operation 29 'store' 'store_ln72' <Predicate = (!rasi_fsmState_V_load & tmp_i & !icmp_ln874)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_i_251 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %rxSar2rxApp_upd_rsp, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 30 'nbreadreq' 'tmp_i_251' <Predicate = (rasi_fsmState_V_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_i_251, void %rx_app_stream_if.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_app_stream_if/rx_app_stream_if.cpp:77]   --->   Operation 31 'br' 'br_ln77' <Predicate = (rasi_fsmState_V_load)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.16ns)   --->   "%rxSar2rxApp_upd_rsp_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %rxSar2rxApp_upd_rsp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'rxSar2rxApp_upd_rsp_read' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i96 %rxSar2rxApp_upd_rsp_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'trunc' 'trunc_ln145' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = trunc i96 %rxSar2rxApp_upd_rsp_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'trunc' 'trunc_ln145_7' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_appd_V = partselect i18 @_ssdm_op_PartSelect.i18.i96.i32.i32, i96 %rxSar2rxApp_upd_rsp_read, i32 32, i32 49" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'partselect' 'tmp_appd_V' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i96.i32.i32, i96 %rxSar2rxApp_upd_rsp_read, i32 65, i32 95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'partselect' 'tmp' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i96.i32.i32, i96 %rxSar2rxApp_upd_rsp_read, i32 50, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'partselect' 'tmp_s' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln91 = store i1 0, i1 %rasi_fsmState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_app_stream_if/rx_app_stream_if.cpp:91]   --->   Operation 38 'store' 'store_ln91' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.96>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i16 %trunc_ln145_8" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'zext' 'zext_ln174' <Predicate = (!rasi_fsmState_V_load & tmp_i & !icmp_ln874)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %rxApp2rxSar_upd_req, i96 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'write' 'write_ln174' <Predicate = (!rasi_fsmState_V_load & tmp_i & !icmp_ln874)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln73 = br void %rx_app_stream_if.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_app_stream_if/rx_app_stream_if.cpp:73]   --->   Operation 41 'br' 'br_ln73' <Predicate = (!rasi_fsmState_V_load & tmp_i & !icmp_ln874)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_rx_data_rsp_metadata_V, i16 %trunc_ln145_7" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'write' 'write_ln174' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %rxBufferReadCmd, i1 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%rasi_readLength_V_load = load i16 %rasi_readLength_V"   --->   Operation 44 'load' 'rasi_readLength_V_load' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i16 %rasi_readLength_V_load"   --->   Operation 45 'zext' 'zext_ln208' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.79ns)   --->   "%add_ln208 = add i18 %tmp_appd_V, i18 %zext_ln208"   --->   Operation 46 'add' 'add_ln208' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i31.i1.i14.i18.i32, i31 %tmp, i1 0, i14 %tmp_s, i18 %add_ln208, i32 %trunc_ln145" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'bitconcatenate' 'or_ln' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln174 = or i96 %or_ln, i96 18446744073709551616" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'or' 'or_ln174' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %rxApp2rxSar_upd_req, i96 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_rx_data_rsp_metadata_V, i16 %trunc_ln145_7" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'write' 'write_ln174' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln92 = br void %rx_app_stream_if.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_app_stream_if/rx_app_stream_if.cpp:92]   --->   Operation 51 'br' 'br_ln92' <Predicate = (rasi_fsmState_V_load & tmp_i_251)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_rx_data_req_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_data_rsp_metadata_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rasi_fsmState_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxApp2rxSar_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rasi_readLength_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxSar2rxApp_upd_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxBufferReadCmd]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specpipeline_ln44         (specpipeline  ) [ 0000]
rasi_fsmState_V_load      (load          ) [ 0111]
br_ln60                   (br            ) [ 0000]
tmp_i                     (nbreadreq     ) [ 0110]
br_ln63                   (br            ) [ 0000]
s_axis_rx_data_req_V_read (read          ) [ 0000]
trunc_ln145_8             (trunc         ) [ 0110]
tmp_length_V              (partselect    ) [ 0000]
icmp_ln874                (icmp          ) [ 0110]
br_ln67                   (br            ) [ 0000]
store_ln71                (store         ) [ 0000]
store_ln72                (store         ) [ 0000]
tmp_i_251                 (nbreadreq     ) [ 0111]
br_ln77                   (br            ) [ 0000]
rxSar2rxApp_upd_rsp_read  (read          ) [ 0000]
trunc_ln145               (trunc         ) [ 0110]
trunc_ln145_7             (trunc         ) [ 0111]
tmp_appd_V                (partselect    ) [ 0110]
tmp                       (partselect    ) [ 0110]
tmp_s                     (partselect    ) [ 0110]
store_ln91                (store         ) [ 0000]
zext_ln174                (zext          ) [ 0000]
write_ln174               (write         ) [ 0000]
br_ln73                   (br            ) [ 0000]
write_ln174               (write         ) [ 0000]
rasi_readLength_V_load    (load          ) [ 0000]
zext_ln208                (zext          ) [ 0000]
add_ln208                 (add           ) [ 0000]
or_ln                     (bitconcatenate) [ 0000]
or_ln174                  (or            ) [ 0000]
write_ln174               (write         ) [ 0000]
write_ln174               (write         ) [ 0000]
br_ln92                   (br            ) [ 0000]
ret_ln0                   (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_rx_data_req_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_data_req_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_rx_data_rsp_metadata_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_rsp_metadata_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rasi_fsmState_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasi_fsmState_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rxApp2rxSar_upd_req">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxApp2rxSar_upd_req"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rasi_readLength_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasi_readLength_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rxSar2rxApp_upd_rsp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxSar2rxApp_upd_rsp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rxBufferReadCmd">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxBufferReadCmd"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i31.i1.i14.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_i_nbreadreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="s_axis_rx_data_req_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_rx_data_req_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_i_251_nbreadreq_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="96" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_251/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rxSar2rxApp_upd_rsp_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="96" slack="0"/>
<pin id="102" dir="0" index="1" bw="96" slack="0"/>
<pin id="103" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxSar2rxApp_upd_rsp_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="96" slack="0"/>
<pin id="109" dir="0" index="2" bw="96" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="0" index="2" bw="16" slack="1"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln174_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="rasi_fsmState_V_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rasi_fsmState_V_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln145_8_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_8/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_length_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="0" index="3" bw="6" slack="0"/>
<pin id="141" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln874_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln71_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln72_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln145_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="96" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln145_7_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="96" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_7/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_appd_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="18" slack="0"/>
<pin id="174" dir="0" index="1" bw="96" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="0" index="3" bw="7" slack="0"/>
<pin id="177" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_appd_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="0" index="1" bw="96" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="0" index="3" bw="8" slack="0"/>
<pin id="187" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="0" index="1" bw="96" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="0" index="3" bw="7" slack="0"/>
<pin id="197" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln91_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln174_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="rasi_readLength_V_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rasi_readLength_V_load/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln208_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln208_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="18" slack="1"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="or_ln_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="96" slack="0"/>
<pin id="227" dir="0" index="1" bw="31" slack="1"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="0" index="3" bw="14" slack="1"/>
<pin id="230" dir="0" index="4" bw="18" slack="0"/>
<pin id="231" dir="0" index="5" bw="32" slack="1"/>
<pin id="232" dir="1" index="6" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln174_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="96" slack="0"/>
<pin id="238" dir="0" index="1" bw="96" slack="0"/>
<pin id="239" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="rasi_fsmState_V_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rasi_fsmState_V_load "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="251" class="1005" name="trunc_ln145_8_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="1"/>
<pin id="253" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_8 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln874_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln874 "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_i_251_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_251 "/>
</bind>
</comp>

<comp id="264" class="1005" name="trunc_ln145_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="269" class="1005" name="trunc_ln145_7_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="1"/>
<pin id="271" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_7 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_appd_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="18" slack="1"/>
<pin id="276" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_appd_V "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="1"/>
<pin id="281" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_s_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="1"/>
<pin id="286" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="70" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="72" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="86" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="86" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="136" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="136" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="100" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="100" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="100" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="100" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="100" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="62" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="233"><net_src comp="74" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="235"><net_src comp="220" pin="2"/><net_sink comp="225" pin=4"/></net>

<net id="240"><net_src comp="225" pin="6"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="76" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="246"><net_src comp="128" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="78" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="132" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="259"><net_src comp="146" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="92" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="164" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="225" pin=5"/></net>

<net id="272"><net_src comp="168" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="277"><net_src comp="172" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="282"><net_src comp="182" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="287"><net_src comp="192" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="225" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_rx_data_req_V | {}
	Port: m_axis_rx_data_rsp_metadata_V | {3 }
	Port: rasi_fsmState_V | {1 }
	Port: rxApp2rxSar_upd_req | {2 }
	Port: rasi_readLength_V | {1 }
	Port: rxSar2rxApp_upd_rsp | {}
	Port: rxBufferReadCmd | {2 }
 - Input state : 
	Port: rx_app_stream_if : s_axis_rx_data_req_V | {1 }
	Port: rx_app_stream_if : m_axis_rx_data_rsp_metadata_V | {}
	Port: rx_app_stream_if : rasi_fsmState_V | {1 }
	Port: rx_app_stream_if : rxApp2rxSar_upd_req | {}
	Port: rx_app_stream_if : rasi_readLength_V | {2 }
	Port: rx_app_stream_if : rxSar2rxApp_upd_rsp | {1 }
	Port: rx_app_stream_if : rxBufferReadCmd | {}
  - Chain level:
	State 1
		br_ln60 : 1
		icmp_ln874 : 1
		br_ln67 : 2
		store_ln71 : 1
	State 2
		write_ln174 : 1
		zext_ln208 : 1
		add_ln208 : 2
		or_ln : 3
		or_ln174 : 4
		write_ln174 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |           add_ln208_fu_220           |    0    |    25   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln874_fu_146          |    0    |    13   |
|----------|--------------------------------------|---------|---------|
| nbreadreq|         tmp_i_nbreadreq_fu_78        |    0    |    0    |
|          |       tmp_i_251_nbreadreq_fu_92      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   read   | s_axis_rx_data_req_V_read_read_fu_86 |    0    |    0    |
|          | rxSar2rxApp_upd_rsp_read_read_fu_100 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |           grp_write_fu_106           |    0    |    0    |
|   write  |           grp_write_fu_113           |    0    |    0    |
|          |       write_ln174_write_fu_120       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |         trunc_ln145_8_fu_132         |    0    |    0    |
|   trunc  |          trunc_ln145_fu_164          |    0    |    0    |
|          |         trunc_ln145_7_fu_168         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |          tmp_length_V_fu_136         |    0    |    0    |
|partselect|           tmp_appd_V_fu_172          |    0    |    0    |
|          |              tmp_fu_182              |    0    |    0    |
|          |             tmp_s_fu_192             |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |           zext_ln174_fu_208          |    0    |    0    |
|          |           zext_ln208_fu_216          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|             or_ln_fu_225             |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|    or    |            or_ln174_fu_236           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    38   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     icmp_ln874_reg_256     |    1   |
|rasi_fsmState_V_load_reg_243|    1   |
|     tmp_appd_V_reg_274     |   18   |
|      tmp_i_251_reg_260     |    1   |
|        tmp_i_reg_247       |    1   |
|         tmp_reg_279        |   31   |
|        tmp_s_reg_284       |   14   |
|    trunc_ln145_7_reg_269   |   16   |
|    trunc_ln145_8_reg_251   |   16   |
|     trunc_ln145_reg_264    |   32   |
+----------------------------+--------+
|            Total           |   131  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_106 |  p2  |   2  |  96  |   192  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   192  ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   131  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   131  |   47   |
+-----------+--------+--------+--------+
