// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2_ram) {
        ram[0] = "0b00111110100000111000110001011000";
        ram[1] = "0b10111111000101010111111111101010";
        ram[2] = "0b00111101111011000010101011000110";
        ram[3] = "0b10111110001101111010001011100001";
        ram[4] = "0b00111110100011101001100010000001";
        ram[5] = "0b00111111001100011111100110101010";
        ram[6] = "0b01000000000001110111101011100011";
        ram[7] = "0b00111111101100000100001011100100";
        ram[8] = "0b10111110010111111011100011101111";
        ram[9] = "0b10111100001110010111110101110010";
        ram[10] = "0b00111110110010101100101111101110";
        ram[11] = "0b00111110110001001100010111100101";
        ram[12] = "0b00111111110011010111111001000011";
        ram[13] = "0b00111111011001110010001000101001";
        ram[14] = "0b00111101101101011001011110000111";
        ram[15] = "0b10111101101101000000000110011000";
        ram[16] = "0b10111110111110010011000001100010";
        ram[17] = "0b00111101011010110010001010001000";
        ram[18] = "0b00111100000011001110101101011111";
        ram[19] = "0b10111111100000010100000111011001";
        ram[20] = "0b00111111110000110010111111101110";
        ram[21] = "0b00111111000100010001101100100111";
        ram[22] = "0b00111111000101001111100111000010";
        ram[23] = "0b00111101100110001011111000111001";
        ram[24] = "0b10111100100100000100000010000001";
        ram[25] = "0b10111101111101001101111111001100";
        ram[26] = "0b00111110101111101011100111110000";
        ram[27] = "0b00111111000010001100100110100010";
        ram[28] = "0b10111101011110100010100001101101";
        ram[29] = "0b10111111001101010101100111001010";
        ram[30] = "0b00111110100011100101101100111111";
        ram[31] = "0b00111110000101100001111011001010";
        ram[32] = "0b00111101100110000101011001011100";
        ram[33] = "0b00111110001010001001100110110000";
        ram[34] = "0b00111111000001100100010011100100";
        ram[35] = "0b10111101110111100001010011111000";
        ram[36] = "0b00111110011111001100101000110011";
        ram[37] = "0b00111111001111010000111111011100";
        ram[38] = "0b00111111000010110110111110110110";
        ram[39] = "0b00111111000011101010000100010101";
        ram[40] = "0b00111111011011010011110000111001";
        ram[41] = "0b00111110100010010101110111010101";
        ram[42] = "0b10111110110001110101100111101111";
        ram[43] = "0b00111111000011111000101101101110";
        ram[44] = "0b00111110001000000011010100000101";
        ram[45] = "0b00111110110110100010100011110100";
        ram[46] = "0b00111110101101101011001010100101";
        ram[47] = "0b00111110100101010011000001010100";
        ram[48] = "0b00111101101010111000100110110111";
        ram[49] = "0b00111101100001011000100110001111";
        ram[50] = "0b10111110010011011101011011110001";
        ram[51] = "0b10111101100100110010110011000110";
        ram[52] = "0b00111110110111011011101011011000";
        ram[53] = "0b00111111000001110111110101101011";
        ram[54] = "0b10111110010100100111010101010001";
        ram[55] = "0b00111110100010100100011100101001";
        ram[56] = "0b00111101011000011001011111011011";
        ram[57] = "0b10111110111111011010111000101111";
        ram[58] = "0b00111110000111110100011101011000";
        ram[59] = "0b10111111011000101111110000001111";
        ram[60] = "0b10111111010011001100101111101111";
        ram[61] = "0b00111110101010000100010101101001";
        ram[62] = "0b10111110101111001011011011001100";
        ram[63] = "0b00111110011111010000101101101001";
        ram[64] = "0b00111110100010101101110101111111";
        ram[65] = "0b00111110100010100110011101000101";
        ram[66] = "0b00111110101000011111100101111111";
        ram[67] = "0b00111111000110000000011101000110";
        ram[68] = "0b00111111001000110011001011101110";
        ram[69] = "0b00111110001100001000011011010000";
        ram[70] = "0b10111111010110110010011000110010";
        ram[71] = "0b10111111010000000010101011110100";
        ram[72] = "0b10111110110011100111010100010000";
        ram[73] = "0b10111110110111010100100000010100";
        ram[74] = "0b10111110010010000110110011101100";
        ram[75] = "0b10111111000001101011101101111011";
        ram[76] = "0b10111110000111010001010111000011";
        ram[77] = "0b10111100100011010101000001001010";
        ram[78] = "0b10111110100110111111011010110000";
        ram[79] = "0b10111110101001111100100001010111";
        ram[80] = "0b00111110110001011000000000101111";
        ram[81] = "0b00111111100011110110001000011000";
        ram[82] = "0b00111111000100110101101111001001";
        ram[83] = "0b10111100001010011100011101010100";
        ram[84] = "0b10111101100011011011011100101011";
        ram[85] = "0b10111101000110110001101100100101";
        ram[86] = "0b10111110111001000101111000101100";
        ram[87] = "0b10111111001101001111101110010110";
        ram[88] = "0b10111111101101000011000000010101";
        ram[89] = "0b11000000000110000011010010111011";
        ram[90] = "0b00111111000101001000100110111101";
        ram[91] = "0b10111111001111011101110001010110";
        ram[92] = "0b10111110100101111000011010101011";
        ram[93] = "0b00111110101101000010100000011100";
        ram[94] = "0b00111110100001010110101011101000";
        ram[95] = "0b00111101110000010101000011000100";
        ram[96] = "0b10111110101110101110001110000011";
        ram[97] = "0b10111110110100000110000010010010";
        ram[98] = "0b00111111001001110101100001101000";
        ram[99] = "0b11000000001100101000101111111010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2_ram("nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2() {
    delete meminst;
}


};//endmodule
#endif
