Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:25:10 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 196 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.601        0.000                      0                 1629        0.043        0.000                      0                 1629        3.225        0.000                       0                   666  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.601        0.000                      0                 1629        0.043        0.000                      0                 1629        3.225        0.000                       0                   666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_int_read0_0/out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.741ns (22.366%)  route 2.572ns (77.634%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm0/clk
    SLICE_X25Y33         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=14, routed)          0.629     0.761    fsm0/out_reg_n_0_[0]
    SLICE_X25Y35         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.935 f  fsm0/E_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.099     1.034    fsm1/done_reg_0
    SLICE_X26Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.134 f  fsm1/E_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.244     1.378    fsm0/done_reg_1
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.419 f  fsm0/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.253     1.672    fsm/out_reg[0]_2
    SLICE_X25Y31         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.127     1.799 f  fsm/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.381     2.180    fsm/out_reg[0]_0
    SLICE_X25Y30         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     2.382 r  fsm/out[31]_i_1__3/O
                         net (fo=33, routed)          0.966     3.348    B_int_read0_0/B_int_read0_0_write_en
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.026     7.026    B_int_read0_0/clk
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y1          FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     6.949    B_int_read0_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_int_read0_0/out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.741ns (22.366%)  route 2.572ns (77.634%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm0/clk
    SLICE_X25Y33         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=14, routed)          0.629     0.761    fsm0/out_reg_n_0_[0]
    SLICE_X25Y35         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.935 f  fsm0/E_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.099     1.034    fsm1/done_reg_0
    SLICE_X26Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.134 f  fsm1/E_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.244     1.378    fsm0/done_reg_1
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.419 f  fsm0/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.253     1.672    fsm/out_reg[0]_2
    SLICE_X25Y31         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.127     1.799 f  fsm/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.381     2.180    fsm/out_reg[0]_0
    SLICE_X25Y30         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     2.382 r  fsm/out[31]_i_1__3/O
                         net (fo=33, routed)          0.966     3.348    B_int_read0_0/B_int_read0_0_write_en
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.026     7.026    B_int_read0_0/clk
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[2]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y1          FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042     6.949    B_int_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_int_read0_0/out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.741ns (22.366%)  route 2.572ns (77.634%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm0/clk
    SLICE_X25Y33         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=14, routed)          0.629     0.761    fsm0/out_reg_n_0_[0]
    SLICE_X25Y35         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.935 f  fsm0/E_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.099     1.034    fsm1/done_reg_0
    SLICE_X26Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.134 f  fsm1/E_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.244     1.378    fsm0/done_reg_1
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.419 f  fsm0/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.253     1.672    fsm/out_reg[0]_2
    SLICE_X25Y31         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.127     1.799 f  fsm/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.381     2.180    fsm/out_reg[0]_0
    SLICE_X25Y30         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     2.382 r  fsm/out[31]_i_1__3/O
                         net (fo=33, routed)          0.966     3.348    B_int_read0_0/B_int_read0_0_write_en
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.026     7.026    B_int_read0_0/clk
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y1          FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042     6.949    B_int_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_int_read0_0/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.741ns (22.373%)  route 2.571ns (77.627%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm0/clk
    SLICE_X25Y33         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=14, routed)          0.629     0.761    fsm0/out_reg_n_0_[0]
    SLICE_X25Y35         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.935 f  fsm0/E_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.099     1.034    fsm1/done_reg_0
    SLICE_X26Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.134 f  fsm1/E_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.244     1.378    fsm0/done_reg_1
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.419 f  fsm0/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.253     1.672    fsm/out_reg[0]_2
    SLICE_X25Y31         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.127     1.799 f  fsm/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.381     2.180    fsm/out_reg[0]_0
    SLICE_X25Y30         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     2.382 r  fsm/out[31]_i_1__3/O
                         net (fo=33, routed)          0.965     3.347    B_int_read0_0/B_int_read0_0_write_en
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.026     7.026    B_int_read0_0/clk
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y1          FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     6.948    B_int_read0_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_int_read0_0/out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.741ns (22.373%)  route 2.571ns (77.627%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm0/clk
    SLICE_X25Y33         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=14, routed)          0.629     0.761    fsm0/out_reg_n_0_[0]
    SLICE_X25Y35         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.935 f  fsm0/E_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.099     1.034    fsm1/done_reg_0
    SLICE_X26Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.134 f  fsm1/E_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.244     1.378    fsm0/done_reg_1
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.419 f  fsm0/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.253     1.672    fsm/out_reg[0]_2
    SLICE_X25Y31         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.127     1.799 f  fsm/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.381     2.180    fsm/out_reg[0]_0
    SLICE_X25Y30         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     2.382 r  fsm/out[31]_i_1__3/O
                         net (fo=33, routed)          0.965     3.347    B_int_read0_0/B_int_read0_0_write_en
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.026     7.026    B_int_read0_0/clk
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y1          FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     6.948    B_int_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_int_read0_0/out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.741ns (22.373%)  route 2.571ns (77.627%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm0/clk
    SLICE_X25Y33         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=14, routed)          0.629     0.761    fsm0/out_reg_n_0_[0]
    SLICE_X25Y35         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.935 f  fsm0/E_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.099     1.034    fsm1/done_reg_0
    SLICE_X26Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.134 f  fsm1/E_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.244     1.378    fsm0/done_reg_1
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.419 f  fsm0/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.253     1.672    fsm/out_reg[0]_2
    SLICE_X25Y31         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.127     1.799 f  fsm/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.381     2.180    fsm/out_reg[0]_0
    SLICE_X25Y30         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     2.382 r  fsm/out[31]_i_1__3/O
                         net (fo=33, routed)          0.965     3.347    B_int_read0_0/B_int_read0_0_write_en
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.026     7.026    B_int_read0_0/clk
    SLICE_X20Y1          FDRE                                         r  B_int_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y1          FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     6.948    B_int_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_int_read0_0/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.741ns (22.730%)  route 2.519ns (77.270%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm0/clk
    SLICE_X25Y33         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=14, routed)          0.629     0.761    fsm0/out_reg_n_0_[0]
    SLICE_X25Y35         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.935 f  fsm0/E_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.099     1.034    fsm1/done_reg_0
    SLICE_X26Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.134 f  fsm1/E_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.244     1.378    fsm0/done_reg_1
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.419 f  fsm0/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.253     1.672    fsm/out_reg[0]_2
    SLICE_X25Y31         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.127     1.799 f  fsm/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.381     2.180    fsm/out_reg[0]_0
    SLICE_X25Y30         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     2.382 r  fsm/out[31]_i_1__3/O
                         net (fo=33, routed)          0.913     3.295    B_int_read0_0/B_int_read0_0_write_en
    SLICE_X20Y3          FDRE                                         r  B_int_read0_0/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.026     7.026    B_int_read0_0/clk
    SLICE_X20Y3          FDRE                                         r  B_int_read0_0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y3          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     6.947    B_int_read0_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_int_read0_0/out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.741ns (22.730%)  route 2.519ns (77.270%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm0/clk
    SLICE_X25Y33         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=14, routed)          0.629     0.761    fsm0/out_reg_n_0_[0]
    SLICE_X25Y35         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.935 f  fsm0/E_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.099     1.034    fsm1/done_reg_0
    SLICE_X26Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.134 f  fsm1/E_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.244     1.378    fsm0/done_reg_1
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.419 f  fsm0/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.253     1.672    fsm/out_reg[0]_2
    SLICE_X25Y31         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.127     1.799 f  fsm/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.381     2.180    fsm/out_reg[0]_0
    SLICE_X25Y30         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     2.382 r  fsm/out[31]_i_1__3/O
                         net (fo=33, routed)          0.913     3.295    B_int_read0_0/B_int_read0_0_write_en
    SLICE_X20Y3          FDRE                                         r  B_int_read0_0/out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.026     7.026    B_int_read0_0/clk
    SLICE_X20Y3          FDRE                                         r  B_int_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y3          FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     6.947    B_int_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_int_read0_0/out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.741ns (22.730%)  route 2.519ns (77.270%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm0/clk
    SLICE_X25Y33         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=14, routed)          0.629     0.761    fsm0/out_reg_n_0_[0]
    SLICE_X25Y35         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.935 f  fsm0/E_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.099     1.034    fsm1/done_reg_0
    SLICE_X26Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.134 f  fsm1/E_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.244     1.378    fsm0/done_reg_1
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.419 f  fsm0/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.253     1.672    fsm/out_reg[0]_2
    SLICE_X25Y31         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.127     1.799 f  fsm/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.381     2.180    fsm/out_reg[0]_0
    SLICE_X25Y30         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     2.382 r  fsm/out[31]_i_1__3/O
                         net (fo=33, routed)          0.913     3.295    B_int_read0_0/B_int_read0_0_write_en
    SLICE_X20Y3          FDRE                                         r  B_int_read0_0/out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.026     7.026    B_int_read0_0/clk
    SLICE_X20Y3          FDRE                                         r  B_int_read0_0/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y3          FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     6.948    B_int_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_int_read0_0/out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.741ns (22.730%)  route 2.519ns (77.270%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm0/clk
    SLICE_X25Y33         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=14, routed)          0.629     0.761    fsm0/out_reg_n_0_[0]
    SLICE_X25Y35         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.935 f  fsm0/E_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.099     1.034    fsm1/done_reg_0
    SLICE_X26Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.134 f  fsm1/E_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.244     1.378    fsm0/done_reg_1
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.419 f  fsm0/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.253     1.672    fsm/out_reg[0]_2
    SLICE_X25Y31         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.127     1.799 f  fsm/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.381     2.180    fsm/out_reg[0]_0
    SLICE_X25Y30         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     2.382 r  fsm/out[31]_i_1__3/O
                         net (fo=33, routed)          0.913     3.295    B_int_read0_0/B_int_read0_0_write_en
    SLICE_X20Y3          FDRE                                         r  B_int_read0_0/out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.026     7.026    B_int_read0_0/clk
    SLICE_X20Y3          FDRE                                         r  B_int_read0_0/out_reg[16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y3          FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     6.948    B_int_read0_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                  3.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_2/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    bin_read2_0/clk
    SLICE_X25Y10         FDRE                                         r  bin_read2_0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read2_0/out_reg[23]/Q
                         net (fo=1, routed)           0.057     0.108    v_2/out_reg[23]_1
    SLICE_X25Y9          FDRE                                         r  v_2/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    v_2/clk
    SLICE_X25Y9          FDRE                                         r  v_2/out_reg[23]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y9          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    v_2/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    par_done_reg3/clk
    SLICE_X27Y29         FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_reset1/par_done_reg3_out
    SLICE_X27Y29         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.091 r  par_reset1/out[0]_i_1__30/O
                         net (fo=1, routed)           0.017     0.108    par_done_reg3/out_reg[0]_1
    SLICE_X27Y29         FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    par_done_reg3/clk
    SLICE_X27Y29         FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y29         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    par_done_reg4/clk
    SLICE_X27Y29         FDRE                                         r  par_done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg4/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset1/par_done_reg4_out
    SLICE_X27Y29         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset1/out[0]_i_1__31/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg4/out_reg[0]_0
    SLICE_X27Y29         FDRE                                         r  par_done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    par_done_reg4/clk
    SLICE_X27Y29         FDRE                                         r  par_done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y29         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_2/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.013     0.013    bin_read2_0/clk
    SLICE_X25Y11         FDRE                                         r  bin_read2_0/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read2_0/out_reg[29]/Q
                         net (fo=1, routed)           0.058     0.111    v_2/out_reg[29]_1
    SLICE_X25Y10         FDRE                                         r  v_2/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    v_2/clk
    SLICE_X25Y10         FDRE                                         r  v_2/out_reg[29]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y10         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    v_2/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.054ns (53.465%)  route 0.047ns (46.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    par_reset0/clk
    SLICE_X23Y33         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.030     0.081    fsm2/par_reset0_out
    SLICE_X23Y32         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.096 r  fsm2/out[0]_i_1__1/O
                         net (fo=1, routed)           0.017     0.113    fsm2/fsm2_in[0]
    SLICE_X23Y32         FDRE                                         r  fsm2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.019     0.019    fsm2/clk
    SLICE_X23Y32         FDRE                                         r  fsm2/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y32         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    fsm2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.216%)  route 0.062ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    bin_read1_0/clk
    SLICE_X23Y6          FDRE                                         r  bin_read1_0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read1_0/out_reg[19]/Q
                         net (fo=1, routed)           0.062     0.114    v_1/out_reg[19]_0
    SLICE_X23Y5          FDRE                                         r  v_1/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.019     0.019    v_1/clk
    SLICE_X23Y5          FDRE                                         r  v_1/out_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y5          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_2/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.013     0.013    bin_read2_0/clk
    SLICE_X29Y7          FDRE                                         r  bin_read2_0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read2_0/out_reg[8]/Q
                         net (fo=1, routed)           0.063     0.114    v_2/out_reg[8]_1
    SLICE_X29Y7          FDRE                                         r  v_2/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.019     0.019    v_2/clk
    SLICE_X29Y7          FDRE                                         r  v_2/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y7          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    v_2/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.013     0.013    bin_read0_0/clk
    SLICE_X24Y4          FDRE                                         r  bin_read0_0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read0_0/out_reg[4]/Q
                         net (fo=1, routed)           0.064     0.115    v_0/out_reg[4]_1
    SLICE_X24Y4          FDRE                                         r  v_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.019     0.019    v_0/clk
    SLICE_X24Y4          FDRE                                         r  v_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y4          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    v_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cond_stored7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    cond_stored7/clk
    SLICE_X26Y35         FDRE                                         r  cond_stored7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored7/out_reg[0]/Q
                         net (fo=7, routed)           0.031     0.082    fsm8/cond_stored7_out
    SLICE_X26Y35         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.096 r  fsm8/out[0]_i_1__38/O
                         net (fo=1, routed)           0.017     0.113    cond_stored7/out_reg[0]_0
    SLICE_X26Y35         FDRE                                         r  cond_stored7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    cond_stored7/clk
    SLICE_X26Y35         FDRE                                         r  cond_stored7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y35         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.013     0.013    mult_pipe2/clk
    SLICE_X28Y6          FDRE                                         r  mult_pipe2/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_reg[13]/Q
                         net (fo=1, routed)           0.064     0.115    bin_read2_0/Q[13]
    SLICE_X28Y6          FDRE                                         r  bin_read2_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.019     0.019    bin_read2_0/clk
    SLICE_X28Y6          FDRE                                         r  bin_read2_0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y6          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read2_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y3  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y2  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y4  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y6  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y4  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y6  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X25Y31  A_int_read0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y5   A_int_read0_0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X21Y5   A_int_read0_0/out_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y5   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y31  A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y31  A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y5   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y5   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y4   A_int_read0_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y31  A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y31  A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y5   A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y5   A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y5   A_int_read0_0/out_reg[12]/C



