INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd" into library c_gate_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tile
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tier
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0.vhd" into library c_gate_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd" into library xbip_counter_v3_0_1
INFO: [VRFC 10-307] analyzing entity dsp48_counter
INFO: [VRFC 10-307] analyzing entity fabric_counter
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0.vhd" into library xbip_counter_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd" into library c_counter_binary_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd" into library c_counter_binary_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_2/sim/c_counter_binary_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_1/sim/c_counter_binary_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_multadd_v3_0_8/hdl/xbip_multadd_v3_0_vh_rfs.vhd" into library xbip_multadd_v3_0_8
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity multadd_dsp
INFO: [VRFC 10-307] analyzing entity xbip_multadd_v3_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_multadd_v3_0_8/hdl/xbip_multadd_v3_0.vhd" into library xbip_multadd_v3_0_8
INFO: [VRFC 10-307] analyzing entity xbip_multadd_v3_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/xbip_multadd_1/sim/xbip_multadd_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xbip_multadd_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/xbip_multadd_0/sim/xbip_multadd_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xbip_multadd_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/outputMemoryCore/sim/outputMemoryCore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMemoryCore
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/synchronizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMC2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMC1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/input_memory/sim/input_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/inputMemory2/sim/inputMemory2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMemory2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OutputMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OutputMemory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMCfull.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMCfull
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IMC2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IMC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity converter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/wirteToFile3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullChip
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sim_2/new/ChipSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ChipSimulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd" into library c_gate_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tile
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tier
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0.vhd" into library c_gate_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd" into library xbip_counter_v3_0_1
INFO: [VRFC 10-307] analyzing entity dsp48_counter
INFO: [VRFC 10-307] analyzing entity fabric_counter
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0.vhd" into library xbip_counter_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd" into library c_counter_binary_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd" into library c_counter_binary_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_2/sim/c_counter_binary_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_1/sim/c_counter_binary_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_multadd_v3_0_8/hdl/xbip_multadd_v3_0_vh_rfs.vhd" into library xbip_multadd_v3_0_8
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity multadd_dsp
INFO: [VRFC 10-307] analyzing entity xbip_multadd_v3_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_multadd_v3_0_8/hdl/xbip_multadd_v3_0.vhd" into library xbip_multadd_v3_0_8
INFO: [VRFC 10-307] analyzing entity xbip_multadd_v3_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/xbip_multadd_1/sim/xbip_multadd_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xbip_multadd_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/xbip_multadd_0/sim/xbip_multadd_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xbip_multadd_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/outputMemoryCore/sim/outputMemoryCore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMemoryCore
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/synchronizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMC2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMC1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/input_memory/sim/input_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/inputMemory2/sim/inputMemory2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMemory2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OutputMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OutputMemory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMCfull.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMCfull
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IMC2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IMC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity converter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/wirteToFile3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullChip
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sim_2/new/ChipSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ChipSimulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd" into library c_gate_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tile
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tier
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0.vhd" into library c_gate_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd" into library xbip_counter_v3_0_1
INFO: [VRFC 10-307] analyzing entity dsp48_counter
INFO: [VRFC 10-307] analyzing entity fabric_counter
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0.vhd" into library xbip_counter_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd" into library c_counter_binary_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd" into library c_counter_binary_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_2/sim/c_counter_binary_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_1/sim/c_counter_binary_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_multadd_v3_0_8/hdl/xbip_multadd_v3_0_vh_rfs.vhd" into library xbip_multadd_v3_0_8
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity multadd_dsp
INFO: [VRFC 10-307] analyzing entity xbip_multadd_v3_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_multadd_v3_0_8/hdl/xbip_multadd_v3_0.vhd" into library xbip_multadd_v3_0_8
INFO: [VRFC 10-307] analyzing entity xbip_multadd_v3_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/xbip_multadd_1/sim/xbip_multadd_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xbip_multadd_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/xbip_multadd_0/sim/xbip_multadd_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xbip_multadd_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/outputMemoryCore/sim/outputMemoryCore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMemoryCore
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/synchronizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMC2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMC1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/input_memory/sim/input_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/inputMemory2/sim/inputMemory2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMemory2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OutputMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OutputMemory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMCfull.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMCfull
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IMC2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IMC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity converter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/wirteToFile3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullChip
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sim_2/new/ChipSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ChipSimulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd" into library c_gate_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tile
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tier
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0.vhd" into library c_gate_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd" into library xbip_counter_v3_0_1
INFO: [VRFC 10-307] analyzing entity dsp48_counter
INFO: [VRFC 10-307] analyzing entity fabric_counter
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0.vhd" into library xbip_counter_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd" into library c_counter_binary_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd" into library c_counter_binary_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_2/sim/c_counter_binary_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_1/sim/c_counter_binary_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_multadd_v3_0_8/hdl/xbip_multadd_v3_0_vh_rfs.vhd" into library xbip_multadd_v3_0_8
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity multadd_dsp
INFO: [VRFC 10-307] analyzing entity xbip_multadd_v3_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/xbip_multadd_v3_0_8/hdl/xbip_multadd_v3_0.vhd" into library xbip_multadd_v3_0_8
INFO: [VRFC 10-307] analyzing entity xbip_multadd_v3_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/xbip_multadd_1/sim/xbip_multadd_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xbip_multadd_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/xbip_multadd_0/sim/xbip_multadd_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xbip_multadd_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/outputMemoryCore/sim/outputMemoryCore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMemoryCore
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/synchronizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMC2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMC1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/input_memory/sim/input_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/inputMemory2/sim/inputMemory2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMemory2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OutputMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OutputMemory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMCfull.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OMCfull
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IMC2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IMC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity converter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/writeToFile1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/wirteToFile3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity writeToFile3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullChip
INFO: [VRFC 10-163] Analyzing VHDL file "/home/el3ctrician/PrimaProva/PrimaProva.srcs/sim_2/new/ChipSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ChipSimulation
