Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar  9 14:34:03 2023
| Host         : lagan.ifi.uio.no running 64-bit Red Hat Enterprise Linux release 8.7 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -file self_test_system_timing_summary_routed.rpt -pb self_test_system_timing_summary_routed.pb -rpx self_test_system_timing_summary_routed.rpx -warn_on_violation
| Design       : self_test_system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.828        0.000                      0                  106        0.106        0.000                      0                  106        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                4.828        0.000                      0                  106        0.106        0.000                      0                  106        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        4.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 SELF_UNIT/s_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.428ns (46.525%)  route 2.791ns (53.475%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.832     5.594    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  SELF_UNIT/s_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  SELF_UNIT/s_count_reg[16]/Q
                         net (fo=2, routed)           0.958     7.070    SELF_UNIT/s_count_reg[16]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.194 r  SELF_UNIT/data_out[8]_i_8/O
                         net (fo=1, routed)           0.575     7.769    SELF_UNIT/data_out[8]_i_8_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  SELF_UNIT/data_out[8]_i_4/O
                         net (fo=15, routed)          1.258     9.151    SELF_UNIT/data_out[8]_i_4_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  SELF_UNIT/s_count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.275    SELF_UNIT/s_count[0]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.788 r  SELF_UNIT/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    SELF_UNIT/s_count_reg[0]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  SELF_UNIT/s_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    SELF_UNIT/s_count_reg[4]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  SELF_UNIT/s_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    SELF_UNIT/s_count_reg[8]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  SELF_UNIT/s_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    SELF_UNIT/s_count_reg[12]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  SELF_UNIT/s_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    SELF_UNIT/s_count_reg[16]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  SELF_UNIT/s_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    SELF_UNIT/s_count_reg[20]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  SELF_UNIT/s_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    SELF_UNIT/s_count_reg[24]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  SELF_UNIT/s_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.813    SELF_UNIT/s_count_reg[28]_i_1_n_6
    SLICE_X4Y12          FDCE                                         r  SELF_UNIT/s_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.651    15.134    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  SELF_UNIT/s_count_reg[29]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.109    15.641    SELF_UNIT/s_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.641    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 SELF_UNIT/s_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 2.420ns (46.443%)  route 2.791ns (53.557%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.832     5.594    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  SELF_UNIT/s_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  SELF_UNIT/s_count_reg[16]/Q
                         net (fo=2, routed)           0.958     7.070    SELF_UNIT/s_count_reg[16]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.194 r  SELF_UNIT/data_out[8]_i_8/O
                         net (fo=1, routed)           0.575     7.769    SELF_UNIT/data_out[8]_i_8_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  SELF_UNIT/data_out[8]_i_4/O
                         net (fo=15, routed)          1.258     9.151    SELF_UNIT/data_out[8]_i_4_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  SELF_UNIT/s_count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.275    SELF_UNIT/s_count[0]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.788 r  SELF_UNIT/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    SELF_UNIT/s_count_reg[0]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  SELF_UNIT/s_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    SELF_UNIT/s_count_reg[4]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  SELF_UNIT/s_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    SELF_UNIT/s_count_reg[8]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  SELF_UNIT/s_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    SELF_UNIT/s_count_reg[12]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  SELF_UNIT/s_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    SELF_UNIT/s_count_reg[16]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  SELF_UNIT/s_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    SELF_UNIT/s_count_reg[20]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  SELF_UNIT/s_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    SELF_UNIT/s_count_reg[24]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.805 r  SELF_UNIT/s_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.805    SELF_UNIT/s_count_reg[28]_i_1_n_4
    SLICE_X4Y12          FDCE                                         r  SELF_UNIT/s_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.651    15.134    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  SELF_UNIT/s_count_reg[31]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.109    15.641    SELF_UNIT/s_count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.641    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 SELF_UNIT/s_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 2.344ns (45.650%)  route 2.791ns (54.350%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.832     5.594    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  SELF_UNIT/s_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  SELF_UNIT/s_count_reg[16]/Q
                         net (fo=2, routed)           0.958     7.070    SELF_UNIT/s_count_reg[16]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.194 r  SELF_UNIT/data_out[8]_i_8/O
                         net (fo=1, routed)           0.575     7.769    SELF_UNIT/data_out[8]_i_8_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  SELF_UNIT/data_out[8]_i_4/O
                         net (fo=15, routed)          1.258     9.151    SELF_UNIT/data_out[8]_i_4_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  SELF_UNIT/s_count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.275    SELF_UNIT/s_count[0]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.788 r  SELF_UNIT/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    SELF_UNIT/s_count_reg[0]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  SELF_UNIT/s_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    SELF_UNIT/s_count_reg[4]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  SELF_UNIT/s_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    SELF_UNIT/s_count_reg[8]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  SELF_UNIT/s_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    SELF_UNIT/s_count_reg[12]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  SELF_UNIT/s_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    SELF_UNIT/s_count_reg[16]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  SELF_UNIT/s_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    SELF_UNIT/s_count_reg[20]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  SELF_UNIT/s_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    SELF_UNIT/s_count_reg[24]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.729 r  SELF_UNIT/s_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.729    SELF_UNIT/s_count_reg[28]_i_1_n_5
    SLICE_X4Y12          FDCE                                         r  SELF_UNIT/s_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.651    15.134    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  SELF_UNIT/s_count_reg[30]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.109    15.641    SELF_UNIT/s_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.641    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 SELF_UNIT/s_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 2.324ns (45.437%)  route 2.791ns (54.563%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.832     5.594    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  SELF_UNIT/s_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  SELF_UNIT/s_count_reg[16]/Q
                         net (fo=2, routed)           0.958     7.070    SELF_UNIT/s_count_reg[16]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.194 r  SELF_UNIT/data_out[8]_i_8/O
                         net (fo=1, routed)           0.575     7.769    SELF_UNIT/data_out[8]_i_8_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  SELF_UNIT/data_out[8]_i_4/O
                         net (fo=15, routed)          1.258     9.151    SELF_UNIT/data_out[8]_i_4_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  SELF_UNIT/s_count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.275    SELF_UNIT/s_count[0]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.788 r  SELF_UNIT/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    SELF_UNIT/s_count_reg[0]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  SELF_UNIT/s_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    SELF_UNIT/s_count_reg[4]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  SELF_UNIT/s_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    SELF_UNIT/s_count_reg[8]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  SELF_UNIT/s_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    SELF_UNIT/s_count_reg[12]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  SELF_UNIT/s_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    SELF_UNIT/s_count_reg[16]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  SELF_UNIT/s_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    SELF_UNIT/s_count_reg[20]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  SELF_UNIT/s_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    SELF_UNIT/s_count_reg[24]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.709 r  SELF_UNIT/s_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.709    SELF_UNIT/s_count_reg[28]_i_1_n_7
    SLICE_X4Y12          FDCE                                         r  SELF_UNIT/s_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.651    15.134    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  SELF_UNIT/s_count_reg[28]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.109    15.641    SELF_UNIT/s_count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.641    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 SELF_UNIT/s_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 2.311ns (45.298%)  route 2.791ns (54.702%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.832     5.594    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  SELF_UNIT/s_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  SELF_UNIT/s_count_reg[16]/Q
                         net (fo=2, routed)           0.958     7.070    SELF_UNIT/s_count_reg[16]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.194 r  SELF_UNIT/data_out[8]_i_8/O
                         net (fo=1, routed)           0.575     7.769    SELF_UNIT/data_out[8]_i_8_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  SELF_UNIT/data_out[8]_i_4/O
                         net (fo=15, routed)          1.258     9.151    SELF_UNIT/data_out[8]_i_4_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  SELF_UNIT/s_count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.275    SELF_UNIT/s_count[0]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.788 r  SELF_UNIT/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    SELF_UNIT/s_count_reg[0]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  SELF_UNIT/s_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    SELF_UNIT/s_count_reg[4]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  SELF_UNIT/s_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    SELF_UNIT/s_count_reg[8]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  SELF_UNIT/s_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    SELF_UNIT/s_count_reg[12]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  SELF_UNIT/s_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    SELF_UNIT/s_count_reg[16]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  SELF_UNIT/s_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    SELF_UNIT/s_count_reg[20]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.696 r  SELF_UNIT/s_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.696    SELF_UNIT/s_count_reg[24]_i_1_n_6
    SLICE_X4Y11          FDCE                                         r  SELF_UNIT/s_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.652    15.135    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  SELF_UNIT/s_count_reg[25]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.109    15.642    SELF_UNIT/s_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.642    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 SELF_UNIT/s_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 2.303ns (45.212%)  route 2.791ns (54.788%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.832     5.594    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  SELF_UNIT/s_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  SELF_UNIT/s_count_reg[16]/Q
                         net (fo=2, routed)           0.958     7.070    SELF_UNIT/s_count_reg[16]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.194 r  SELF_UNIT/data_out[8]_i_8/O
                         net (fo=1, routed)           0.575     7.769    SELF_UNIT/data_out[8]_i_8_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  SELF_UNIT/data_out[8]_i_4/O
                         net (fo=15, routed)          1.258     9.151    SELF_UNIT/data_out[8]_i_4_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  SELF_UNIT/s_count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.275    SELF_UNIT/s_count[0]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.788 r  SELF_UNIT/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    SELF_UNIT/s_count_reg[0]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  SELF_UNIT/s_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    SELF_UNIT/s_count_reg[4]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  SELF_UNIT/s_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    SELF_UNIT/s_count_reg[8]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  SELF_UNIT/s_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    SELF_UNIT/s_count_reg[12]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  SELF_UNIT/s_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    SELF_UNIT/s_count_reg[16]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  SELF_UNIT/s_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    SELF_UNIT/s_count_reg[20]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.688 r  SELF_UNIT/s_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.688    SELF_UNIT/s_count_reg[24]_i_1_n_4
    SLICE_X4Y11          FDCE                                         r  SELF_UNIT/s_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.652    15.135    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  SELF_UNIT/s_count_reg[27]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.109    15.642    SELF_UNIT/s_count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.642    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 SELF_UNIT/s_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 2.227ns (44.383%)  route 2.791ns (55.617%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.832     5.594    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  SELF_UNIT/s_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  SELF_UNIT/s_count_reg[16]/Q
                         net (fo=2, routed)           0.958     7.070    SELF_UNIT/s_count_reg[16]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.194 r  SELF_UNIT/data_out[8]_i_8/O
                         net (fo=1, routed)           0.575     7.769    SELF_UNIT/data_out[8]_i_8_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  SELF_UNIT/data_out[8]_i_4/O
                         net (fo=15, routed)          1.258     9.151    SELF_UNIT/data_out[8]_i_4_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  SELF_UNIT/s_count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.275    SELF_UNIT/s_count[0]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.788 r  SELF_UNIT/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    SELF_UNIT/s_count_reg[0]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  SELF_UNIT/s_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    SELF_UNIT/s_count_reg[4]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  SELF_UNIT/s_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    SELF_UNIT/s_count_reg[8]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  SELF_UNIT/s_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    SELF_UNIT/s_count_reg[12]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  SELF_UNIT/s_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    SELF_UNIT/s_count_reg[16]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  SELF_UNIT/s_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    SELF_UNIT/s_count_reg[20]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.612 r  SELF_UNIT/s_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.612    SELF_UNIT/s_count_reg[24]_i_1_n_5
    SLICE_X4Y11          FDCE                                         r  SELF_UNIT/s_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.652    15.135    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  SELF_UNIT/s_count_reg[26]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.109    15.642    SELF_UNIT/s_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.642    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 SELF_UNIT/s_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 2.207ns (44.160%)  route 2.791ns (55.840%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.832     5.594    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  SELF_UNIT/s_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  SELF_UNIT/s_count_reg[16]/Q
                         net (fo=2, routed)           0.958     7.070    SELF_UNIT/s_count_reg[16]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.194 r  SELF_UNIT/data_out[8]_i_8/O
                         net (fo=1, routed)           0.575     7.769    SELF_UNIT/data_out[8]_i_8_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  SELF_UNIT/data_out[8]_i_4/O
                         net (fo=15, routed)          1.258     9.151    SELF_UNIT/data_out[8]_i_4_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  SELF_UNIT/s_count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.275    SELF_UNIT/s_count[0]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.788 r  SELF_UNIT/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    SELF_UNIT/s_count_reg[0]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  SELF_UNIT/s_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    SELF_UNIT/s_count_reg[4]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  SELF_UNIT/s_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    SELF_UNIT/s_count_reg[8]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  SELF_UNIT/s_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    SELF_UNIT/s_count_reg[12]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  SELF_UNIT/s_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    SELF_UNIT/s_count_reg[16]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  SELF_UNIT/s_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    SELF_UNIT/s_count_reg[20]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.592 r  SELF_UNIT/s_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.592    SELF_UNIT/s_count_reg[24]_i_1_n_7
    SLICE_X4Y11          FDCE                                         r  SELF_UNIT/s_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.652    15.135    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  SELF_UNIT/s_count_reg[24]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.109    15.642    SELF_UNIT/s_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.642    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 SELF_UNIT/s_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 2.194ns (44.014%)  route 2.791ns (55.986%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.832     5.594    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  SELF_UNIT/s_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  SELF_UNIT/s_count_reg[16]/Q
                         net (fo=2, routed)           0.958     7.070    SELF_UNIT/s_count_reg[16]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.194 r  SELF_UNIT/data_out[8]_i_8/O
                         net (fo=1, routed)           0.575     7.769    SELF_UNIT/data_out[8]_i_8_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  SELF_UNIT/data_out[8]_i_4/O
                         net (fo=15, routed)          1.258     9.151    SELF_UNIT/data_out[8]_i_4_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  SELF_UNIT/s_count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.275    SELF_UNIT/s_count[0]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.788 r  SELF_UNIT/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    SELF_UNIT/s_count_reg[0]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  SELF_UNIT/s_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    SELF_UNIT/s_count_reg[4]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  SELF_UNIT/s_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    SELF_UNIT/s_count_reg[8]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  SELF_UNIT/s_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    SELF_UNIT/s_count_reg[12]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  SELF_UNIT/s_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    SELF_UNIT/s_count_reg[16]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.579 r  SELF_UNIT/s_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.579    SELF_UNIT/s_count_reg[20]_i_1_n_6
    SLICE_X4Y10          FDCE                                         r  SELF_UNIT/s_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.653    15.136    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  SELF_UNIT/s_count_reg[21]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.109    15.643    SELF_UNIT/s_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.643    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 SELF_UNIT/s_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.186ns (43.924%)  route 2.791ns (56.076%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.832     5.594    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  SELF_UNIT/s_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  SELF_UNIT/s_count_reg[16]/Q
                         net (fo=2, routed)           0.958     7.070    SELF_UNIT/s_count_reg[16]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.194 r  SELF_UNIT/data_out[8]_i_8/O
                         net (fo=1, routed)           0.575     7.769    SELF_UNIT/data_out[8]_i_8_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  SELF_UNIT/data_out[8]_i_4/O
                         net (fo=15, routed)          1.258     9.151    SELF_UNIT/data_out[8]_i_4_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  SELF_UNIT/s_count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.275    SELF_UNIT/s_count[0]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.788 r  SELF_UNIT/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.788    SELF_UNIT/s_count_reg[0]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  SELF_UNIT/s_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    SELF_UNIT/s_count_reg[4]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  SELF_UNIT/s_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.022    SELF_UNIT/s_count_reg[8]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  SELF_UNIT/s_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    SELF_UNIT/s_count_reg[12]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  SELF_UNIT/s_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    SELF_UNIT/s_count_reg[16]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.571 r  SELF_UNIT/s_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.571    SELF_UNIT/s_count_reg[20]_i_1_n_4
    SLICE_X4Y10          FDCE                                         r  SELF_UNIT/s_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.653    15.136    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  SELF_UNIT/s_count_reg[23]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.109    15.643    SELF_UNIT/s_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.643    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  5.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SELF_UNIT/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/d0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.623     1.570    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.711 r  SELF_UNIT/data_out_reg[1]/Q
                         net (fo=1, routed)           0.054     1.765    SELF_UNIT/data_out_reg_n_0_[1]
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.893     2.087    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/d0_reg[1]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.076     1.659    SELF_UNIT/d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 SELF_UNIT/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/d0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.623     1.570    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.711 r  SELF_UNIT/data_out_reg[0]/Q
                         net (fo=1, routed)           0.114     1.825    SELF_UNIT/data_out_reg_n_0_[0]
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.893     2.087    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/d0_reg[0]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.076     1.659    SELF_UNIT/d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SELF_UNIT/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.623     1.570    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.711 r  SELF_UNIT/data_out_reg[6]/Q
                         net (fo=1, routed)           0.116     1.827    SELF_UNIT/p_0_in[1]
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.893     2.087    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/d1_reg[1]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.064     1.647    SELF_UNIT/d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SELF_UNIT/c_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.623     1.570    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/c_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164     1.734 f  SELF_UNIT/c_addr_reg[2]/Q
                         net (fo=10, routed)          0.116     1.850    SELF_UNIT/c_addr_reg[2]
    SLICE_X3Y4           LUT4 (Prop_lut4_I3_O)        0.048     1.898 r  SELF_UNIT/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.898    SELF_UNIT/ROM_DATA[15]_0[5]
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.893     2.087    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[5]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.107     1.690    SELF_UNIT/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SELF_UNIT/c_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.623     1.570    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/c_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164     1.734 f  SELF_UNIT/c_addr_reg[2]/Q
                         net (fo=10, routed)          0.117     1.851    SELF_UNIT/c_addr_reg[2]
    SLICE_X3Y4           LUT4 (Prop_lut4_I1_O)        0.049     1.900 r  SELF_UNIT/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.900    SELF_UNIT/ROM_DATA[15]_0[3]
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.893     2.087    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[3]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.107     1.690    SELF_UNIT/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SELF_UNIT/c_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.623     1.570    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/c_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164     1.734 r  SELF_UNIT/c_addr_reg[2]/Q
                         net (fo=10, routed)          0.116     1.850    SELF_UNIT/c_addr_reg[2]
    SLICE_X3Y4           LUT4 (Prop_lut4_I0_O)        0.045     1.895 r  SELF_UNIT/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    SELF_UNIT/ROM_DATA[15]_0[0]
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.893     2.087    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[0]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.091     1.674    SELF_UNIT/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SELF_UNIT/c_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.623     1.570    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/c_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164     1.734 r  SELF_UNIT/c_addr_reg[2]/Q
                         net (fo=10, routed)          0.117     1.851    SELF_UNIT/c_addr_reg[2]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.045     1.896 r  SELF_UNIT/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.896    SELF_UNIT/ROM_DATA[15]_0[1]
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.893     2.087    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[1]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.092     1.675    SELF_UNIT/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SELF_UNIT/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.623     1.570    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.128     1.698 r  SELF_UNIT/data_out_reg[5]/Q
                         net (fo=1, routed)           0.114     1.811    SELF_UNIT/p_0_in[0]
    SLICE_X2Y5           FDCE                                         r  SELF_UNIT/d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.893     2.087    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  SELF_UNIT/d1_reg[0]/C
                         clock pessimism             -0.501     1.586    
    SLICE_X2Y5           FDCE (Hold_fdce_C_D)        -0.002     1.584    SELF_UNIT/d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SELF_UNIT/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/d0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.623     1.570    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  SELF_UNIT/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.128     1.698 r  SELF_UNIT/data_out_reg[3]/Q
                         net (fo=1, routed)           0.116     1.814    SELF_UNIT/data_out_reg_n_0_[3]
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.893     2.087    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  SELF_UNIT/d0_reg[3]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.000     1.583    SELF_UNIT/d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 SELF_UNIT/s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELF_UNIT/s_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.623     1.570    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  SELF_UNIT/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.164     1.734 r  SELF_UNIT/s_count_reg[0]/Q
                         net (fo=3, routed)           0.079     1.813    SELF_UNIT/s_count_reg[0]
    SLICE_X4Y5           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.942 r  SELF_UNIT/s_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    SELF_UNIT/s_count_reg[0]_i_1_n_6
    SLICE_X4Y5           FDCE                                         r  SELF_UNIT/s_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.892     2.086    SELF_UNIT/mclk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  SELF_UNIT/s_count_reg[1]/C
                         clock pessimism             -0.516     1.570    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.134     1.704    SELF_UNIT/s_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y4     SEG_CTRL/c_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     SEG_CTRL/c_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     SEG_CTRL/c_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     SEG_CTRL/c_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     SEG_CTRL/c_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     SEG_CTRL/c_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     SEG_CTRL/c_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     SEG_CTRL/c_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     SEG_CTRL/c_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y8     SEG_CTRL/c_count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     SEG_CTRL/c_count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     SEG_CTRL/c_count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y8     SEG_CTRL/c_count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y8     SEG_CTRL/c_count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y8     SEG_CTRL/c_count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y8     SEG_CTRL/c_count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y8     SEG_CTRL/c_count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y7     SELF_UNIT/s_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y7     SELF_UNIT/s_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     SEG_CTRL/c_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     SEG_CTRL/c_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y5     SEG_CTRL/c_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y5     SEG_CTRL/c_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     SEG_CTRL/c_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     SEG_CTRL/c_count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     SEG_CTRL/c_count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     SEG_CTRL/c_count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     SEG_CTRL/c_count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     SEG_CTRL/c_count_reg[1]/C



