#
# Translation routines for the instructions of the XThead* ISA extensions
#
# Copyright (c) 2022 Christoph Muellner, christoph.muellner@vrull.eu
#                    Dr. Philipp Tomsich, philipp.tomsich@vrull.eu
#
# SPDX-License-Identifier: LGPL-2.1-or-later
#
# The documentation of the ISA extensions can be found here:
#   https://github.com/T-head-Semi/thead-extension-spec/releases/latest

# Fields:
%rd        7:5
%rd1       7:5
%rs        15:5
%rs1       15:5
%rd2       20:5
%rs2       20:5
%sh5       20:5
%imm5      20:s5
%sh6       20:6
%sh2       25:2
%imm2      25:2

# Argument sets
&r         rd rs1 rs2                               !extern
&r2        rd rs1                                   !extern
&shift     shamt rs1 rd                             !extern
&rmr       vm rd rs2                                !extern
&rmrr      vm rd rs1 rs2                            !extern
&th_bfext  msb lsb rs1 rd
&th_pair   rd1 rs rd2 sh2
&th_memidx rd rs1 rs2 imm2
&th_meminc rd rs1 imm5 imm2
&th_rs2    rd rs2

# Formats
@sfence_vm  ....... ..... .....   ... ..... ....... %rs1
@rs2_s      ....... ..... ..... ... ..... .......   %rs2 %rs1
@r          ....... ..... .....  ... ..... .......  &r %rs2 %rs1 %rd
@r2         ....... ..... .....  ... ..... .......  &r2 %rs1 %rd
@th_bfext   msb:6  lsb:6  .....  ... ..... .......  &th_bfext %rs1 %rd
@sh5        ....... ..... .....  ... ..... .......  &shift  shamt=%sh5      %rs1 %rd
@sh6        ...... ...... .....  ... ..... .......  &shift shamt=%sh6 %rs1 %rd
@th_pair    ..... .. ..... ..... ... ..... .......  &th_pair %rd1 %rs %rd2 %sh2
@th_memidx  ..... .. ..... ..... ... ..... .......  &th_memidx %rd %rs1 %rs2 %imm2
@th_meminc  ..... .. ..... ..... ... ..... .......  &th_meminc %rd %rs1 %imm5 %imm2
@r2_vm   ...... vm:1 ..... ..... ... ..... ....... &rmr %rs2 %rd
@r_vm    ...... vm:1 ..... ..... ... ..... ....... &rmrr %rs2 %rs1 %rd
@r_vm_1  ...... . ..... ..... ... ..... .......    &rmrr vm=1 %rs2 %rs1 %rd
@th_rs2    ....... ..... .....   ... ..... ....... &th_rs2 %rs2 %rd
@r2_vm_1 ...... . ..... ..... ... ..... ....... &rmr vm=1 %rs2 %rd

# XTheadBa
# Instead of defining a new encoding, we simply use the decoder to
# extract the imm[0:1] field and dispatch to separate translation
# functions (mirroring the `sh[123]add` instructions from Zba and
# the regular RVI `add` instruction.
#
# The only difference between sh[123]add and addsl is that the shift
# is applied to rs1 (for addsl) instead of rs2 (for sh[123]add).
#
# Note that shift-by-0 is a valid operation according to the manual.
# This will be equivalent to a regular add.
add              0000000 ..... ..... 001 ..... 0001011 @r
th_addsl1        0000001 ..... ..... 001 ..... 0001011 @r
th_addsl2        0000010 ..... ..... 001 ..... 0001011 @r
th_addsl3        0000011 ..... ..... 001 ..... 0001011 @r

# XTheadBb
th_ext           ...... ...... ..... 010 ..... 0001011 @th_bfext
th_extu          ...... ...... ..... 011 ..... 0001011 @th_bfext
th_ff0           1000010 00000 ..... 001 ..... 0001011 @r2
th_ff1           1000011 00000 ..... 001 ..... 0001011 @r2
th_srri          000100 ...... ..... 001 ..... 0001011 @sh6
th_srriw         0001010 ..... ..... 001 ..... 0001011 @sh5
th_rev           1000001 00000 ..... 001 ..... 0001011 @r2
th_revw          1001000 00000 ..... 001 ..... 0001011 @r2
th_tstnbz        1000000 00000 ..... 001 ..... 0001011 @r2

# XTheadBs
th_tst           100010 ...... ..... 001 ..... 0001011 @sh6

# XTheadCmo
th_dcache_call   0000000 00001 00000 000 00000 0001011
th_dcache_ciall  0000000 00011 00000 000 00000 0001011
th_dcache_iall   0000000 00010 00000 000 00000 0001011
th_dcache_cpa    0000001 01001 ..... 000 00000 0001011 @sfence_vm
th_dcache_cipa   0000001 01011 ..... 000 00000 0001011 @sfence_vm
th_dcache_ipa    0000001 01010 ..... 000 00000 0001011 @sfence_vm
th_dcache_cva    0000001 00101 ..... 000 00000 0001011 @sfence_vm
th_dcache_civa   0000001 00111 ..... 000 00000 0001011 @sfence_vm
th_dcache_iva    0000001 00110 ..... 000 00000 0001011 @sfence_vm
th_dcache_csw    0000001 00001 ..... 000 00000 0001011 @sfence_vm
th_dcache_cisw   0000001 00011 ..... 000 00000 0001011 @sfence_vm
th_dcache_isw    0000001 00010 ..... 000 00000 0001011 @sfence_vm
th_dcache_cpal1  0000001 01000 ..... 000 00000 0001011 @sfence_vm
th_dcache_cval1  0000001 00100 ..... 000 00000 0001011 @sfence_vm
th_icache_iall   0000000 10000 00000 000 00000 0001011
th_icache_ialls  0000000 10001 00000 000 00000 0001011
th_icache_ipa    0000001 11000 ..... 000 00000 0001011 @sfence_vm
th_icache_iva    0000001 10000 ..... 000 00000 0001011 @sfence_vm
th_l2cache_call  0000000 10101 00000 000 00000 0001011
th_l2cache_ciall 0000000 10111 00000 000 00000 0001011
th_l2cache_iall  0000000 10110 00000 000 00000 0001011

# XTheadCondMov
th_mveqz         0100000 ..... .....  001 ..... 0001011 @r
th_mvnez         0100001 ..... .....  001 ..... 0001011 @r

# XTheadFMemIdx
th_flrd          01100 .. ..... ..... 110 ..... 0001011 @th_memidx
th_flrw          01000 .. ..... ..... 110 ..... 0001011 @th_memidx
th_flurd         01110 .. ..... ..... 110 ..... 0001011 @th_memidx
th_flurw         01010 .. ..... ..... 110 ..... 0001011 @th_memidx
th_fsrd          01100 .. ..... ..... 111 ..... 0001011 @th_memidx
th_fsrw          01000 .. ..... ..... 111 ..... 0001011 @th_memidx
th_fsurd         01110 .. ..... ..... 111 ..... 0001011 @th_memidx
th_fsurw         01010 .. ..... ..... 111 ..... 0001011 @th_memidx

# XTheadFmv
th_fmv_hw_x      1010000  00000 ..... 001 ..... 0001011 @r2
th_fmv_x_hw      1100000  00000 ..... 001 ..... 0001011 @r2

# XTheadMac
th_mula          00100 00 ..... ..... 001 ..... 0001011 @r
th_mulah         00101 00 ..... ..... 001 ..... 0001011 @r
th_mulaw         00100 10 ..... ..... 001 ..... 0001011 @r
th_muls          00100 01 ..... ..... 001 ..... 0001011 @r
th_mulsh         00101 01 ..... ..... 001 ..... 0001011 @r
th_mulsw         00100 11 ..... ..... 001 ..... 0001011 @r

# XTheadMemIdx
th_ldia          01111 .. ..... ..... 100 ..... 0001011 @th_meminc
th_ldib          01101 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lwia          01011 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lwib          01001 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lwuia         11011 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lwuib         11001 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lhia          00111 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lhib          00101 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lhuia         10111 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lhuib         10101 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lbia          00011 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lbib          00001 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lbuia         10011 .. ..... ..... 100 ..... 0001011 @th_meminc
th_lbuib         10001 .. ..... ..... 100 ..... 0001011 @th_meminc
th_sdia          01111 .. ..... ..... 101 ..... 0001011 @th_meminc
th_sdib          01101 .. ..... ..... 101 ..... 0001011 @th_meminc
th_swia          01011 .. ..... ..... 101 ..... 0001011 @th_meminc
th_swib          01001 .. ..... ..... 101 ..... 0001011 @th_meminc
th_shia          00111 .. ..... ..... 101 ..... 0001011 @th_meminc
th_shib          00101 .. ..... ..... 101 ..... 0001011 @th_meminc
th_sbia          00011 .. ..... ..... 101 ..... 0001011 @th_meminc
th_sbib          00001 .. ..... ..... 101 ..... 0001011 @th_meminc

th_lrd           01100 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lrw           01000 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lrwu          11000 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lrh           00100 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lrhu          10100 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lrb           00000 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lrbu          10000 .. ..... ..... 100 ..... 0001011 @th_memidx
th_srd           01100 .. ..... ..... 101 ..... 0001011 @th_memidx
th_srw           01000 .. ..... ..... 101 ..... 0001011 @th_memidx
th_srh           00100 .. ..... ..... 101 ..... 0001011 @th_memidx
th_srb           00000 .. ..... ..... 101 ..... 0001011 @th_memidx

th_lurd          01110 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lurw          01010 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lurwu         11010 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lurh          00110 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lurhu         10110 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lurb          00010 .. ..... ..... 100 ..... 0001011 @th_memidx
th_lurbu         10010 .. ..... ..... 100 ..... 0001011 @th_memidx
th_surd          01110 .. ..... ..... 101 ..... 0001011 @th_memidx
th_surw          01010 .. ..... ..... 101 ..... 0001011 @th_memidx
th_surh          00110 .. ..... ..... 101 ..... 0001011 @th_memidx
th_surb          00010 .. ..... ..... 101 ..... 0001011 @th_memidx

# XTheadMemPair
th_ldd           11111 .. ..... ..... 100 ..... 0001011 @th_pair
th_lwd           11100 .. ..... ..... 100 ..... 0001011 @th_pair
th_lwud          11110 .. ..... ..... 100 ..... 0001011 @th_pair
th_sdd           11111 .. ..... ..... 101 ..... 0001011 @th_pair
th_swd           11100 .. ..... ..... 101 ..... 0001011 @th_pair

# XTheadSync
th_sfence_vmas   0000010 ..... ..... 000 00000 0001011 @rs2_s
th_sync          0000000 11000 00000 000 00000 0001011
th_sync_i        0000000 11010 00000 000 00000 0001011
th_sync_is       0000000 11011 00000 000 00000 0001011
th_sync_s        0000000 11001 00000 000 00000 0001011

# XTheadIsr
ipush      0000000  00100 00000 000 00000 0001011
ipop       0000000  00101 00000 000 00000 0001011

# XTheadCp
th_cpx0 index:2 00000     imm1:5    rs1:5    000 imm2:5    1011011 #th_cpx0
th_cpx1 index:2 00001     00000     rs1:5    000 00000     1011011 #th_cpx1
th_cpx2 index:2 00000     uimm5:5   rs1:5    001 rd:5      1011011 #th_cpx2
th_cpx3 index:2 00001     00000     rs1:5    001 rd:5      1011011 #th_cpx3
th_cpx4 index:2 00010     rs2:5     rs1:5    000 uimm5:5   1011011 #th_cpx4
th_cpx5 index:2 00011     rs2:5     rs1:5    000 00000     1011011 #th_cpx5
th_cpx6 index:2 00010     rs2:5     rs1:5    001 rd:5      1011011 #th_cpx6
th_cpx7 index:2 00100     rs2:5     rs1:5    000 rd:5      1011011 #th_cpx7
th_cpx8 index:2 00011     rs2:5     rs1:5    001 rd:5      1011011 #th_cpx8
th_cpx9 index:2 imm:10              rs1:5    111 rd:5      1011011 #th_cpx9
th_cpx10 index:2 00101     imm:10             001 rd:5     1011011 #th_cpx10

th_vcpx0 index:2 0000 vm:1 vs2:5 00000    010 00000     1011011 #th_vcpx0
th_vcpx1 index:2 0000 vm:1 vs2:5 00000    011 vd:5      1011011 #th_vcpx1
th_vcpx2 index:2 0001 vm:1 vs2:5 uimm5:5  010 00000     1011011 #th_vcpx2
th_vcpx3 index:2 0001 vm:1 vs2:5 uimm5:5  011 vd:5      1011011 #th_vcpx3
th_vcpx4 index:2 0010 vm:1 vs2:5 vs1:5    010 vd:5      1011011 #th_vcpx4
th_vcpx5 index:2 0010 vm:1 vs2:5 vs1:5    011 vd:5      1011011 #th_vcpx5
th_vcpx6 index:2 0011 vm:1 vs2:5 rs1:5    010 vd:5      1011011 #th_vcpx6
th_vcpx7 index:2 0011 vm:1 vs2:5 rs1:5    011 vd:5      1011011 #th_vcpx7
th_vcpx8 index:2 0100 vm:1 vs2:5 uimm5:5  010 vd:5      1011011 #th_vcpx8
th_vcpx9 index:2 0101 vm:1 vs2:5 fs1:5    010 vd:5      1011011 #th_vcpx9
th_vcpx10 index:2 0101 vm:1 vs2:5 fs1:5    011 vd:5     1011011 #th_vcpx10

th_fcpx0 index:2 00000     00000 fs1:5    100 00000     1011011 #th_fcpx0
th_fcpx1 index:2 00000     00000 fs1:5    101 fd:5      1011011 #th_fcpx1
th_fcpx2 index:2 00001     fs2:5 fs1:5    100 00000     1011011 #th_fcpx2
th_fcpx3 index:2 00001     fs2:5 fs1:5    101 fd:5      1011011 #th_fcpx3
th_fcpx4 index:2 00010     fs2:5 fs1:5    100 fd:5      1011011 #th_fcpx4
th_fcpx5 index:2 00010     fs2:5 fs1:5    101 fd:5      1011011 #th_fcpx5
th_fcpx6 index:2 00011     fs2:5 imm:5    101 fd:5      1011011 #th_fcpx6

# XTheadvsfa
th_vfexp2  110000 . ..... 00000 110 .....  0001011 @r2_vm
th_vftanh  110000 . ..... 00001 110 .....  0001011 @r2_vm
th_vfsig   110000 . ..... 00010 110 .....  0001011 @r2_vm
th_vfrec   110000 . ..... 00011 110 .....  0001011 @r2_vm

# XTheadlpw
th_wfe     000000 0 11100 00000 000 00000 0001011

# XTheadvfcvt
th_vfncvt_e4_h          110010 . ..... 10000 110 ..... 0001011 @r2_vm
th_vfncvt_e5_h          110010 . ..... 10001 110 ..... 0001011 @r2_vm
th_vfncvt_e4_bf16       110010 . ..... 10010 110 ..... 0001011 @r2_vm
th_vfncvt_e5_bf16       110010 . ..... 10011 110 ..... 0001011 @r2_vm
th_vfncvt_rod_bf16_s    110010 . ..... 10111 110 ..... 0001011 @r2_vm
th_vfwcvt_h_e4          110010 . ..... 11000 110 ..... 0001011 @r2_vm
th_vfwcvt_h_e5          110010 . ..... 11001 110 ..... 0001011 @r2_vm
th_vfwcvt_bf16_e4       110010 . ..... 11010 110 ..... 0001011 @r2_vm
th_vfwcvt_bf16_e5       110010 . ..... 11011 110 ..... 0001011 @r2_vm

# XTheadvfreduction
th_vfredsum_dup_32      110100 0 ..... 00000 110 ..... 0001011 @th_rs2
th_vbfredsum_dup_32     110100 1 ..... 00000 110 ..... 0001011 @th_rs2
th_vfredsum_dup_64      110100 0 ..... 00001 110 ..... 0001011 @th_rs2
th_vbfredsum_dup_64     110100 1 ..... 00001 110 ..... 0001011 @th_rs2
th_vfredsum_c_32        110100 0 ..... 10000 110 ..... 0001011 @th_rs2
th_vbfredsum_c_32       110100 1 ..... 10000 110 ..... 0001011 @th_rs2
th_vfredsum_c_64        110100 0 ..... 10001 110 ..... 0001011 @th_rs2
th_vbfredsum_c_64       110100 1 ..... 10001 110 ..... 0001011 @th_rs2
th_vfredmax_dup_32      110100 0 ..... 00010 110 ..... 0001011 @th_rs2
th_vbfredmax_dup_32     110100 1 ..... 00010 110 ..... 0001011 @th_rs2
th_vfredmax_dup_64      110100 0 ..... 00011 110 ..... 0001011 @th_rs2
th_vbfredmax_dup_64     110100 1 ..... 00011 110 ..... 0001011 @th_rs2
th_vfredmax_c_32        110100 0 ..... 10010 110 ..... 0001011 @th_rs2
th_vbfredmax_c_32       110100 1 ..... 10010 110 ..... 0001011 @th_rs2
th_vfredmax_c_64        110100 0 ..... 10011 110 ..... 0001011 @th_rs2
th_vbfredmax_c_64       110100 1 ..... 10011 110 ..... 0001011 @th_rs2
th_vfredmin_dup_32      110100 0 ..... 00100 110 ..... 0001011 @th_rs2
th_vbfredmin_dup_32     110100 1 ..... 00100 110 ..... 0001011 @th_rs2
th_vfredmin_dup_64      110100 0 ..... 00101 110 ..... 0001011 @th_rs2
th_vbfredmin_dup_64     110100 1 ..... 00101 110 ..... 0001011 @th_rs2
th_vfredmin_c_32        110100 0 ..... 10100 110 ..... 0001011 @th_rs2
th_vbfredmin_c_32       110100 1 ..... 10100 110 ..... 0001011 @th_rs2
th_vfredmin_c_64        110100 0 ..... 10101 110 ..... 0001011 @th_rs2
th_vbfredmin_c_64       110100 1 ..... 10101 110 ..... 0001011 @th_rs2
th_vary_dup_32          110100 0 ..... 01000 110 ..... 0001011 @th_rs2
th_vary_dup_64          110100 0 ..... 01001 110 ..... 0001011 @th_rs2

# *** Xuantie Crypt ***
th_vmacc54l_vv 111000 . ..... ..... 110 ..... 0001011  @r_vm
th_vmacc54l_vs 111001 . ..... ..... 110 ..... 0001011  @r_vm
th_vmacc54h_vv 111010 . ..... ..... 110 ..... 0001011  @r_vm
th_vmacc54h_vs 111011 . ..... ..... 110 ..... 0001011  @r_vm

# *** Xuantie Coder ***
th_vabd_vv     110000 . ..... ..... 111 ..... 0001011  @r_vm
th_vabd_vx     110001 . ..... ..... 111 ..... 0001011  @r_vm
th_vabd_vi     110010 . ..... ..... 111 ..... 0001011  @r_vm
th_vfabd_vv    110100 . ..... ..... 111 ..... 0001011  @r_vm
th_vfabd_vf    110101 . ..... ..... 111 ..... 0001011  @r_vm
th_vaba_vv     110110 . ..... ..... 111 ..... 0001011  @r_vm
th_vaba_vx     110111 . ..... ..... 111 ..... 0001011  @r_vm
th_vaba_vi     110011 . ..... ..... 111 ..... 0001011  @r_vm
th_vwabd_vv    111000 . ..... ..... 111 ..... 0001011  @r_vm
th_vwabd_vx    111001 . ..... ..... 111 ..... 0001011  @r_vm
th_vwabdu_vv   111010 . ..... ..... 111 ..... 0001011  @r_vm
th_vwabdu_vx   111011 . ..... ..... 111 ..... 0001011  @r_vm
th_vwaba_vv    111100 . ..... ..... 111 ..... 0001011  @r_vm
th_vwaba_vx    111101 . ..... ..... 111 ..... 0001011  @r_vm
th_vwabau_vv   111110 . ..... ..... 111 ..... 0001011  @r_vm
th_vwabau_vx   111111 . ..... ..... 111 ..... 0001011  @r_vm
th_vabdu_vv    101000 . ..... ..... 111 ..... 0001011  @r_vm
th_vabdu_vx    101001 . ..... ..... 111 ..... 0001011  @r_vm
th_vabdu_vi    101010 . ..... ..... 111 ..... 0001011  @r_vm
th_vabau_vv    101110 . ..... ..... 111 ..... 0001011  @r_vm
th_vabau_vx    101111 . ..... ..... 111 ..... 0001011  @r_vm
th_vabau_vi    101011 . ..... ..... 111 ..... 0001011  @r_vm

# *** Xuantie Arith ***
th_vile_vv      110110 1 ..... ..... 110 ..... 0001011  @r_vm_1
th_vilo_vv      111100 1 ..... ..... 110 ..... 0001011  @r_vm_1
th_vgmul_vv     101000 1 ..... 10001 010 ..... 1110111  @r2_vm_1
th_vgmul_vs     101001 1 ..... 10001 010 ..... 1110111  @r2_vm_1
th_vcrcfoldr_vv 111110 1 ..... ..... 110 ..... 0001011  @r_vm_1
th_vcrcfoldn_vv 111111 1 ..... ..... 110 ..... 0001011  @r_vm_1

# *** Xuantie Cbop ***
th_cbo_cleanp   100000 0 00001 ..... 010 00000 0001111 @sfence_vm
