; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused__to_copy_add_div_eq_mean_mul_rsub_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %0, i1 true) #1, !dbg !10
  %6 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %1, i1 true) #1, !dbg !11
  %7 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %2, i1 true) #1, !dbg !12
  %8 = getelementptr i8, ptr addrspace(1) %0, i64 4, !dbg !13
  %9 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %8, i1 true) #1, !dbg !14
  %10 = getelementptr i8, ptr addrspace(1) %1, i64 4, !dbg !15
  %11 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %10, i1 true) #1, !dbg !16
  %12 = getelementptr i8, ptr addrspace(1) %2, i64 4, !dbg !17
  %13 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %12, i1 true) #1, !dbg !18
  %14 = getelementptr i8, ptr addrspace(1) %0, i64 8, !dbg !19
  %15 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %14, i1 true) #1, !dbg !20
  %16 = getelementptr i8, ptr addrspace(1) %1, i64 8, !dbg !21
  %17 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %16, i1 true) #1, !dbg !22
  %18 = getelementptr i8, ptr addrspace(1) %2, i64 8, !dbg !23
  %19 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %18, i1 true) #1, !dbg !24
  %20 = getelementptr i8, ptr addrspace(1) %0, i64 12, !dbg !25
  %21 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %20, i1 true) #1, !dbg !26
  %22 = getelementptr i8, ptr addrspace(1) %1, i64 12, !dbg !27
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %22, i1 true) #1, !dbg !28
  %24 = getelementptr i8, ptr addrspace(1) %2, i64 12, !dbg !29
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 true) #1, !dbg !30
  %26 = insertelement <4 x i32> poison, i32 %21, i64 0, !dbg !26
  %27 = insertelement <4 x i32> %26, i32 %15, i64 1, !dbg !26
  %28 = insertelement <4 x i32> %27, i32 %9, i64 2, !dbg !26
  %29 = insertelement <4 x i32> %28, i32 %6, i64 3, !dbg !26
  %30 = bitcast <4 x i32> %29 to <4 x float>, !dbg !26
  %31 = bitcast i32 %21 to float, !dbg !26
  %32 = bitcast i32 %5 to float, !dbg !10
  %33 = insertelement <4 x i32> poison, i32 %23, i64 0, !dbg !28
  %34 = insertelement <4 x i32> %33, i32 %17, i64 1, !dbg !28
  %35 = insertelement <4 x i32> %34, i32 %11, i64 2, !dbg !28
  %36 = insertelement <4 x i32> %35, i32 %5, i64 3, !dbg !28
  %37 = bitcast <4 x i32> %36 to <4 x float>, !dbg !28
  %38 = insertelement <4 x i32> poison, i32 %25, i64 0, !dbg !30
  %39 = insertelement <4 x i32> %38, i32 %19, i64 1, !dbg !30
  %40 = insertelement <4 x i32> %39, i32 %13, i64 2, !dbg !30
  %41 = insertelement <4 x i32> %40, i32 %7, i64 3, !dbg !30
  %42 = bitcast <4 x i32> %41 to <4 x float>, !dbg !30
  %43 = fadd <4 x float> %37, %30, !dbg !31
  %44 = fadd <4 x float> %43, %42, !dbg !32
  %45 = fcmp oeq <4 x float> %44, zeroinitializer, !dbg !33
  %46 = extractelement <4 x i1> %45, i64 3, !dbg !34
  %47 = uitofp i1 %46 to float, !dbg !34
  %48 = fmul float %47, 0x3E7AD7F2A0000000, !dbg !35
  %49 = fadd float %48, %32, !dbg !36
  %50 = extractelement <4 x float> %44, i64 3, !dbg !37
  %51 = fadd float %50, 0x3E7AD7F2A0000000, !dbg !37
  %52 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %49, float %51) #1, !dbg !38
  %53 = extractelement <4 x i1> %45, i64 2, !dbg !39
  %54 = uitofp i1 %53 to float, !dbg !39
  %55 = fmul float %54, 0x3E7AD7F2A0000000, !dbg !40
  %56 = bitcast i32 %9 to float, !dbg !41
  %57 = fadd float %55, %56, !dbg !41
  %58 = extractelement <4 x float> %44, i64 2, !dbg !42
  %59 = fadd float %58, 0x3E7AD7F2A0000000, !dbg !42
  %60 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %57, float %59) #1, !dbg !43
  %61 = fadd float %52, %60, !dbg !44
  %62 = extractelement <4 x i1> %45, i64 1, !dbg !45
  %63 = uitofp i1 %62 to float, !dbg !45
  %64 = fmul float %63, 0x3E7AD7F2A0000000, !dbg !46
  %65 = bitcast i32 %15 to float, !dbg !47
  %66 = fadd float %64, %65, !dbg !47
  %67 = extractelement <4 x float> %44, i64 1, !dbg !48
  %68 = fadd float %67, 0x3E7AD7F2A0000000, !dbg !48
  %69 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %66, float %68) #1, !dbg !49
  %70 = fadd float %61, %69, !dbg !50
  %71 = extractelement <4 x i1> %45, i64 0, !dbg !51
  %72 = uitofp i1 %71 to float, !dbg !51
  %73 = fmul float %72, 0x3E7AD7F2A0000000, !dbg !52
  %74 = fadd float %73, %31, !dbg !53
  %75 = extractelement <4 x float> %44, i64 0, !dbg !54
  %76 = fadd float %75, 0x3E7AD7F2A0000000, !dbg !54
  %77 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %74, float %76) #1, !dbg !55
  %78 = fadd float %70, %77, !dbg !56
  %79 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %78, float 4.000000e+00) #1, !dbg !57
  %80 = fsub float 1.000000e+00, %79, !dbg !58
  %81 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !59
  %82 = and i32 %81, 31, !dbg !59
  %83 = icmp eq i32 %82, 0, !dbg !59
  %84 = bitcast float %80 to i32, !dbg !59
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %84, ptr addrspace(1) %3, i1 %83) #1, !dbg !59
  ret void, !dbg !60
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ce4komogr7mw55373dwetamerrrsmkwxxl6s2fxmlkvvwxso5z2s.py", directory: "inductor_cache/e4")
!4 = !{ptr @triton_poi_fused__to_copy_add_div_eq_mean_mul_rsub_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__to_copy_add_div_eq_mean_mul_rsub_1, !"reqntidx", i32 32}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__to_copy_add_div_eq_mean_mul_rsub_1", linkageName: "triton_poi_fused__to_copy_add_div_eq_mean_mul_rsub_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 24, column: 19, scope: !7)
!11 = !DILocation(line: 26, column: 19, scope: !7)
!12 = !DILocation(line: 28, column: 19, scope: !7)
!13 = !DILocation(line: 30, column: 31, scope: !7)
!14 = !DILocation(line: 30, column: 20, scope: !7)
!15 = !DILocation(line: 32, column: 31, scope: !7)
!16 = !DILocation(line: 32, column: 20, scope: !7)
!17 = !DILocation(line: 34, column: 31, scope: !7)
!18 = !DILocation(line: 34, column: 20, scope: !7)
!19 = !DILocation(line: 36, column: 31, scope: !7)
!20 = !DILocation(line: 36, column: 20, scope: !7)
!21 = !DILocation(line: 38, column: 31, scope: !7)
!22 = !DILocation(line: 38, column: 20, scope: !7)
!23 = !DILocation(line: 40, column: 31, scope: !7)
!24 = !DILocation(line: 40, column: 20, scope: !7)
!25 = !DILocation(line: 42, column: 31, scope: !7)
!26 = !DILocation(line: 42, column: 20, scope: !7)
!27 = !DILocation(line: 44, column: 31, scope: !7)
!28 = !DILocation(line: 44, column: 20, scope: !7)
!29 = !DILocation(line: 46, column: 31, scope: !7)
!30 = !DILocation(line: 46, column: 20, scope: !7)
!31 = !DILocation(line: 76, column: 20, scope: !7)
!32 = !DILocation(line: 77, column: 20, scope: !7)
!33 = !DILocation(line: 78, column: 21, scope: !7)
!34 = !DILocation(line: 52, column: 20, scope: !7)
!35 = !DILocation(line: 54, column: 20, scope: !7)
!36 = !DILocation(line: 55, column: 19, scope: !7)
!37 = !DILocation(line: 56, column: 19, scope: !7)
!38 = !DILocation(line: 57, column: 20, scope: !7)
!39 = !DILocation(line: 61, column: 21, scope: !7)
!40 = !DILocation(line: 62, column: 20, scope: !7)
!41 = !DILocation(line: 63, column: 20, scope: !7)
!42 = !DILocation(line: 64, column: 20, scope: !7)
!43 = !DILocation(line: 65, column: 20, scope: !7)
!44 = !DILocation(line: 66, column: 20, scope: !7)
!45 = !DILocation(line: 70, column: 21, scope: !7)
!46 = !DILocation(line: 71, column: 20, scope: !7)
!47 = !DILocation(line: 72, column: 20, scope: !7)
!48 = !DILocation(line: 73, column: 20, scope: !7)
!49 = !DILocation(line: 74, column: 20, scope: !7)
!50 = !DILocation(line: 75, column: 20, scope: !7)
!51 = !DILocation(line: 79, column: 21, scope: !7)
!52 = !DILocation(line: 80, column: 20, scope: !7)
!53 = !DILocation(line: 81, column: 20, scope: !7)
!54 = !DILocation(line: 82, column: 20, scope: !7)
!55 = !DILocation(line: 83, column: 20, scope: !7)
!56 = !DILocation(line: 84, column: 20, scope: !7)
!57 = !DILocation(line: 86, column: 20, scope: !7)
!58 = !DILocation(line: 88, column: 20, scope: !7)
!59 = !DILocation(line: 89, column: 65, scope: !7)
!60 = !DILocation(line: 89, column: 4, scope: !7)
