verilog work "../../xilinx-shared/Lab 0 source file/src/combinational_gates/combinational_gates_muxed.v"
