m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/simulation/modelsim
vadder
Z1 !s110 1728716081
!i10b 1
!s100 jXE67fZjiCj2W4l?`i:H?0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IIg]4]PaOA2JbF?JKHGV7P1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1722889559
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/adder.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/adder.v
!i122 13
L0 4 8
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1728716081.000000
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/adder.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components
Z8 tCvgOpt 0
valu
R1
!i10b 1
!s100 =jLG>^bl=h1NecMB779<a0
R2
I<GW3EMFX`f[aeXUH[WBAF1
R3
R0
w1728673933
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/alu.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/alu.v
!i122 12
L0 4 32
R4
r1
!s85 0
31
R5
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/alu.v|
!i113 1
R6
R7
R8
valu_decoder
R1
!i10b 1
!s100 8hT:B9ng[KkaDVW4FP4ZD1
R2
IXDaBKaGWIX;l8UJR]7]f91
R3
R0
w1728715704
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/alu_decoder.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/alu_decoder.v
!i122 11
L0 4 43
R4
r1
!s85 0
31
R5
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/alu_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/alu_decoder.v|
!i113 1
R6
R7
R8
vcontroller
R1
!i10b 1
!s100 6?5d6`9f[mOTYfk^@WlI51
R2
Im3Qzae_B_EHz@aZ=8IzL60
R3
R0
w1728672656
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/controller.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/controller.v
!i122 10
Z9 L0 4 25
R4
r1
!s85 0
31
R5
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/controller.v|
!i113 1
R6
R7
R8
vdata_mem
Z10 !s110 1728716080
!i10b 1
!s100 O3b3<kG5cRZ`n=G:EeKRI1
R2
I_:8U==4PaPWBoRP<J440o1
R3
R0
w1728712822
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/data_mem.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/data_mem.v
!i122 2
L0 4 73
R4
r1
!s85 0
31
Z11 !s108 1728716080.000000
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/data_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/data_mem.v|
!i113 1
R6
Z12 !s92 -vlog01compat -work work +incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code
R8
vdatapath
R1
!i10b 1
!s100 5CO^5d=:4kJ?@<DMYb`cH0
R2
IH;;]GHI]]f^^5HI?TX=TT1
R3
R0
w1728680419
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/datapath.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/datapath.v
!i122 9
L0 3 47
R4
r1
!s85 0
31
R5
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/datapath.v|
!i113 1
R6
R7
R8
vimm_extend
R1
!i10b 1
!s100 KCY0HN8a_SDDT@o^3341e2
R2
IRez7Oj6XSnMAA]CLKk?R:0
R3
R0
w1722889667
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/imm_extend.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/imm_extend.v
!i122 8
L0 3 21
R4
r1
!s85 0
31
R11
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/imm_extend.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/imm_extend.v|
!i113 1
R6
R7
R8
vinstr_mem
Z13 !s110 1728716082
!i10b 1
!s100 _2]cbk6YNQ9ECcKm2oV;A0
R2
Io33k;Aa97H^eJ5`::KT?l1
R3
R0
w1728538442
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/instr_mem.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/instr_mem.v
!i122 14
L0 4 18
R4
r1
!s85 0
31
R5
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/instr_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/instr_mem.v|
!i113 1
R6
R12
R8
vmain_decoder
R10
!i10b 1
!s100 l6F`:PeV`?47jEnW7FfL92
R2
Il2kKmX<aJTe;=mhNP7Z1f3
R3
R0
w1728716030
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/main_decoder.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/main_decoder.v
!i122 7
L0 4 47
R4
r1
!s85 0
31
R11
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/main_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/main_decoder.v|
!i113 1
R6
R7
R8
vmux2
R10
!i10b 1
!s100 O<Ld`3jD6QL?6PIEe_QAk1
R2
I:B[SGGlJ?eVZE4CF`8XSD0
R3
R0
w1722889625
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/mux2.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/mux2.v
!i122 6
Z14 L0 4 9
R4
r1
!s85 0
31
R11
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/mux2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/mux2.v|
!i113 1
R6
R7
R8
vmux4
R10
!i10b 1
!s100 V4YdM>hK^I8CMb?cH8Cej3
R2
IJbkQ<^6<z6:@E8c1DSY4I0
R3
R0
w1722889634
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/mux4.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/mux4.v
!i122 5
R14
R4
r1
!s85 0
31
R11
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/mux4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/mux4.v|
!i113 1
R6
R7
R8
vreg_file
R10
!i10b 1
!s100 z2]InGk0[gjzdlc7_WWYI1
R2
IeFRHJ8>_[[[mDcdj7XS<;1
R3
R0
w1722889641
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/reg_file.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/reg_file.v
!i122 4
L0 8 27
R4
r1
!s85 0
31
R11
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/reg_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/reg_file.v|
!i113 1
R6
R7
R8
vreset_ff
R10
!i10b 1
!s100 c1I5T0L8]]ZK0dn2hg0_F0
R2
I52XBU=2T@XKh65UH5Km>i3
R3
R0
w1722889645
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/reset_ff.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/reset_ff.v
!i122 3
L0 4 12
R4
r1
!s85 0
31
R11
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/reset_ff.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/components/reset_ff.v|
!i113 1
R6
R7
R8
vriscv_cpu
Z15 !s110 1728716079
!i10b 1
!s100 BDPY_F7kb9cSASIPIk<bm1
R2
IE<8i[5kLTci3PEmHRLFmZ2
R3
R0
w1728672812
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/riscv_cpu.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/riscv_cpu.v
!i122 1
L0 4 23
R4
r1
!s85 0
31
Z16 !s108 1728716079.000000
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/riscv_cpu.v|
!i113 1
R6
R12
R8
vt1c_riscv_cpu
R15
!i10b 1
!s100 _06EPmW0mYWo69XjmhmhY3
R2
I6^_6Y5PeXkf`3716`j`kf3
R3
R0
w1728652887
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/t1c_riscv_cpu.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/t1c_riscv_cpu.v
!i122 0
R9
R4
r1
!s85 0
31
R16
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/t1c_riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/code/t1c_riscv_cpu.v|
!i113 1
R6
R12
R8
vtb
R13
!i10b 1
!s100 3lMj:0B^XkCNJJiBLB9Bo0
R2
Id4SS_TZ>`M=T=ZUl1V_k:2
R3
R0
w1728538364
8D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/.test/tb.v
FD:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/.test/tb.v
!i122 15
L0 3 532
R4
r1
!s85 0
31
!s108 1728716082.000000
!s107 D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/.test/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/.test|D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/.test/tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+D:/eyantra/intelFPGAlite/20.01/projects/t1c_riscv_cpu/.test
R8
