{
  "design": {
    "design_info": {
      "boundary_crc": "0x4012B1A676CE26BC",
      "device": "xcvc1902-vsva2197-2MP-e-S",
      "gen_directory": "../../../../v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt",
      "name": "dpss_vck190_pt",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "gt_quad": {
        "bufg_gt": "",
        "gt_quad_base": "",
        "bufg_gt_1": "",
        "util_ds_buf": "",
        "dptx_bufg_gt1": ""
      },
      "clk_wizard_1": "",
      "dp_rx_hier_0": {
        "axi_gpio_0": "",
        "axis_data_fifo_0": "",
        "axis_switch_0": "",
        "i2s_transmitter_0": "",
        "proc_sys_reset_0": "",
        "proc_sys_reset_1": "",
        "proc_sys_reset_2": "",
        "proc_sys_reset_3": "",
        "proc_sys_reset_4": "",
        "rx_acr": "",
        "smartconnect_0": "",
        "util_reduced_logic_0": "",
        "util_vector_logic_1": "",
        "v_frmbuf_wr_0": "",
        "vid_edid_0": "",
        "video_frame_crc_0": "",
        "xlconcat_0": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "xlslice_3": "",
        "xlslice_4": "",
        "dprx_gt_ip0": "",
        "v_dp_rxss1_0": ""
      },
      "dp_tx_hier_0": {
        "axis_switch_0": "",
        "clk_wizard_2": "",
        "i2s_receiver_0": "",
        "proc_sys_reset_0": "",
        "proc_sys_reset_1": "",
        "proc_sys_reset_2": "",
        "proc_sys_reset_3": "",
        "smartconnect_0": "",
        "tx_clk_rst": "",
        "util_vector_logic_2": "",
        "v_frmbuf_rd_0": "",
        "video_frame_crc_tx": "",
        "dptx_gt_ip0": "",
        "v_dp_txss1_0": ""
      },
      "oddr_0": "",
      "oddr_1": "",
      "processor_hier_0": {
        "axi_iic_0": "",
        "axi_noc_0": "",
        "axi_timer_0": "",
        "hls_rst": "",
        "proc_sys_reset_0": "",
        "rst_ps8_0_99M": "",
        "smartconnect_0": "",
        "versal_cips_0": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "axi_gpio_0": ""
      },
      "util_ds_buf_2_aud": "",
      "util_ds_buf_aud": "",
      "xlconstant_0": "",
      "xlconstant_1": ""
    },
    "interface_ports": {
      "GT_Serial": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "CH0_DDR4_0_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "CH0_DDR4_0_0_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "CH0_DDR4_0_0_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "CH0_DDR4_0_0_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ADR": {
            "physical_name": "CH0_DDR4_0_0_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "CH0_DDR4_0_0_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "CH0_DDR4_0_0_bg",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ACT_N": {
            "physical_name": "CH0_DDR4_0_0_act_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "CH0_DDR4_0_0_reset_n",
            "direction": "O"
          },
          "CK_T": {
            "physical_name": "CH0_DDR4_0_0_ck_t",
            "direction": "O"
          },
          "CK_C": {
            "physical_name": "CH0_DDR4_0_0_ck_c",
            "direction": "O"
          },
          "CKE": {
            "physical_name": "CH0_DDR4_0_0_cke",
            "direction": "O"
          },
          "CS_N": {
            "physical_name": "CH0_DDR4_0_0_cs_n",
            "direction": "O"
          },
          "DM_N": {
            "physical_name": "CH0_DDR4_0_0_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "CH0_DDR4_0_0_odt",
            "direction": "O"
          }
        }
      },
      "IIC_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "IIC_0_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "IIC_0_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "IIC_0_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "IIC_0_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "IIC_0_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "IIC_0_sda_t",
            "direction": "O"
          }
        }
      },
      "aud_mclk_in": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "36864000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "aud_mclk_in_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "aud_mclk_in_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "refclk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "refclk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sys_clk0_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sys_clk0_0_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "sys_clk0_0_clk_n",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "OBUF_DS_P_0": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aux_rx_data_en_out_n": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "aux_rx_data_in": {
        "direction": "I"
      },
      "aux_rx_data_out": {
        "direction": "O"
      },
      "aux_tx_data_en_out_n": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "aux_tx_data_in": {
        "direction": "I"
      },
      "aux_tx_data_out": {
        "direction": "O"
      },
      "lrclk_rx": {
        "direction": "O"
      },
      "lrclk_tx": {
        "direction": "O"
      },
      "mclk_out_rx": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dpss_vck190_pt_util_ds_buf_2_aud_0_IBUF_DS_ODIV2",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "36864000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "mclk_out_tx": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dpss_vck190_pt_util_ds_buf_2_aud_0_IBUF_DS_ODIV2",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "36864000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "pwd": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "rx_hpd": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "sclk_rx": {
        "direction": "O"
      },
      "sclk_tx": {
        "direction": "O"
      },
      "sdata_rx": {
        "direction": "I"
      },
      "sdata_tx": {
        "direction": "O"
      },
      "tx_hpd": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "gt_quad": {
        "interface_ports": {
          "TX0_GT_IP_Interface": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:gt_tx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_tx_interface_rtl:1.0"
          },
          "TX1_GT_IP_Interface": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:gt_tx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_tx_interface_rtl:1.0"
          },
          "TX2_GT_IP_Interface": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:gt_tx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_tx_interface_rtl:1.0"
          },
          "TX3_GT_IP_Interface": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:gt_tx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_tx_interface_rtl:1.0"
          },
          "RX0_GT_IP_Interface": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:gt_rx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_rx_interface_rtl:1.0"
          },
          "RX1_GT_IP_Interface": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:gt_rx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_rx_interface_rtl:1.0"
          },
          "RX2_GT_IP_Interface": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:gt_rx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_rx_interface_rtl:1.0"
          },
          "RX3_GT_IP_Interface": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:gt_rx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_rx_interface_rtl:1.0"
          },
          "GT_Serial": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "dprx_gt_ip0_diff_gt_ref_clock": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "gt_bufgtclr": {
            "direction": "I"
          },
          "ch0_rxusrclk": {
            "type": "gt_usrclk",
            "direction": "O"
          },
          "hsclk0_lcpllreset": {
            "type": "rst",
            "direction": "I"
          },
          "hsclk0_rpllreset": {
            "type": "rst",
            "direction": "I"
          },
          "hsclk1_lcpllreset": {
            "type": "rst",
            "direction": "I"
          },
          "hsclk1_rpllreset": {
            "type": "rst",
            "direction": "I"
          },
          "hsclk0_lcplllock": {
            "direction": "O"
          },
          "hsclk1_lcplllock": {
            "direction": "O"
          },
          "hsclk0_rplllock": {
            "direction": "O"
          },
          "hsclk1_rplllock": {
            "direction": "O"
          },
          "gtpowergood": {
            "direction": "O"
          },
          "usrclk": {
            "type": "gt_usrclk",
            "direction": "O"
          },
          "gt_bufgtclr1": {
            "direction": "I"
          },
          "usrclk1": {
            "type": "gt_usrclk",
            "direction": "O"
          },
          "s_axi_lite_clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_lite_resetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "bufg_gt": {
            "vlnv": "xilinx.com:ip:bufg_gt:1.0",
            "ip_revision": "7",
            "xci_name": "dpss_vck190_pt_bufg_gt_0",
            "xci_path": "ip\\dpss_vck190_pt_bufg_gt_0\\dpss_vck190_pt_bufg_gt_0.xci",
            "inst_hier_path": "gt_quad/bufg_gt"
          },
          "gt_quad_base": {
            "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_gt_quad_base_0",
            "xci_path": "ip\\dpss_vck190_pt_gt_quad_base_0\\dpss_vck190_pt_gt_quad_base_0.xci",
            "inst_hier_path": "gt_quad/gt_quad_base",
            "parameters": {
              "APB3_CLK_FREQUENCY": {
                "value": "99.999001"
              },
              "CHANNEL_ORDERING": {
                "value": [
                  "/gt_quad/gt_quad_base/TX0_GT_IP_Interface dpss_vck190_pt_dptx_gt_ip0_0./dp_tx_hier_0/dptx_gt_ip0/GT_TX0.0 /gt_quad/gt_quad_base/TX1_GT_IP_Interface",
                  "dpss_vck190_pt_dptx_gt_ip0_0./dp_tx_hier_0/dptx_gt_ip0/GT_TX1.1 /gt_quad/gt_quad_base/TX2_GT_IP_Interface dpss_vck190_pt_dptx_gt_ip0_0./dp_tx_hier_0/dptx_gt_ip0/GT_TX2.2",
                  "/gt_quad/gt_quad_base/TX3_GT_IP_Interface dpss_vck190_pt_dptx_gt_ip0_0./dp_tx_hier_0/dptx_gt_ip0/GT_TX3.3 /gt_quad/gt_quad_base/RX0_GT_IP_Interface",
                  "dpss_vck190_pt_dprx_gt_ip0_0./dp_rx_hier_0/dprx_gt_ip0/GT_RX0.0 /gt_quad/gt_quad_base/RX1_GT_IP_Interface dpss_vck190_pt_dprx_gt_ip0_0./dp_rx_hier_0/dprx_gt_ip0/GT_RX1.1",
                  "/gt_quad/gt_quad_base/RX2_GT_IP_Interface dpss_vck190_pt_dprx_gt_ip0_0./dp_rx_hier_0/dprx_gt_ip0/GT_RX2.2 /gt_quad/gt_quad_base/RX3_GT_IP_Interface",
                  "dpss_vck190_pt_dprx_gt_ip0_0./dp_rx_hier_0/dprx_gt_ip0/GT_RX3.3"
                ]
              },
              "GT_TYPE": {
                "value": "GTY"
              },
              "PORTS_INFO_DICT": {
                "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3} PROT1 {TX0 TX1 TX2 TX3}} GT_TYPE GTY REG_CONF_INTF AXI_LITE BOARD_PARAMETER { }"
              },
              "PROT0_ENABLE": {
                "value": "true"
              },
              "PROT0_GT_DIRECTION": {
                "value": "SIMPLEX_RX"
              },
              "PROT0_LR0_SETTINGS": {
                "value": [
                  "TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
                  "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32",
                  "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625",
                  "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION",
                  "SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL",
                  "RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16",
                  "RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL",
                  "810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false",
                  "RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
                  "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
                  "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
                  "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
                  "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
                  "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
                  "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
                  "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
                  "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
                  "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
                  "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
                  "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
                  "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"
                ]
              },
              "PROT0_LR10_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR11_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR12_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR13_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR14_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR15_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR1_SETTINGS": {
                "value": [
                  "TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
                  "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32",
                  "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625",
                  "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION",
                  "SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL",
                  "RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16",
                  "RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL",
                  "675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false",
                  "RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
                  "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
                  "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
                  "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
                  "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
                  "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
                  "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
                  "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
                  "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
                  "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
                  "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
                  "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
                  "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"
                ]
              },
              "PROT0_LR2_SETTINGS": {
                "value": [
                  "TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
                  "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32",
                  "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625",
                  "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION",
                  "SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL",
                  "RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16",
                  "RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL",
                  "675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false",
                  "RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
                  "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
                  "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
                  "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
                  "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
                  "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
                  "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
                  "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
                  "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
                  "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
                  "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
                  "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
                  "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"
                ]
              },
              "PROT0_LR3_SETTINGS": {
                "value": [
                  "TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
                  "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32",
                  "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625",
                  "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION",
                  "SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL",
                  "RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16",
                  "RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL",
                  "506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false",
                  "RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
                  "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
                  "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
                  "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
                  "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
                  "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
                  "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
                  "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
                  "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
                  "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
                  "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
                  "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
                  "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"
                ]
              },
              "PROT0_LR4_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR5_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR6_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR7_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR8_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_LR9_SETTINGS": {
                "value": "NA NA"
              },
              "PROT0_NO_OF_RX_LANES": {
                "value": "4"
              },
              "PROT0_RX_MASTERCLK_SRC": {
                "value": "RX0"
              },
              "PROT0_TX_MASTERCLK_SRC": {
                "value": "None"
              },
              "PROT1_ENABLE": {
                "value": "true"
              },
              "PROT1_GT_DIRECTION": {
                "value": "SIMPLEX_TX"
              },
              "PROT1_LR0_SETTINGS": {
                "value": [
                  "PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL",
                  "RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32",
                  "RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0",
                  "INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false",
                  "RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
                  "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
                  "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
                  "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
                  "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
                  "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
                  "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
                  "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
                  "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
                  "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
                  "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
                  "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
                  "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0",
                  "TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000",
                  "TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync",
                  "TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false",
                  "TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY"
                ]
              },
              "PROT1_LR10_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR11_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR12_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR13_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR14_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR15_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR1_SETTINGS": {
                "value": [
                  "PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL",
                  "RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32",
                  "RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0",
                  "INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false",
                  "RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
                  "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
                  "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
                  "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
                  "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
                  "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
                  "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
                  "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
                  "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
                  "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
                  "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
                  "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
                  "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0",
                  "TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000",
                  "TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync",
                  "TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false",
                  "TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY"
                ]
              },
              "PROT1_LR2_SETTINGS": {
                "value": [
                  "PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL",
                  "RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32",
                  "RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0",
                  "INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false",
                  "RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
                  "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
                  "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
                  "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
                  "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
                  "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
                  "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
                  "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
                  "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
                  "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
                  "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
                  "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
                  "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0",
                  "TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000",
                  "TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync",
                  "TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false",
                  "TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY"
                ]
              },
              "PROT1_LR3_SETTINGS": {
                "value": [
                  "PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL",
                  "RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32",
                  "RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0",
                  "INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false",
                  "RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
                  "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
                  "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
                  "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
                  "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
                  "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
                  "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
                  "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
                  "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
                  "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
                  "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
                  "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
                  "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0",
                  "TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000",
                  "TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync",
                  "TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false",
                  "TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY"
                ]
              },
              "PROT1_LR4_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR5_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR6_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR7_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR8_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_LR9_SETTINGS": {
                "value": "NA NA"
              },
              "PROT1_NO_OF_TX_LANES": {
                "value": "4"
              },
              "PROT1_RX_MASTERCLK_SRC": {
                "value": "None"
              },
              "PROT1_TX_MASTERCLK_SRC": {
                "value": "TX0"
              },
              "QUAD_USAGE": {
                "value": [
                  "TX_QUAD_CH {",
                  "TXQuad_0_/gt_quad/gt_quad_base {/gt_quad/gt_quad_base dpss_vck190_pt_dptx_gt_ip0_0.IP_CH0,dpss_vck190_pt_dptx_gt_ip0_0.IP_CH1,dpss_vck190_pt_dptx_gt_ip0_0.IP_CH2,dpss_vck190_pt_dptx_gt_ip0_0.IP_CH3",
                  "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
                  "}",
                  "RX_QUAD_CH {",
                  "RXQuad_0_/gt_quad/gt_quad_base {/gt_quad/gt_quad_base dpss_vck190_pt_dprx_gt_ip0_0.IP_CH0,dpss_vck190_pt_dprx_gt_ip0_0.IP_CH1,dpss_vck190_pt_dprx_gt_ip0_0.IP_CH2,dpss_vck190_pt_dprx_gt_ip0_0.IP_CH3",
                  "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
                  "}"
                ]
              },
              "REFCLK_LIST": {
                "value": "{/refclk_clk_p[0]} {/refclk_clk_p[0]}"
              },
              "REFCLK_STRING": {
                "value": [
                  "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_270_MHz_unique1 HSCLK0_RPLLGTREFCLK0 refclk_PROT1_R0_270_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_270_MHz_unique1 HSCLK1_RPLLGTREFCLK0",
                  "refclk_PROT1_R0_270_MHz_unique1"
                ]
              },
              "REG_CONF_INTF": {
                "value": "AXI_LITE"
              },
              "RX0_LANE_SEL": {
                "value": "PROT0"
              },
              "RX1_LANE_SEL": {
                "value": "PROT0"
              },
              "RX2_LANE_SEL": {
                "value": "PROT0"
              },
              "RX3_LANE_SEL": {
                "value": "PROT0"
              },
              "TX0_LANE_SEL": {
                "value": "PROT1"
              },
              "TX1_LANE_SEL": {
                "value": "PROT1"
              },
              "TX2_LANE_SEL": {
                "value": "PROT1"
              },
              "TX3_LANE_SEL": {
                "value": "PROT1"
              }
            },
            "interface_ports": {
              "AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "AXI_LITE": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "18",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "bufg_gt_1": {
            "vlnv": "xilinx.com:ip:bufg_gt:1.0",
            "ip_revision": "7",
            "xci_name": "dpss_vck190_pt_bufg_gt_1_0",
            "xci_path": "ip\\dpss_vck190_pt_bufg_gt_1_0\\dpss_vck190_pt_bufg_gt_1_0.xci",
            "inst_hier_path": "gt_quad/bufg_gt_1"
          },
          "util_ds_buf": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "31",
            "xci_name": "dpss_vck190_pt_util_ds_buf_0",
            "xci_path": "ip\\dpss_vck190_pt_util_ds_buf_0\\dpss_vck190_pt_util_ds_buf_0.xci",
            "inst_hier_path": "gt_quad/util_ds_buf",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "dptx_bufg_gt1": {
            "vlnv": "xilinx.com:ip:bufg_gt:1.0",
            "ip_revision": "7",
            "xci_name": "dpss_vck190_pt_dptx_bufg_gt1_0",
            "xci_path": "ip\\dpss_vck190_pt_dptx_bufg_gt1_0\\dpss_vck190_pt_dptx_bufg_gt1_0.xci",
            "inst_hier_path": "gt_quad/dptx_bufg_gt1",
            "parameters": {
              "FREQ_HZ": {
                "value": "506.25"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "gt_quad_base/AXI_LITE",
              "AXI_LITE"
            ]
          },
          "dprx_gt_ip0_GT_RX0": {
            "interface_ports": [
              "RX0_GT_IP_Interface",
              "gt_quad_base/RX0_GT_IP_Interface"
            ]
          },
          "dprx_gt_ip0_GT_RX1": {
            "interface_ports": [
              "RX1_GT_IP_Interface",
              "gt_quad_base/RX1_GT_IP_Interface"
            ]
          },
          "dprx_gt_ip0_GT_RX2": {
            "interface_ports": [
              "RX2_GT_IP_Interface",
              "gt_quad_base/RX2_GT_IP_Interface"
            ]
          },
          "dprx_gt_ip0_GT_RX3": {
            "interface_ports": [
              "RX3_GT_IP_Interface",
              "gt_quad_base/RX3_GT_IP_Interface"
            ]
          },
          "dprx_gt_ip0_diff_gt_ref_clock_1": {
            "interface_ports": [
              "dprx_gt_ip0_diff_gt_ref_clock",
              "util_ds_buf/CLK_IN_D"
            ]
          },
          "dptx_gt_ip0_GT_TX0": {
            "interface_ports": [
              "TX0_GT_IP_Interface",
              "gt_quad_base/TX0_GT_IP_Interface"
            ]
          },
          "dptx_gt_ip0_GT_TX1": {
            "interface_ports": [
              "TX1_GT_IP_Interface",
              "gt_quad_base/TX1_GT_IP_Interface"
            ]
          },
          "dptx_gt_ip0_GT_TX2": {
            "interface_ports": [
              "TX2_GT_IP_Interface",
              "gt_quad_base/TX2_GT_IP_Interface"
            ]
          },
          "dptx_gt_ip0_GT_TX3": {
            "interface_ports": [
              "TX3_GT_IP_Interface",
              "gt_quad_base/TX3_GT_IP_Interface"
            ]
          },
          "gt_quad_base_GT_Serial": {
            "interface_ports": [
              "GT_Serial",
              "gt_quad_base/GT_Serial"
            ]
          }
        },
        "nets": {
          "bufg_gt_1_usrclk": {
            "ports": [
              "bufg_gt_1/usrclk",
              "usrclk",
              "gt_quad_base/ch1_txusrclk",
              "gt_quad_base/ch2_txusrclk",
              "gt_quad_base/ch3_txusrclk",
              "gt_quad_base/ch0_txusrclk"
            ]
          },
          "bufg_gt_usrclk": {
            "ports": [
              "bufg_gt/usrclk",
              "ch0_rxusrclk",
              "gt_quad_base/ch0_rxusrclk",
              "gt_quad_base/ch1_rxusrclk",
              "gt_quad_base/ch2_rxusrclk",
              "gt_quad_base/ch3_rxusrclk"
            ]
          },
          "dprx_gt_ip0_rx_bufg_gt_clr": {
            "ports": [
              "gt_bufgtclr",
              "bufg_gt/gt_bufgtclr"
            ]
          },
          "dprx_gt_ip0_rx_pll0_reset": {
            "ports": [
              "hsclk0_lcpllreset",
              "gt_quad_base/hsclk0_lcpllreset"
            ]
          },
          "dprx_gt_ip0_rx_pll1_reset": {
            "ports": [
              "hsclk1_lcpllreset",
              "gt_quad_base/hsclk1_lcpllreset"
            ]
          },
          "dptx_bufg_gt1_usrclk": {
            "ports": [
              "dptx_bufg_gt1/usrclk",
              "usrclk1"
            ]
          },
          "dptx_gt_ip0_tx_bufg_gt_clr": {
            "ports": [
              "gt_bufgtclr1",
              "dptx_bufg_gt1/gt_bufgtclr",
              "bufg_gt_1/gt_bufgtclr"
            ]
          },
          "dptx_gt_ip0_tx_pll0_reset": {
            "ports": [
              "hsclk0_rpllreset",
              "gt_quad_base/hsclk0_rpllreset"
            ]
          },
          "dptx_gt_ip0_tx_pll1_reset": {
            "ports": [
              "hsclk1_rpllreset",
              "gt_quad_base/hsclk1_rpllreset"
            ]
          },
          "gt_quad_base_ch0_rxoutclk": {
            "ports": [
              "gt_quad_base/ch0_rxoutclk",
              "bufg_gt/outclk"
            ]
          },
          "gt_quad_base_ch0_txoutclk": {
            "ports": [
              "gt_quad_base/ch0_txoutclk",
              "bufg_gt_1/outclk"
            ]
          },
          "gt_quad_base_ch1_txoutclk": {
            "ports": [
              "gt_quad_base/ch1_txoutclk",
              "dptx_bufg_gt1/outclk"
            ]
          },
          "gt_quad_base_gtpowergood": {
            "ports": [
              "gt_quad_base/gtpowergood",
              "gtpowergood"
            ]
          },
          "gt_quad_base_hsclk0_lcplllock": {
            "ports": [
              "gt_quad_base/hsclk0_lcplllock",
              "hsclk0_lcplllock"
            ]
          },
          "gt_quad_base_hsclk0_rplllock": {
            "ports": [
              "gt_quad_base/hsclk0_rplllock",
              "hsclk0_rplllock"
            ]
          },
          "gt_quad_base_hsclk1_lcplllock": {
            "ports": [
              "gt_quad_base/hsclk1_lcplllock",
              "hsclk1_lcplllock"
            ]
          },
          "gt_quad_base_hsclk1_rplllock": {
            "ports": [
              "gt_quad_base/hsclk1_rplllock",
              "hsclk1_rplllock"
            ]
          },
          "s_axi_lite_clk_1": {
            "ports": [
              "s_axi_lite_clk",
              "gt_quad_base/s_axi_lite_clk"
            ]
          },
          "s_axi_lite_resetn_1": {
            "ports": [
              "s_axi_lite_resetn",
              "gt_quad_base/s_axi_lite_resetn"
            ]
          },
          "util_ds_buf_IBUF_OUT": {
            "ports": [
              "util_ds_buf/IBUF_OUT",
              "gt_quad_base/GT_REFCLK0",
              "gt_quad_base/GT_REFCLK1"
            ]
          }
        }
      },
      "clk_wizard_1": {
        "vlnv": "xilinx.com:ip:clk_wizard:1.0",
        "ip_revision": "11",
        "xci_name": "dpss_vck190_pt_clk_wizard_1_0",
        "xci_path": "ip\\dpss_vck190_pt_clk_wizard_1_0\\dpss_vck190_pt_clk_wizard_1_0.xci",
        "inst_hier_path": "clk_wizard_1",
        "parameters": {
          "CLKOUT_DRIVES": {
            "value": "BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"
          },
          "CLKOUT_DYN_PS": {
            "value": "None,None,None,None,None,None,None"
          },
          "CLKOUT_MATCHED_ROUTING": {
            "value": "false,false,false,false,false,false,false"
          },
          "CLKOUT_PORT": {
            "value": "clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7"
          },
          "CLKOUT_REQUESTED_DUTY_CYCLE": {
            "value": "50.000,50.000,50.000,50.000,50.000,50.000,50.000"
          },
          "CLKOUT_REQUESTED_OUT_FREQUENCY": {
            "value": "24.576,36.864,100.000,100.000,100.000,100.000,100.000"
          },
          "CLKOUT_REQUESTED_PHASE": {
            "value": "0.000,0.000,0.000,0.000,0.000,0.000,0.000"
          },
          "CLKOUT_USED": {
            "value": "true,false,false,false,false,false,false"
          },
          "PRIM_IN_FREQ": {
            "value": "36.864"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "dp_rx_hier_0": {
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "rx_video_MM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "GT_RX3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt_rx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_rx_interface_rtl:1.0"
          },
          "GT_RX0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt_rx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_rx_interface_rtl:1.0"
          },
          "GT_RX1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt_rx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_rx_interface_rtl:1.0"
          },
          "GT_RX2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt_rx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_rx_interface_rtl:1.0"
          }
        },
        "ports": {
          "Dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aud_clk_out_0": {
            "direction": "O"
          },
          "aud_mclk": {
            "type": "clk",
            "direction": "I"
          },
          "aux_rx_data_en_out_n_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aux_rx_data_in_0": {
            "direction": "I"
          },
          "aux_rx_data_out_0": {
            "direction": "O"
          },
          "dcm_locked_0": {
            "direction": "I"
          },
          "dprxss_dp_irq": {
            "direction": "O"
          },
          "ext_reset_in_0": {
            "type": "rst",
            "direction": "I"
          },
          "fmbuf_wr_intr": {
            "type": "intr",
            "direction": "O"
          },
          "hls_rstn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "lrclk_out_0": {
            "direction": "O"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rx_hpd": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sclk_out_0": {
            "direction": "O"
          },
          "sdata_0_out_0": {
            "direction": "O"
          },
          "system_clk": {
            "type": "clk",
            "direction": "I"
          },
          "system_rst": {
            "direction": "I"
          },
          "system_rstn": {
            "type": "rst",
            "direction": "I"
          },
          "video_clk_300": {
            "type": "clk",
            "direction": "I"
          },
          "rx_pll1_reset": {
            "type": "rst",
            "direction": "O"
          },
          "gt_powergood": {
            "direction": "I"
          },
          "rx_bufg_gt_clr": {
            "direction": "O"
          },
          "gt_rxusrclk": {
            "type": "gt_usrclk",
            "direction": "I"
          },
          "rx_pll0_reset": {
            "type": "rst",
            "direction": "O"
          },
          "rx_pll0_locked": {
            "direction": "I"
          },
          "rx_pll1_locked1": {
            "direction": "I"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "dpss_vck190_pt_axi_gpio_0_0",
            "xci_path": "ip\\dpss_vck190_pt_axi_gpio_0_0\\dpss_vck190_pt_axi_gpio_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/axi_gpio_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "2"
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "ip_revision": "11",
            "xci_name": "dpss_vck190_pt_axis_data_fifo_0_0",
            "xci_path": "ip\\dpss_vck190_pt_axis_data_fifo_0_0\\dpss_vck190_pt_axis_data_fifo_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/axis_data_fifo_0"
          },
          "axis_switch_0": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "ip_revision": "29",
            "xci_name": "dpss_vck190_pt_axis_switch_0_0",
            "xci_path": "ip\\dpss_vck190_pt_axis_switch_0_0\\dpss_vck190_pt_axis_switch_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/axis_switch_0",
            "parameters": {
              "DECODER_REG": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "ROUTING_MODE": {
                "value": "1"
              }
            }
          },
          "i2s_transmitter_0": {
            "vlnv": "xilinx.com:ip:i2s_transmitter:1.0",
            "ip_revision": "7",
            "xci_name": "dpss_vck190_pt_i2s_transmitter_0_0",
            "xci_path": "ip\\dpss_vck190_pt_i2s_transmitter_0_0\\dpss_vck190_pt_i2s_transmitter_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/i2s_transmitter_0",
            "parameters": {
              "C_DEPTH": {
                "value": "1024"
              },
              "C_ENABLE_FIFO_COUNT": {
                "value": "true"
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_proc_sys_reset_0_0",
            "xci_path": "ip\\dpss_vck190_pt_proc_sys_reset_0_0\\dpss_vck190_pt_proc_sys_reset_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/proc_sys_reset_0"
          },
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_proc_sys_reset_1_0",
            "xci_path": "ip\\dpss_vck190_pt_proc_sys_reset_1_0\\dpss_vck190_pt_proc_sys_reset_1_0.xci",
            "inst_hier_path": "dp_rx_hier_0/proc_sys_reset_1"
          },
          "proc_sys_reset_2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_proc_sys_reset_2_0",
            "xci_path": "ip\\dpss_vck190_pt_proc_sys_reset_2_0\\dpss_vck190_pt_proc_sys_reset_2_0.xci",
            "inst_hier_path": "dp_rx_hier_0/proc_sys_reset_2"
          },
          "proc_sys_reset_3": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_proc_sys_reset_3_0",
            "xci_path": "ip\\dpss_vck190_pt_proc_sys_reset_3_0\\dpss_vck190_pt_proc_sys_reset_3_0.xci",
            "inst_hier_path": "dp_rx_hier_0/proc_sys_reset_3"
          },
          "proc_sys_reset_4": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_proc_sys_reset_4_0",
            "xci_path": "ip\\dpss_vck190_pt_proc_sys_reset_4_0\\dpss_vck190_pt_proc_sys_reset_4_0.xci",
            "inst_hier_path": "dp_rx_hier_0/proc_sys_reset_4"
          },
          "rx_acr": {
            "vlnv": "xilinx.com:ip:audio_clock_recovery_unit:1.0",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_rx_acr_0",
            "xci_path": "ip\\dpss_vck190_pt_rx_acr_0\\dpss_vck190_pt_rx_acr_0.xci",
            "inst_hier_path": "dp_rx_hier_0/rx_acr"
          },
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "21",
            "xci_name": "dpss_vck190_pt_smartconnect_0_0",
            "xci_path": "ip\\dpss_vck190_pt_smartconnect_0_0\\dpss_vck190_pt_smartconnect_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/smartconnect_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "ip_revision": "5",
            "xci_name": "dpss_vck190_pt_util_reduced_logic_0_0",
            "xci_path": "ip\\dpss_vck190_pt_util_reduced_logic_0_0\\dpss_vck190_pt_util_reduced_logic_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/util_reduced_logic_0",
            "parameters": {
              "C_SIZE": {
                "value": "2"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_util_vector_logic_1_0",
            "xci_path": "ip\\dpss_vck190_pt_util_vector_logic_1_0\\dpss_vck190_pt_util_vector_logic_1_0.xci",
            "inst_hier_path": "dp_rx_hier_0/util_vector_logic_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "v_frmbuf_wr_0": {
            "vlnv": "xilinx.com:ip:v_frmbuf_wr:2.5",
            "ip_revision": "0",
            "xci_name": "dpss_vck190_pt_v_frmbuf_wr_0_0",
            "xci_path": "ip\\dpss_vck190_pt_v_frmbuf_wr_0_0\\dpss_vck190_pt_v_frmbuf_wr_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/v_frmbuf_wr_0",
            "parameters": {
              "AXIMM_DATA_WIDTH": {
                "value": "256"
              },
              "AXIMM_NUM_OUTSTANDING": {
                "value": "8"
              },
              "C_M_AXI_MM_VIDEO_DATA_WIDTH": {
                "value": "256"
              },
              "HAS_RGBX10": {
                "value": "1"
              },
              "HAS_YUV8": {
                "value": "1"
              },
              "HAS_YUVX8": {
                "value": "0"
              },
              "HAS_YUVX10": {
                "value": "1"
              },
              "HAS_YUYV8": {
                "value": "1"
              },
              "HAS_Y_UV10": {
                "value": "1"
              },
              "MAX_COLS": {
                "value": "7680"
              },
              "MAX_DATA_WIDTH": {
                "value": "10"
              },
              "MAX_NR_PLANES": {
                "value": "2"
              },
              "MAX_ROWS": {
                "value": "4320"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "4"
              }
            },
            "interface_ports": {
              "m_axi_mm_video": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_m_axi_mm_video",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_m_axi_mm_video": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "vid_edid_0": {
            "vlnv": "xilinx.com:ip:vid_edid:1.0",
            "ip_revision": "1",
            "xci_name": "dpss_vck190_pt_vid_edid_0_0",
            "xci_path": "ip\\dpss_vck190_pt_vid_edid_0_0\\dpss_vck190_pt_vid_edid_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/vid_edid_0"
          },
          "video_frame_crc_0": {
            "vlnv": "xilinx.com:ip:video_frame_crc:1.0",
            "ip_revision": "5",
            "xci_name": "dpss_vck190_pt_video_frame_crc_0_0",
            "xci_path": "ip\\dpss_vck190_pt_video_frame_crc_0_0\\dpss_vck190_pt_video_frame_crc_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/video_frame_crc_0",
            "parameters": {
              "BPC": {
                "value": "10"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "5",
            "xci_name": "dpss_vck190_pt_xlconcat_0_0",
            "xci_path": "ip\\dpss_vck190_pt_xlconcat_0_0\\dpss_vck190_pt_xlconcat_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/xlconcat_0"
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_xlslice_0_0",
            "xci_path": "ip\\dpss_vck190_pt_xlslice_0_0\\dpss_vck190_pt_xlslice_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_xlslice_1_0",
            "xci_path": "ip\\dpss_vck190_pt_xlslice_1_0\\dpss_vck190_pt_xlslice_1_0.xci",
            "inst_hier_path": "dp_rx_hier_0/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_xlslice_2_0",
            "xci_path": "ip\\dpss_vck190_pt_xlslice_2_0\\dpss_vck190_pt_xlslice_2_0.xci",
            "inst_hier_path": "dp_rx_hier_0/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "11"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "12"
              }
            }
          },
          "xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_xlslice_3_0",
            "xci_path": "ip\\dpss_vck190_pt_xlslice_3_0\\dpss_vck190_pt_xlslice_3_0.xci",
            "inst_hier_path": "dp_rx_hier_0/xlslice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "19"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "24"
              },
              "DOUT_WIDTH": {
                "value": "20"
              }
            }
          },
          "xlslice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_xlslice_4_0",
            "xci_path": "ip\\dpss_vck190_pt_xlslice_4_0\\dpss_vck190_pt_xlslice_4_0.xci",
            "inst_hier_path": "dp_rx_hier_0/xlslice_4",
            "parameters": {
              "DIN_FROM": {
                "value": "19"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "24"
              },
              "DOUT_WIDTH": {
                "value": "20"
              }
            }
          },
          "dprx_gt_ip0": {
            "vlnv": "xilinx.com:ip:v_vid_gt_bridge:2.0",
            "ip_revision": "4",
            "xci_name": "dpss_vck190_pt_dprx_gt_ip0_0",
            "xci_path": "ip\\dpss_vck190_pt_dprx_gt_ip0_0\\dpss_vck190_pt_dprx_gt_ip0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/dprx_gt_ip0",
            "parameters": {
              "c_enable_rx": {
                "value": "1"
              },
              "c_enable_tx": {
                "value": "0"
              },
              "c_new_dp": {
                "value": "1"
              },
              "c_protocol": {
                "value": "0"
              },
              "c_rx_num_ch": {
                "value": "4"
              },
              "c_rx_rate": {
                "value": "8.1"
              }
            }
          },
          "v_dp_rxss1_0": {
            "vlnv": "xilinx.com:ip:v_dp_rxss1:3.1",
            "ip_revision": "1",
            "xci_name": "dpss_vck190_pt_v_dp_rxss1_0_0",
            "xci_path": "ip\\dpss_vck190_pt_v_dp_rxss1_0_0\\dpss_vck190_pt_v_dp_rxss1_0_0.xci",
            "inst_hier_path": "dp_rx_hier_0/v_dp_rxss1_0",
            "parameters": {
              "AUDIO_ENABLE": {
                "value": "1"
              },
              "AUX_IO_LOC": {
                "value": "1"
              },
              "BITS_PER_COLOR": {
                "value": "10"
              },
              "C_LINK_RATE": {
                "value": "30"
              },
              "ENABLE_8B10B_DEC": {
                "value": "1"
              },
              "INCLUDE_AXI_IIC": {
                "value": "0"
              },
              "INCLUDE_CLK_WIZ": {
                "value": "1"
              },
              "LINK_RATE": {
                "value": "8.1"
              }
            },
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "15"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "memory_map_ref": "s_axi"
              },
              "s_axis_phy_rx_sb_status": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_phy_rx_sb_control": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axis_lnk_rx_lane0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "506250000"
                  }
                }
              },
              "s_axis_lnk_rx_lane1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "506250000"
                  }
                }
              },
              "s_axis_lnk_rx_lane2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "506250000"
                  }
                }
              },
              "s_axis_lnk_rx_lane3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "506250000"
                  }
                }
              },
              "edid_iic": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              },
              "aud_axi_egress": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0"
                  },
                  "HAS_TLAST": {
                    "value": "0"
                  }
                }
              },
              "m_axis_video_stream1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0"
                  }
                }
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x0000",
                      "range": "32K",
                      "width": "15",
                      "usage": "register",
                      "bank_blocks": {
                        "dp;/dp/dp_s_axilite/Reg;xilinx.com:ip:displayport:8.1;/dp;dp_s_axilite;NONE;NONE": {
                          "base_address": "0x0000",
                          "range": "8K",
                          "width": "13",
                          "usage": "register"
                        },
                        "clk_wiz;/clk_wiz/s_axi_lite/Reg;xilinx.com:ip:clk_wizard:1.0;/clk_wiz;s_axi_lite;NONE;NONE": {
                          "base_address": "0x5000",
                          "range": "4K",
                          "width": "12",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "dprx_gt_ip0/GT_RX3",
              "GT_RX3"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "dprx_gt_ip0/GT_RX0",
              "GT_RX0"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "dprx_gt_ip0/GT_RX1",
              "GT_RX1"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "dprx_gt_ip0/GT_RX2",
              "GT_RX2"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "smartconnect_0/S00_AXI"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "axis_data_fifo_0/M_AXIS"
            ]
          },
          "axis_switch_0_M00_AXIS": {
            "interface_ports": [
              "axis_data_fifo_0/S_AXIS",
              "axis_switch_0/M00_AXIS"
            ]
          },
          "axis_switch_0_M01_AXIS": {
            "interface_ports": [
              "axis_switch_0/M01_AXIS",
              "i2s_transmitter_0/s_axis_aud"
            ]
          },
          "dprx_gt_ip0_DP_RX_AXI4S_CH0": {
            "interface_ports": [
              "dprx_gt_ip0/DP_RX_AXI4S_CH0",
              "v_dp_rxss1_0/s_axis_lnk_rx_lane0"
            ]
          },
          "dprx_gt_ip0_DP_RX_AXI4S_CH1": {
            "interface_ports": [
              "dprx_gt_ip0/DP_RX_AXI4S_CH1",
              "v_dp_rxss1_0/s_axis_lnk_rx_lane1"
            ]
          },
          "dprx_gt_ip0_DP_RX_AXI4S_CH2": {
            "interface_ports": [
              "dprx_gt_ip0/DP_RX_AXI4S_CH2",
              "v_dp_rxss1_0/s_axis_lnk_rx_lane2"
            ]
          },
          "dprx_gt_ip0_DP_RX_AXI4S_CH3": {
            "interface_ports": [
              "dprx_gt_ip0/DP_RX_AXI4S_CH3",
              "v_dp_rxss1_0/s_axis_lnk_rx_lane3"
            ]
          },
          "dprx_gt_ip0_DP_RX_PHY_SB_STS": {
            "interface_ports": [
              "dprx_gt_ip0/DP_RX_PHY_SB_STS",
              "v_dp_rxss1_0/s_axis_phy_rx_sb_status"
            ]
          },
          "smartconnect_0_M00_AXI": {
            "interface_ports": [
              "smartconnect_0/M00_AXI",
              "v_dp_rxss1_0/s_axi"
            ]
          },
          "smartconnect_0_M01_AXI": {
            "interface_ports": [
              "smartconnect_0/M01_AXI",
              "video_frame_crc_0/S_AXI"
            ]
          },
          "smartconnect_0_M02_AXI": {
            "interface_ports": [
              "rx_acr/s_axi_ctrl",
              "smartconnect_0/M02_AXI"
            ]
          },
          "smartconnect_0_M03_AXI": {
            "interface_ports": [
              "smartconnect_0/M03_AXI",
              "vid_edid_0/s_axi"
            ]
          },
          "smartconnect_0_M04_AXI": {
            "interface_ports": [
              "axi_gpio_0/S_AXI",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M05_AXI": {
            "interface_ports": [
              "axis_switch_0/S_AXI_CTRL",
              "smartconnect_0/M05_AXI"
            ]
          },
          "smartconnect_0_M06_AXI": {
            "interface_ports": [
              "i2s_transmitter_0/s_axi_ctrl",
              "smartconnect_0/M06_AXI"
            ]
          },
          "smartconnect_0_M07_AXI": {
            "interface_ports": [
              "smartconnect_0/M07_AXI",
              "v_frmbuf_wr_0/s_axi_CTRL"
            ]
          },
          "v_dp_rxss1_0_aud_axi_egress": {
            "interface_ports": [
              "v_dp_rxss1_0/aud_axi_egress",
              "axis_switch_0/S00_AXIS"
            ]
          },
          "v_dp_rxss1_0_m_axis_phy_rx_sb_control": {
            "interface_ports": [
              "dprx_gt_ip0/DP_RX_PHY_SB_CTRL",
              "v_dp_rxss1_0/m_axis_phy_rx_sb_control"
            ]
          },
          "v_dp_rxss1_0_m_axis_video_stream1": {
            "interface_ports": [
              "video_frame_crc_0/Vid_In_AXIS",
              "v_dp_rxss1_0/m_axis_video_stream1"
            ]
          },
          "v_frmbuf_wr_0_m_axi_mm_video": {
            "interface_ports": [
              "rx_video_MM",
              "v_frmbuf_wr_0/m_axi_mm_video"
            ]
          },
          "video_frame_crc_0_Vid_Out_AXIS": {
            "interface_ports": [
              "v_frmbuf_wr_0/s_axis_video",
              "video_frame_crc_0/Vid_Out_AXIS"
            ]
          }
        },
        "nets": {
          "Net3": {
            "ports": [
              "v_dp_rxss1_0/edid_iic_sda_t",
              "vid_edid_0/iic_sda_in",
              "xlconcat_0/In1"
            ]
          },
          "aud_mclk_1": {
            "ports": [
              "aud_mclk",
              "i2s_transmitter_0/aud_mclk",
              "proc_sys_reset_3/slowest_sync_clk",
              "proc_sys_reset_4/slowest_sync_clk",
              "rx_acr/aud_mclk"
            ]
          },
          "aux_reset_in_1": {
            "ports": [
              "hls_rstn",
              "proc_sys_reset_1/aux_reset_in"
            ]
          },
          "aux_rx_data_in_0_1": {
            "ports": [
              "aux_rx_data_in_0",
              "v_dp_rxss1_0/aux_rx_data_in"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "xlslice_0/Din",
              "xlslice_1/Din"
            ]
          },
          "ctl_reset_1": {
            "ports": [
              "system_rst",
              "vid_edid_0/ctl_reset"
            ]
          },
          "dcm_locked_0_1": {
            "ports": [
              "dcm_locked_0",
              "proc_sys_reset_0/dcm_locked",
              "proc_sys_reset_1/dcm_locked"
            ]
          },
          "dprx_gt_ip0_rx_bufg_gt_clr": {
            "ports": [
              "dprx_gt_ip0/rx_bufg_gt_clr",
              "rx_bufg_gt_clr"
            ]
          },
          "dprx_gt_ip0_rx_pll0_reset": {
            "ports": [
              "dprx_gt_ip0/rx_pll0_reset",
              "rx_pll0_reset"
            ]
          },
          "dprx_gt_ip0_rx_pll1_reset": {
            "ports": [
              "dprx_gt_ip0/rx_pll1_reset",
              "rx_pll1_reset"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "ext_reset_in_0",
              "proc_sys_reset_0/ext_reset_in",
              "proc_sys_reset_1/ext_reset_in",
              "proc_sys_reset_2/ext_reset_in",
              "proc_sys_reset_3/ext_reset_in",
              "proc_sys_reset_4/ext_reset_in"
            ]
          },
          "gt_powergood_1": {
            "ports": [
              "gt_powergood",
              "dprx_gt_ip0/gt_powergood"
            ]
          },
          "gt_rxusrclk_1": {
            "ports": [
              "gt_rxusrclk",
              "dprx_gt_ip0/gt_rxusrclk",
              "v_dp_rxss1_0/rx_lnk_clk"
            ]
          },
          "i2s_transmitter_0_fifo_rdata_count": {
            "ports": [
              "i2s_transmitter_0/fifo_rdata_count",
              "xlslice_2/Din"
            ]
          },
          "i2s_transmitter_0_irq": {
            "ports": [
              "i2s_transmitter_0/irq",
              "irq"
            ]
          },
          "i2s_transmitter_0_lrclk_out": {
            "ports": [
              "i2s_transmitter_0/lrclk_out",
              "lrclk_out_0"
            ]
          },
          "i2s_transmitter_0_sclk_out": {
            "ports": [
              "i2s_transmitter_0/sclk_out",
              "sclk_out_0"
            ]
          },
          "i2s_transmitter_0_sdata_0_out": {
            "ports": [
              "i2s_transmitter_0/sdata_0_out",
              "sdata_0_out_0"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn1",
              "video_frame_crc_0/vid_in_axis_aresetn"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "proc_sys_reset_0/peripheral_reset",
              "v_dp_rxss1_0/rx_vid_rst"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_1/peripheral_aresetn",
              "v_frmbuf_wr_0/ap_rst_n"
            ]
          },
          "proc_sys_reset_2_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_2/peripheral_aresetn",
              "rx_acr/acr_resetn",
              "rx_acr/ref_clk_resetn"
            ]
          },
          "proc_sys_reset_3_peripheral_reset": {
            "ports": [
              "proc_sys_reset_3/peripheral_reset",
              "rx_acr/aud_mrst"
            ]
          },
          "proc_sys_reset_4_peripheral_reset": {
            "ports": [
              "proc_sys_reset_4/peripheral_reset",
              "i2s_transmitter_0/aud_mrst"
            ]
          },
          "rx_acr_aud_clk_out": {
            "ports": [
              "rx_acr/aud_clk_out",
              "aud_clk_out_0"
            ]
          },
          "rx_pll0_locked_1": {
            "ports": [
              "rx_pll0_locked",
              "dprx_gt_ip0/rx_pll0_locked"
            ]
          },
          "rx_pll1_locked1_1": {
            "ports": [
              "rx_pll1_locked1",
              "dprx_gt_ip0/rx_pll1_locked"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "util_reduced_logic_0/Res",
              "v_dp_rxss1_0/edid_iic_sda_i"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "aux_rx_data_en_out_n_0"
            ]
          },
          "v_dp_rxss1_0_acr_m_aud": {
            "ports": [
              "v_dp_rxss1_0/acr_m_aud",
              "xlslice_3/Din"
            ]
          },
          "v_dp_rxss1_0_acr_n_aud": {
            "ports": [
              "v_dp_rxss1_0/acr_n_aud",
              "xlslice_4/Din"
            ]
          },
          "v_dp_rxss1_0_acr_valid": {
            "ports": [
              "v_dp_rxss1_0/acr_valid",
              "rx_acr/acr_valid_in"
            ]
          },
          "v_dp_rxss1_0_aux_rx_data_en_out_n": {
            "ports": [
              "v_dp_rxss1_0/aux_rx_data_en_out_n",
              "util_vector_logic_1/Op1"
            ]
          },
          "v_dp_rxss1_0_aux_rx_data_out": {
            "ports": [
              "v_dp_rxss1_0/aux_rx_data_out",
              "aux_rx_data_out_0"
            ]
          },
          "v_dp_rxss1_0_clkwiz_rx_locked_out": {
            "ports": [
              "v_dp_rxss1_0/clkwiz_rx_locked_out",
              "dprx_gt_ip0/rx_mmcm_locked"
            ]
          },
          "v_dp_rxss1_0_dprxss_dp_irq": {
            "ports": [
              "v_dp_rxss1_0/dprxss_dp_irq",
              "dprxss_dp_irq"
            ]
          },
          "v_dp_rxss1_0_edid_iic_scl_t": {
            "ports": [
              "v_dp_rxss1_0/edid_iic_scl_t",
              "v_dp_rxss1_0/edid_iic_scl_i",
              "vid_edid_0/iic_scl_in"
            ]
          },
          "v_dp_rxss1_0_rx_dec_clk_out": {
            "ports": [
              "v_dp_rxss1_0/rx_dec_clk_out",
              "proc_sys_reset_2/slowest_sync_clk",
              "rx_acr/ref_clk",
              "rx_acr/acr_clk"
            ]
          },
          "v_dp_rxss1_0_rx_gt_ctrl_out": {
            "ports": [
              "v_dp_rxss1_0/rx_gt_ctrl_out",
              "dprx_gt_ip0/dp_gt_ctrl"
            ]
          },
          "v_dp_rxss1_0_rx_hpd": {
            "ports": [
              "v_dp_rxss1_0/rx_hpd",
              "rx_hpd"
            ]
          },
          "v_frmbuf_wr_0_interrupt": {
            "ports": [
              "v_frmbuf_wr_0/interrupt",
              "fmbuf_wr_intr"
            ]
          },
          "vid_edid_0_iic_sda_out": {
            "ports": [
              "vid_edid_0/iic_sda_out",
              "xlconcat_0/In0"
            ]
          },
          "vid_phy_axi4lite_aresetn_1": {
            "ports": [
              "system_rstn",
              "axi_gpio_0/s_axi_aresetn",
              "axis_switch_0/aresetn",
              "axis_switch_0/s_axi_ctrl_aresetn",
              "i2s_transmitter_0/s_axi_ctrl_aresetn",
              "i2s_transmitter_0/s_axis_aud_aresetn",
              "rx_acr/s_axi_ctrl_aresetn",
              "smartconnect_0/aresetn",
              "vid_edid_0/s_axi_aresetn",
              "video_frame_crc_0/s_axi_aresetn",
              "dprx_gt_ip0/gt_ctrl_aresetn",
              "v_dp_rxss1_0/s_axi_aresetn",
              "v_dp_rxss1_0/m_aud_axis_aresetn"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "util_reduced_logic_0/Op1"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "Dout"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "axis_data_fifo_0/s_axis_aresetn",
              "proc_sys_reset_4/aux_reset_in"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "rx_acr/fifo_datacount_in"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "xlslice_3/Dout",
              "rx_acr/acr_n_in"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "xlslice_4/Dout",
              "rx_acr/acr_cts_in"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "system_clk",
              "axi_gpio_0/s_axi_aclk",
              "axis_data_fifo_0/s_axis_aclk",
              "axis_switch_0/aclk",
              "axis_switch_0/s_axi_ctrl_aclk",
              "i2s_transmitter_0/s_axi_ctrl_aclk",
              "i2s_transmitter_0/s_axis_aud_aclk",
              "rx_acr/s_axi_ctrl_aclk",
              "smartconnect_0/aclk",
              "vid_edid_0/ctl_clk",
              "vid_edid_0/s_axi_aclk",
              "video_frame_crc_0/s_axi_aclk",
              "dprx_gt_ip0/gt_ctrl_aclk",
              "v_dp_rxss1_0/s_axi_aclk",
              "v_dp_rxss1_0/m_aud_axis_aclk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk2": {
            "ports": [
              "video_clk_300",
              "proc_sys_reset_0/slowest_sync_clk",
              "proc_sys_reset_1/slowest_sync_clk",
              "smartconnect_0/aclk1",
              "v_frmbuf_wr_0/ap_clk",
              "video_frame_crc_0/vid_in_axis_aclk",
              "v_dp_rxss1_0/rx_vid_clk",
              "v_dp_rxss1_0/m_axis_aclk_stream1"
            ]
          }
        }
      },
      "dp_tx_hier_0": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "tx_video_MM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "GT_TX3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt_tx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_tx_interface_rtl:1.0"
          },
          "GT_TX1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt_tx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_tx_interface_rtl:1.0"
          },
          "GT_TX0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt_tx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_tx_interface_rtl:1.0"
          },
          "GT_TX2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt_tx_interface:1.0",
            "vlnv": "xilinx.com:interface:gt_tx_interface_rtl:1.0"
          }
        },
        "ports": {
          "aud_clk": {
            "type": "clk",
            "direction": "I"
          },
          "aud_mclk": {
            "type": "clk",
            "direction": "I"
          },
          "aux_tx_data_en_out_n": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aux_tx_data_in": {
            "direction": "I"
          },
          "aux_tx_data_out": {
            "direction": "O"
          },
          "av_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "clk_in1": {
            "type": "clk",
            "direction": "I"
          },
          "dptxss_dp_irq": {
            "type": "intr",
            "direction": "O"
          },
          "frmbuf_rd_intr": {
            "type": "intr",
            "direction": "O"
          },
          "gt_ctrl_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "hls_rstn": {
            "type": "rst",
            "direction": "I"
          },
          "lrclk_out_0": {
            "direction": "O"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aresetn_stream1": {
            "type": "rst",
            "direction": "I"
          },
          "sclk_out_0": {
            "direction": "O"
          },
          "sdata_0_in_0": {
            "direction": "I"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "system_rstn": {
            "type": "rst",
            "direction": "I"
          },
          "tx_hpd": {
            "type": "data",
            "direction": "I"
          },
          "tx_pll0_locked": {
            "direction": "I"
          },
          "gt_powergood": {
            "direction": "I"
          },
          "gt_txusrclk": {
            "type": "gt_usrclk",
            "direction": "I"
          },
          "tx_pll0_reset": {
            "type": "rst",
            "direction": "O"
          },
          "tx_pll1_locked": {
            "direction": "I"
          },
          "tx_bufg_gt_clr": {
            "direction": "O"
          },
          "tx_pll1_reset": {
            "type": "rst",
            "direction": "O"
          },
          "tx_enc_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "axis_switch_0": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "ip_revision": "29",
            "xci_name": "dpss_vck190_pt_axis_switch_0_1",
            "xci_path": "ip\\dpss_vck190_pt_axis_switch_0_1\\dpss_vck190_pt_axis_switch_0_1.xci",
            "inst_hier_path": "dp_tx_hier_0/axis_switch_0",
            "parameters": {
              "ROUTING_MODE": {
                "value": "1"
              }
            }
          },
          "clk_wizard_2": {
            "vlnv": "xilinx.com:ip:clk_wizard:1.0",
            "ip_revision": "11",
            "xci_name": "dpss_vck190_pt_clk_wizard_2_0",
            "xci_path": "ip\\dpss_vck190_pt_clk_wizard_2_0\\dpss_vck190_pt_clk_wizard_2_0.xci",
            "inst_hier_path": "dp_tx_hier_0/clk_wizard_2",
            "parameters": {
              "CLKOUT_DRIVES": {
                "value": "BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"
              },
              "CLKOUT_DYN_PS": {
                "value": "None,None,None,None,None,None,None"
              },
              "CLKOUT_GROUPING": {
                "value": "Auto,Auto,Auto,Auto,Auto,Auto,Auto"
              },
              "CLKOUT_MATCHED_ROUTING": {
                "value": "false,false,false,false,false,false,false"
              },
              "CLKOUT_MBUFGCE_MODE": {
                "value": "PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE"
              },
              "CLKOUT_PORT": {
                "value": "clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7"
              },
              "CLKOUT_REQUESTED_DUTY_CYCLE": {
                "value": "50.000,50.000,50.000,50.000,50.000,50.000,50.000"
              },
              "CLKOUT_REQUESTED_OUT_FREQUENCY": {
                "value": "300,100.000,100.000,100.000,100.000,100.000,100.000"
              },
              "CLKOUT_REQUESTED_PHASE": {
                "value": "0.000,0.000,0.000,0.000,0.000,0.000,0.000"
              },
              "CLKOUT_USED": {
                "value": "true,false,false,false,false,false,false"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "USE_DYN_RECONFIG": {
                "value": "true"
              }
            },
            "interface_ports": {
              "s_axi_lite": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi_lite"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_lite": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "i2s_receiver_0": {
            "vlnv": "xilinx.com:ip:i2s_receiver:1.0",
            "ip_revision": "7",
            "xci_name": "dpss_vck190_pt_i2s_receiver_0_0",
            "xci_path": "ip\\dpss_vck190_pt_i2s_receiver_0_0\\dpss_vck190_pt_i2s_receiver_0_0.xci",
            "inst_hier_path": "dp_tx_hier_0/i2s_receiver_0"
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_proc_sys_reset_0_1",
            "xci_path": "ip\\dpss_vck190_pt_proc_sys_reset_0_1\\dpss_vck190_pt_proc_sys_reset_0_1.xci",
            "inst_hier_path": "dp_tx_hier_0/proc_sys_reset_0"
          },
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_proc_sys_reset_1_1",
            "xci_path": "ip\\dpss_vck190_pt_proc_sys_reset_1_1\\dpss_vck190_pt_proc_sys_reset_1_1.xci",
            "inst_hier_path": "dp_tx_hier_0/proc_sys_reset_1"
          },
          "proc_sys_reset_2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_proc_sys_reset_2_1",
            "xci_path": "ip\\dpss_vck190_pt_proc_sys_reset_2_1\\dpss_vck190_pt_proc_sys_reset_2_1.xci",
            "inst_hier_path": "dp_tx_hier_0/proc_sys_reset_2"
          },
          "proc_sys_reset_3": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_proc_sys_reset_3_1",
            "xci_path": "ip\\dpss_vck190_pt_proc_sys_reset_3_1\\dpss_vck190_pt_proc_sys_reset_3_1.xci",
            "inst_hier_path": "dp_tx_hier_0/proc_sys_reset_3"
          },
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "21",
            "xci_name": "dpss_vck190_pt_smartconnect_0_1",
            "xci_path": "ip\\dpss_vck190_pt_smartconnect_0_1\\dpss_vck190_pt_smartconnect_0_1.xci",
            "inst_hier_path": "dp_tx_hier_0/smartconnect_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "tx_clk_rst": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "dpss_vck190_pt_tx_clk_rst_0",
            "xci_path": "ip\\dpss_vck190_pt_tx_clk_rst_0\\dpss_vck190_pt_tx_clk_rst_0.xci",
            "inst_hier_path": "dp_tx_hier_0/tx_clk_rst",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_DOUT_DEFAULT_2": {
                "value": "0x0000000f"
              },
              "C_GPIO2_WIDTH": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_util_vector_logic_2_0",
            "xci_path": "ip\\dpss_vck190_pt_util_vector_logic_2_0\\dpss_vck190_pt_util_vector_logic_2_0.xci",
            "inst_hier_path": "dp_tx_hier_0/util_vector_logic_2",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "v_frmbuf_rd_0": {
            "vlnv": "xilinx.com:ip:v_frmbuf_rd:2.5",
            "ip_revision": "0",
            "xci_name": "dpss_vck190_pt_v_frmbuf_rd_0_0",
            "xci_path": "ip\\dpss_vck190_pt_v_frmbuf_rd_0_0\\dpss_vck190_pt_v_frmbuf_rd_0_0.xci",
            "inst_hier_path": "dp_tx_hier_0/v_frmbuf_rd_0",
            "parameters": {
              "AXIMM_DATA_WIDTH": {
                "value": "256"
              },
              "AXIMM_NUM_OUTSTANDING": {
                "value": "8"
              },
              "C_M_AXI_MM_VIDEO_DATA_WIDTH": {
                "value": "256"
              },
              "HAS_RGBX10": {
                "value": "1"
              },
              "HAS_YUV8": {
                "value": "1"
              },
              "HAS_YUVX8": {
                "value": "0"
              },
              "HAS_YUVX10": {
                "value": "1"
              },
              "HAS_YUYV8": {
                "value": "1"
              },
              "HAS_Y_UV10": {
                "value": "1"
              },
              "MAX_COLS": {
                "value": "7680"
              },
              "MAX_DATA_WIDTH": {
                "value": "10"
              },
              "MAX_NR_PLANES": {
                "value": "2"
              },
              "MAX_ROWS": {
                "value": "4320"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "4"
              }
            },
            "interface_ports": {
              "m_axi_mm_video": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_m_axi_mm_video",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_m_axi_mm_video": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "video_frame_crc_tx": {
            "vlnv": "xilinx.com:ip:video_frame_crc:1.0",
            "ip_revision": "5",
            "xci_name": "dpss_vck190_pt_video_frame_crc_tx_0",
            "xci_path": "ip\\dpss_vck190_pt_video_frame_crc_tx_0\\dpss_vck190_pt_video_frame_crc_tx_0.xci",
            "inst_hier_path": "dp_tx_hier_0/video_frame_crc_tx",
            "parameters": {
              "BPC": {
                "value": "10"
              }
            }
          },
          "dptx_gt_ip0": {
            "vlnv": "xilinx.com:ip:v_vid_gt_bridge:2.0",
            "ip_revision": "4",
            "xci_name": "dpss_vck190_pt_dptx_gt_ip0_0",
            "xci_path": "ip\\dpss_vck190_pt_dptx_gt_ip0_0\\dpss_vck190_pt_dptx_gt_ip0_0.xci",
            "inst_hier_path": "dp_tx_hier_0/dptx_gt_ip0",
            "parameters": {
              "c_enable_tx": {
                "value": "1"
              },
              "c_new_dp": {
                "value": "1"
              },
              "c_protocol": {
                "value": "0"
              },
              "c_tx_num_ch": {
                "value": "4"
              },
              "c_tx_rate": {
                "value": "8.1"
              }
            }
          },
          "v_dp_txss1_0": {
            "vlnv": "xilinx.com:ip:v_dp_txss1:3.1",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_v_dp_txss1_0_0",
            "xci_path": "ip\\dpss_vck190_pt_v_dp_txss1_0_0\\dpss_vck190_pt_v_dp_txss1_0_0.xci",
            "inst_hier_path": "dp_tx_hier_0/v_dp_txss1_0",
            "parameters": {
              "AUDIO_ENABLE": {
                "value": "1"
              },
              "AUX_IO_LOC": {
                "value": "1"
              },
              "BITS_PER_COLOR": {
                "value": "10"
              },
              "C_LINK_RATE": {
                "value": "30"
              },
              "ENABLE_8B10B_ENC": {
                "value": "1"
              },
              "LINK_RATE": {
                "value": "8.1"
              }
            },
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "16"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "memory_map_ref": "s_axi"
              },
              "s_axis_video_stream1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TLAST": {
                    "value": "1"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "15"
                  }
                }
              },
              "s_axis_phy_tx_sb_status": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_lnk_tx_lane0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_lnk_tx_lane1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_lnk_tx_lane2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_lnk_tx_lane3": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axis_audio_ingress": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TLAST": {
                    "value": "1"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                }
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register",
                      "bank_blocks": {
                        "dp;/dp/dp_s_axilite/Reg;xilinx.com:ip:displayport:8.1;/dp;dp_s_axilite;NONE;NONE": {
                          "base_address": "0x0000",
                          "range": "8K",
                          "width": "13",
                          "usage": "register"
                        },
                        "vtc1;/vtc1/ctrl/Reg;xilinx.com:ip:v_tc:6.2;/vtc1;ctrl;NONE;NONE": {
                          "base_address": "0x8000",
                          "range": "4K",
                          "width": "12",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "dptx_gt_ip0/GT_TX3",
              "GT_TX3"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "dptx_gt_ip0/GT_TX1",
              "GT_TX1"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "dptx_gt_ip0/GT_TX0",
              "GT_TX0"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "dptx_gt_ip0/GT_TX2",
              "GT_TX2"
            ]
          },
          "S00_AXIS_1": {
            "interface_ports": [
              "S00_AXIS",
              "axis_switch_0/S00_AXIS"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "smartconnect_0/S00_AXI"
            ]
          },
          "axis_switch_0_M00_AXIS": {
            "interface_ports": [
              "axis_switch_0/M00_AXIS",
              "v_dp_txss1_0/s_axis_audio_ingress"
            ]
          },
          "dptx_gt_ip0_DP_TX_PHY_SB_STS": {
            "interface_ports": [
              "dptx_gt_ip0/DP_TX_PHY_SB_STS",
              "v_dp_txss1_0/s_axis_phy_tx_sb_status"
            ]
          },
          "i2s_receiver_0_m_axis_aud": {
            "interface_ports": [
              "axis_switch_0/S01_AXIS",
              "i2s_receiver_0/m_axis_aud"
            ]
          },
          "smartconnect_0_M00_AXI": {
            "interface_ports": [
              "axis_switch_0/S_AXI_CTRL",
              "smartconnect_0/M00_AXI"
            ]
          },
          "smartconnect_0_M01_AXI": {
            "interface_ports": [
              "smartconnect_0/M01_AXI",
              "v_dp_txss1_0/s_axi"
            ]
          },
          "smartconnect_0_M02_AXI": {
            "interface_ports": [
              "smartconnect_0/M02_AXI",
              "video_frame_crc_tx/S_AXI"
            ]
          },
          "smartconnect_0_M03_AXI": {
            "interface_ports": [
              "i2s_receiver_0/s_axi_ctrl",
              "smartconnect_0/M03_AXI"
            ]
          },
          "smartconnect_0_M04_AXI": {
            "interface_ports": [
              "smartconnect_0/M04_AXI",
              "clk_wizard_2/s_axi_lite"
            ]
          },
          "smartconnect_0_M05_AXI": {
            "interface_ports": [
              "smartconnect_0/M05_AXI",
              "tx_clk_rst/S_AXI"
            ]
          },
          "smartconnect_0_M06_AXI": {
            "interface_ports": [
              "smartconnect_0/M06_AXI",
              "v_frmbuf_rd_0/s_axi_CTRL"
            ]
          },
          "v_dp_txss1_0_m_axis_lnk_tx_lane0": {
            "interface_ports": [
              "dptx_gt_ip0/DP_TX_AXI4S_CH0",
              "v_dp_txss1_0/m_axis_lnk_tx_lane0"
            ]
          },
          "v_dp_txss1_0_m_axis_lnk_tx_lane1": {
            "interface_ports": [
              "dptx_gt_ip0/DP_TX_AXI4S_CH1",
              "v_dp_txss1_0/m_axis_lnk_tx_lane1"
            ]
          },
          "v_dp_txss1_0_m_axis_lnk_tx_lane2": {
            "interface_ports": [
              "dptx_gt_ip0/DP_TX_AXI4S_CH2",
              "v_dp_txss1_0/m_axis_lnk_tx_lane2"
            ]
          },
          "v_dp_txss1_0_m_axis_lnk_tx_lane3": {
            "interface_ports": [
              "dptx_gt_ip0/DP_TX_AXI4S_CH3",
              "v_dp_txss1_0/m_axis_lnk_tx_lane3"
            ]
          },
          "v_frmbuf_rd_0_m_axi_mm_video": {
            "interface_ports": [
              "tx_video_MM",
              "v_frmbuf_rd_0/m_axi_mm_video"
            ]
          },
          "v_frmbuf_rd_0_m_axis_video": {
            "interface_ports": [
              "v_frmbuf_rd_0/m_axis_video",
              "video_frame_crc_tx/Vid_In_AXIS"
            ]
          },
          "video_frame_crc_tx_Vid_Out_AXIS": {
            "interface_ports": [
              "v_dp_txss1_0/s_axis_video_stream1",
              "video_frame_crc_tx/Vid_Out_AXIS"
            ]
          }
        },
        "nets": {
          "ap_rst_n_1": {
            "ports": [
              "proc_sys_reset_2/peripheral_aresetn",
              "v_frmbuf_rd_0/ap_rst_n",
              "v_dp_txss1_0/s_axis_aresetn_stream1"
            ]
          },
          "aud_clk_1": {
            "ports": [
              "aud_clk",
              "proc_sys_reset_0/slowest_sync_clk",
              "v_dp_txss1_0/aud_clk"
            ]
          },
          "aud_mclk_1": {
            "ports": [
              "aud_mclk",
              "i2s_receiver_0/aud_mclk",
              "proc_sys_reset_1/slowest_sync_clk"
            ]
          },
          "aux_tx_data_in_1": {
            "ports": [
              "aux_tx_data_in",
              "v_dp_txss1_0/aux_tx_data_in"
            ]
          },
          "clk_in1_1": {
            "ports": [
              "clk_in1",
              "clk_wizard_2/clk_in1",
              "clk_wizard_2/s_axi_aclk"
            ]
          },
          "clk_wiz_1_clk_out1": {
            "ports": [
              "clk_wizard_2/clk_out1",
              "proc_sys_reset_3/slowest_sync_clk",
              "v_dp_txss1_0/tx_vid_clk_stream1"
            ]
          },
          "clk_wiz_1_locked": {
            "ports": [
              "clk_wizard_2/locked",
              "proc_sys_reset_3/dcm_locked",
              "tx_clk_rst/gpio_io_i"
            ]
          },
          "dptx_gt_ip0_tx_bufg_gt_clr": {
            "ports": [
              "dptx_gt_ip0/tx_bufg_gt_clr",
              "tx_bufg_gt_clr"
            ]
          },
          "dptx_gt_ip0_tx_pll0_reset": {
            "ports": [
              "dptx_gt_ip0/tx_pll0_reset",
              "tx_pll0_reset"
            ]
          },
          "dptx_gt_ip0_tx_pll1_reset": {
            "ports": [
              "dptx_gt_ip0/tx_pll1_reset",
              "tx_pll1_reset"
            ]
          },
          "gt_ctrl_aresetn_1": {
            "ports": [
              "gt_ctrl_aresetn",
              "clk_wizard_2/s_axi_aresetn"
            ]
          },
          "gt_powergood_1": {
            "ports": [
              "gt_powergood",
              "dptx_gt_ip0/gt_powergood"
            ]
          },
          "gt_txusrclk_1": {
            "ports": [
              "gt_txusrclk",
              "dptx_gt_ip0/gt_txusrclk",
              "v_dp_txss1_0/tx_lnk_clk"
            ]
          },
          "hls_rstn_1": {
            "ports": [
              "hls_rstn",
              "proc_sys_reset_2/aux_reset_in"
            ]
          },
          "i2s_receiver_0_lrclk_out": {
            "ports": [
              "i2s_receiver_0/lrclk_out",
              "lrclk_out_0"
            ]
          },
          "i2s_receiver_0_sclk_out": {
            "ports": [
              "i2s_receiver_0/sclk_out",
              "sclk_out_0"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "proc_sys_reset_0/peripheral_reset",
              "v_dp_txss1_0/aud_rst"
            ]
          },
          "proc_sys_reset_1_peripheral_reset": {
            "ports": [
              "proc_sys_reset_1/peripheral_reset",
              "i2s_receiver_0/aud_mrst"
            ]
          },
          "proc_sys_reset_3_peripheral_reset": {
            "ports": [
              "proc_sys_reset_3/peripheral_reset",
              "v_dp_txss1_0/tx_vid_rst_stream1"
            ]
          },
          "rst_ps8_0_99M_peripheral_aresetn": {
            "ports": [
              "system_rstn",
              "axis_switch_0/aresetn",
              "axis_switch_0/s_axi_ctrl_aresetn",
              "i2s_receiver_0/m_axis_aud_aresetn",
              "i2s_receiver_0/s_axi_ctrl_aresetn",
              "smartconnect_0/aresetn",
              "tx_clk_rst/s_axi_aresetn",
              "video_frame_crc_tx/s_axi_aresetn",
              "v_dp_txss1_0/s_axis_audio_ingress_aresetn",
              "dptx_gt_ip0/gt_ctrl_aresetn",
              "v_dp_txss1_0/s_axi_aresetn"
            ]
          },
          "s_axis_aresetn_stream1_1": {
            "ports": [
              "s_axis_aresetn_stream1",
              "video_frame_crc_tx/vid_in_axis_aresetn"
            ]
          },
          "sdata_0_in_0_1": {
            "ports": [
              "sdata_0_in_0",
              "i2s_receiver_0/sdata_0_in"
            ]
          },
          "slowest_sync_clk_1": {
            "ports": [
              "slowest_sync_clk",
              "proc_sys_reset_2/slowest_sync_clk",
              "smartconnect_0/aclk1",
              "v_frmbuf_rd_0/ap_clk",
              "video_frame_crc_tx/vid_in_axis_aclk",
              "v_dp_txss1_0/s_axis_aclk_stream1"
            ]
          },
          "tx_enc_clk_1": {
            "ports": [
              "tx_enc_clk",
              "v_dp_txss1_0/tx_enc_clk"
            ]
          },
          "tx_hpd_1": {
            "ports": [
              "tx_hpd",
              "v_dp_txss1_0/tx_hpd"
            ]
          },
          "tx_pll0_locked_1": {
            "ports": [
              "tx_pll0_locked",
              "dptx_gt_ip0/tx_pll0_locked"
            ]
          },
          "tx_pll1_locked_1": {
            "ports": [
              "tx_pll1_locked",
              "dptx_gt_ip0/tx_pll1_locked"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "aux_tx_data_en_out_n"
            ]
          },
          "v_dp_txss1_0_aux_tx_data_en_out_n": {
            "ports": [
              "v_dp_txss1_0/aux_tx_data_en_out_n",
              "util_vector_logic_2/Op1"
            ]
          },
          "v_dp_txss1_0_aux_tx_data_out": {
            "ports": [
              "v_dp_txss1_0/aux_tx_data_out",
              "aux_tx_data_out"
            ]
          },
          "v_dp_txss1_0_dptxss_dp_irq": {
            "ports": [
              "v_dp_txss1_0/dptxss_dp_irq",
              "dptxss_dp_irq"
            ]
          },
          "v_dp_txss1_0_tx_gt_ctrl_out": {
            "ports": [
              "v_dp_txss1_0/tx_gt_ctrl_out",
              "dptx_gt_ip0/dp_gt_ctrl"
            ]
          },
          "v_frmbuf_rd_0_interrupt": {
            "ports": [
              "v_frmbuf_rd_0/interrupt",
              "frmbuf_rd_intr"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "av_axi_aclk",
              "axis_switch_0/aclk",
              "axis_switch_0/s_axi_ctrl_aclk",
              "i2s_receiver_0/m_axis_aud_aclk",
              "i2s_receiver_0/s_axi_ctrl_aclk",
              "smartconnect_0/aclk",
              "tx_clk_rst/s_axi_aclk",
              "video_frame_crc_tx/s_axi_aclk",
              "v_dp_txss1_0/s_axis_audio_ingress_aclk",
              "dptx_gt_ip0/gt_ctrl_aclk",
              "v_dp_txss1_0/s_axi_aclk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "reset",
              "proc_sys_reset_0/ext_reset_in",
              "proc_sys_reset_1/ext_reset_in",
              "proc_sys_reset_2/ext_reset_in",
              "proc_sys_reset_3/ext_reset_in"
            ]
          }
        }
      },
      "oddr_0": {
        "vlnv": "xilinx.com:ip:oddr:1.0",
        "ip_revision": "3",
        "xci_name": "dpss_vck190_pt_oddr_0_0",
        "xci_path": "ip\\dpss_vck190_pt_oddr_0_0\\dpss_vck190_pt_oddr_0_0.xci",
        "inst_hier_path": "oddr_0"
      },
      "oddr_1": {
        "vlnv": "xilinx.com:ip:oddr:1.0",
        "ip_revision": "3",
        "xci_name": "dpss_vck190_pt_oddr_1_0",
        "xci_path": "ip\\dpss_vck190_pt_oddr_1_0\\dpss_vck190_pt_oddr_1_0.xci",
        "inst_hier_path": "oddr_1"
      },
      "processor_hier_0": {
        "interface_ports": {
          "CH0_DDR4_0_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "IIC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "rx_video_MM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "sys_clk0_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "tx_video_MM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "Dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "In6": {
            "type": "intr",
            "direction": "I"
          },
          "clk_freerun": {
            "type": "clk",
            "direction": "O"
          },
          "dprxss_dp_irq": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "dptxss_dp_irq": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ext_reset_in_0": {
            "type": "rst",
            "direction": "I"
          },
          "fmbuf_wr_intr": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "frmbuf_rd_intr": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "gpio_io_o": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "pl0_resetn": {
            "type": "rst",
            "direction": "O"
          },
          "pl1_ref_clk": {
            "type": "clk",
            "direction": "O"
          },
          "pl_clk0": {
            "type": "clk",
            "direction": "O"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "system_rst": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "system_rstn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gpio_io_i": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "ip_revision": "5",
            "xci_name": "dpss_vck190_pt_axi_iic_0_0",
            "xci_path": "ip\\dpss_vck190_pt_axi_iic_0_0\\dpss_vck190_pt_axi_iic_0_0.xci",
            "inst_hier_path": "processor_hier_0/axi_iic_0"
          },
          "axi_noc_0": {
            "vlnv": "xilinx.com:ip:axi_noc:1.0",
            "ip_revision": "1",
            "xci_name": "dpss_vck190_pt_axi_noc_0_0",
            "xci_path": "ip\\dpss_vck190_pt_axi_noc_0_0\\dpss_vck190_pt_axi_noc_0_0.xci",
            "inst_hier_path": "processor_hier_0/axi_noc_0",
            "parameters": {
              "CH0_DDR4_0_BOARD_INTERFACE": {
                "value": "ddr4_dimm1"
              },
              "MC_SYSTEM_CLOCK": {
                "value": "Differential"
              },
              "NUM_CLKS": {
                "value": "6"
              },
              "NUM_MC": {
                "value": "1"
              },
              "NUM_MCP": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "0"
              },
              "NUM_SI": {
                "value": "6"
              },
              "sys_clk0_BOARD_INTERFACE": {
                "value": "ddr4_dimm1_sma_clk"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CATEGORY": {
                    "value": "ps_cci"
                  },
                  "CONNECTIONS": {
                    "value": "MC_0 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
                  }
                },
                "memory_map_ref": "S00_AXI"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CATEGORY": {
                    "value": "ps_cci"
                  },
                  "CONNECTIONS": {
                    "value": "MC_1 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
                  }
                },
                "memory_map_ref": "S01_AXI"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CATEGORY": {
                    "value": "ps_cci"
                  },
                  "CONNECTIONS": {
                    "value": "MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
                  }
                },
                "memory_map_ref": "S02_AXI"
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CATEGORY": {
                    "value": "ps_cci"
                  },
                  "CONNECTIONS": {
                    "value": "MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
                  }
                },
                "memory_map_ref": "S03_AXI"
              },
              "S04_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CATEGORY": {
                    "value": "pl"
                  },
                  "CONNECTIONS": {
                    "value": "MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
                  }
                },
                "memory_map_ref": "S04_AXI"
              },
              "S05_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CATEGORY": {
                    "value": "pl"
                  },
                  "CONNECTIONS": {
                    "value": "MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
                  }
                },
                "memory_map_ref": "S05_AXI"
              },
              "sys_clk0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "CH0_DDR4_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
                "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "S00_AXI": {
                  "address_blocks": {
                    "C0_DDR_LOW0": {
                      "base_address": "0x00000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory",
                      "bank_blocks": {
                        "S00_AXI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S00_AXI;NONE;NONE": {
                          "base_address": "0x00000000",
                          "range": "2G",
                          "width": "31",
                          "usage": "memory"
                        }
                      }
                    }
                  }
                },
                "S01_AXI": {
                  "address_blocks": {
                    "C1_DDR_LOW0": {
                      "base_address": "0x00000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory",
                      "bank_blocks": {
                        "S01_AXI;C1_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S01_AXI;NONE;NONE": {
                          "base_address": "0x00000000",
                          "range": "2G",
                          "width": "31",
                          "usage": "memory"
                        }
                      }
                    }
                  }
                },
                "S02_AXI": {
                  "address_blocks": {
                    "C2_DDR_LOW0": {
                      "base_address": "0x00000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory",
                      "bank_blocks": {
                        "S02_AXI;C2_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S02_AXI;NONE;NONE": {
                          "base_address": "0x00000000",
                          "range": "2G",
                          "width": "31",
                          "usage": "memory"
                        }
                      }
                    }
                  }
                },
                "S03_AXI": {
                  "address_blocks": {
                    "C3_DDR_LOW0": {
                      "base_address": "0x00000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory",
                      "bank_blocks": {
                        "S03_AXI;C3_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S03_AXI;NONE;NONE": {
                          "base_address": "0x00000000",
                          "range": "2G",
                          "width": "31",
                          "usage": "memory"
                        }
                      }
                    }
                  }
                },
                "S04_AXI": {
                  "address_blocks": {
                    "C2_DDR_LOW0": {
                      "base_address": "0x00000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory",
                      "bank_blocks": {
                        "S04_AXI;C2_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S04_AXI;NONE;NONE": {
                          "base_address": "0x00000000",
                          "range": "2G",
                          "width": "31",
                          "usage": "memory"
                        }
                      }
                    }
                  }
                },
                "S05_AXI": {
                  "address_blocks": {
                    "C3_DDR_LOW0": {
                      "base_address": "0x00000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory",
                      "bank_blocks": {
                        "S05_AXI;C3_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S05_AXI;NONE;NONE": {
                          "base_address": "0x00000000",
                          "range": "2G",
                          "width": "31",
                          "usage": "memory"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "axi_timer_0": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "ip_revision": "31",
            "xci_name": "dpss_vck190_pt_axi_timer_0_0",
            "xci_path": "ip\\dpss_vck190_pt_axi_timer_0_0\\dpss_vck190_pt_axi_timer_0_0.xci",
            "inst_hier_path": "processor_hier_0/axi_timer_0"
          },
          "hls_rst": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "dpss_vck190_pt_hls_rst_0",
            "xci_path": "ip\\dpss_vck190_pt_hls_rst_0\\dpss_vck190_pt_hls_rst_0.xci",
            "inst_hier_path": "processor_hier_0/hls_rst",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x0000000f"
              },
              "C_GPIO_WIDTH": {
                "value": "2"
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_proc_sys_reset_0_2",
            "xci_path": "ip\\dpss_vck190_pt_proc_sys_reset_0_2\\dpss_vck190_pt_proc_sys_reset_0_2.xci",
            "inst_hier_path": "processor_hier_0/proc_sys_reset_0"
          },
          "rst_ps8_0_99M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "dpss_vck190_pt_rst_ps8_0_99M_0",
            "xci_path": "ip\\dpss_vck190_pt_rst_ps8_0_99M_0\\dpss_vck190_pt_rst_ps8_0_99M_0.xci",
            "inst_hier_path": "processor_hier_0/rst_ps8_0_99M"
          },
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "21",
            "xci_name": "dpss_vck190_pt_smartconnect_0_2",
            "xci_path": "ip\\dpss_vck190_pt_smartconnect_0_2\\dpss_vck190_pt_smartconnect_0_2.xci",
            "inst_hier_path": "processor_hier_0/smartconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "versal_cips_0": {
            "vlnv": "xilinx.com:ip:versal_cips:3.4",
            "ip_revision": "0",
            "xci_name": "dpss_vck190_pt_versal_cips_0_0",
            "xci_path": "ip\\dpss_vck190_pt_versal_cips_0_0\\dpss_vck190_pt_versal_cips_0_0.xci",
            "inst_hier_path": "processor_hier_0/versal_cips_0",
            "parameters": {
              "CLOCK_MODE": {
                "value": "Custom"
              },
              "DDR_MEMORY_MODE": {
                "value": "Custom"
              },
              "IO_CONFIG_MODE": {
                "value": "Custom"
              },
              "PS_PL_CONNECTIVITY_MODE": {
                "value": "Custom"
              },
              "PS_PMC_CONFIG": {
                "value": [
                  "CLOCK_MODE Custom",
                  "DDR_MEMORY_MODE Custom",
                  "IO_CONFIG_MODE Custom",
                  "PMC_CRP_PL0_REF_CTRL_FREQMHZ 100",
                  "PMC_CRP_PL1_REF_CTRL_FREQMHZ 300",
                  "PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0",
                  "PMC_GPIO_EMIO_WIDTH 64",
                  "PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
                  "PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}}",
                  "PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}}",
                  "PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 1} {CH3 1} {CH4 1} {CH5 1} {CH6 0} {CH7 0} {CH8 0} {CH9 0}}",
                  "PS_NUM_FABRIC_RESETS 1",
                  "PS_PL_CONNECTIVITY_MODE Custom",
                  "PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}}",
                  "PS_USE_FPD_CCI_NOC 1",
                  "PS_USE_M_AXI_FPD 1",
                  "PS_USE_M_AXI_LPD 1",
                  "PS_USE_PMCPL_CLK0 1",
                  "PS_USE_PMCPL_CLK1 1",
                  "PS_USE_S_AXI_FPD 0",
                  "PS_USE_S_AXI_LPD 0",
                  "SMON_ALARMS Set_Alarms_On",
                  "SMON_ENABLE_TEMP_AVERAGING 0",
                  "SMON_TEMP_AVERAGING_SAMPLES 0"
                ]
              }
            },
            "interface_ports": {
              "M_AXI_FPD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                },
                "address_space_ref": "M_AXI_FPD",
                "base_address": {
                  "minimum": "0xA4000000",
                  "maximum": "0x04FFFFFFFFFF",
                  "width": "44"
                }
              },
              "M_AXI_LPD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "M_AXI_LPD",
                "base_address": {
                  "minimum": "0x80000000",
                  "maximum": "0x9FFFFFFF",
                  "width": "44"
                }
              },
              "FPD_CCI_NOC_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "FPD_CCI_NOC_0",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x0FFFFFFFFFFF",
                  "width": "64"
                }
              },
              "FPD_CCI_NOC_1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "FPD_CCI_NOC_1",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x0FFFFFFFFFFF",
                  "width": "64"
                }
              },
              "FPD_CCI_NOC_2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "FPD_CCI_NOC_2",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x0FFFFFFFFFFF",
                  "width": "64"
                }
              },
              "FPD_CCI_NOC_3": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "FPD_CCI_NOC_3",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x0FFFFFFFFFFF",
                  "width": "64"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI_FPD": {
                  "range": "16T",
                  "width": "44",
                  "local_memory_map": {
                    "name": "M_AXI_FPD",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "M_AXI_FPD:APERTURE_0": {
                        "name": "M_AXI_FPD:APERTURE_0",
                        "display_name": "APERTURE_0",
                        "base_address": "0xA4000000",
                        "range": "448M",
                        "width": "32",
                        "usage": "register"
                      },
                      "M_AXI_FPD:APERTURE_1": {
                        "name": "M_AXI_FPD:APERTURE_1",
                        "display_name": "APERTURE_1",
                        "base_address": "0x000400000000",
                        "range": "8G",
                        "width": "35",
                        "usage": "register"
                      },
                      "M_AXI_FPD:APERTURE_2": {
                        "name": "M_AXI_FPD:APERTURE_2",
                        "display_name": "APERTURE_2",
                        "base_address": "0x040000000000",
                        "range": "1T",
                        "width": "43",
                        "usage": "register"
                      }
                    }
                  }
                },
                "M_AXI_LPD": {
                  "range": "16T",
                  "width": "44",
                  "local_memory_map": {
                    "name": "M_AXI_LPD",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "M_AXI_LPD:APERTURE_0": {
                        "name": "M_AXI_LPD:APERTURE_0",
                        "display_name": "APERTURE_0",
                        "base_address": "0x80000000",
                        "range": "512M",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                },
                "FPD_CCI_NOC_0": {
                  "range": "16E",
                  "width": "64",
                  "local_memory_map": {
                    "name": "FPD_CCI_NOC_0",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "FPD_CCI_NOC_0:APERTURE_0": {
                        "name": "FPD_CCI_NOC_0:APERTURE_0",
                        "display_name": "APERTURE_0",
                        "base_address": "0x00000000",
                        "range": "2G",
                        "width": "31",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_0:APERTURE_1": {
                        "name": "FPD_CCI_NOC_0:APERTURE_1",
                        "display_name": "APERTURE_1",
                        "base_address": "0x000100000000",
                        "range": "128M",
                        "width": "33",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_0:APERTURE_2": {
                        "name": "FPD_CCI_NOC_0:APERTURE_2",
                        "display_name": "APERTURE_2",
                        "base_address": "0x000800000000",
                        "range": "32G",
                        "width": "36",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_0:APERTURE_3": {
                        "name": "FPD_CCI_NOC_0:APERTURE_3",
                        "display_name": "APERTURE_3",
                        "base_address": "0x004000000000",
                        "range": "256G",
                        "width": "39",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_0:APERTURE_4": {
                        "name": "FPD_CCI_NOC_0:APERTURE_4",
                        "display_name": "APERTURE_4",
                        "base_address": "0x00C000000000",
                        "range": "990G",
                        "width": "41",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_0:APERTURE_5": {
                        "name": "FPD_CCI_NOC_0:APERTURE_5",
                        "display_name": "APERTURE_5",
                        "base_address": "0x020000000000",
                        "range": "2T",
                        "width": "42",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_0:APERTURE_6": {
                        "name": "FPD_CCI_NOC_0:APERTURE_6",
                        "display_name": "APERTURE_6",
                        "base_address": "0x050000000000",
                        "range": "11T",
                        "width": "44",
                        "usage": "register"
                      }
                    }
                  }
                },
                "FPD_CCI_NOC_1": {
                  "range": "16E",
                  "width": "64",
                  "local_memory_map": {
                    "name": "FPD_CCI_NOC_1",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "FPD_CCI_NOC_1:APERTURE_0": {
                        "name": "FPD_CCI_NOC_1:APERTURE_0",
                        "display_name": "APERTURE_0",
                        "base_address": "0x00000000",
                        "range": "2G",
                        "width": "31",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_1:APERTURE_1": {
                        "name": "FPD_CCI_NOC_1:APERTURE_1",
                        "display_name": "APERTURE_1",
                        "base_address": "0x000100000000",
                        "range": "128M",
                        "width": "33",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_1:APERTURE_2": {
                        "name": "FPD_CCI_NOC_1:APERTURE_2",
                        "display_name": "APERTURE_2",
                        "base_address": "0x000800000000",
                        "range": "32G",
                        "width": "36",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_1:APERTURE_3": {
                        "name": "FPD_CCI_NOC_1:APERTURE_3",
                        "display_name": "APERTURE_3",
                        "base_address": "0x004000000000",
                        "range": "256G",
                        "width": "39",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_1:APERTURE_4": {
                        "name": "FPD_CCI_NOC_1:APERTURE_4",
                        "display_name": "APERTURE_4",
                        "base_address": "0x00C000000000",
                        "range": "990G",
                        "width": "41",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_1:APERTURE_5": {
                        "name": "FPD_CCI_NOC_1:APERTURE_5",
                        "display_name": "APERTURE_5",
                        "base_address": "0x020000000000",
                        "range": "2T",
                        "width": "42",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_1:APERTURE_6": {
                        "name": "FPD_CCI_NOC_1:APERTURE_6",
                        "display_name": "APERTURE_6",
                        "base_address": "0x050000000000",
                        "range": "11T",
                        "width": "44",
                        "usage": "register"
                      }
                    }
                  }
                },
                "FPD_CCI_NOC_2": {
                  "range": "16E",
                  "width": "64",
                  "local_memory_map": {
                    "name": "FPD_CCI_NOC_2",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "FPD_CCI_NOC_2:APERTURE_0": {
                        "name": "FPD_CCI_NOC_2:APERTURE_0",
                        "display_name": "APERTURE_0",
                        "base_address": "0x00000000",
                        "range": "2G",
                        "width": "31",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_2:APERTURE_1": {
                        "name": "FPD_CCI_NOC_2:APERTURE_1",
                        "display_name": "APERTURE_1",
                        "base_address": "0x000100000000",
                        "range": "128M",
                        "width": "33",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_2:APERTURE_2": {
                        "name": "FPD_CCI_NOC_2:APERTURE_2",
                        "display_name": "APERTURE_2",
                        "base_address": "0x000800000000",
                        "range": "32G",
                        "width": "36",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_2:APERTURE_3": {
                        "name": "FPD_CCI_NOC_2:APERTURE_3",
                        "display_name": "APERTURE_3",
                        "base_address": "0x004000000000",
                        "range": "256G",
                        "width": "39",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_2:APERTURE_4": {
                        "name": "FPD_CCI_NOC_2:APERTURE_4",
                        "display_name": "APERTURE_4",
                        "base_address": "0x00C000000000",
                        "range": "990G",
                        "width": "41",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_2:APERTURE_5": {
                        "name": "FPD_CCI_NOC_2:APERTURE_5",
                        "display_name": "APERTURE_5",
                        "base_address": "0x020000000000",
                        "range": "2T",
                        "width": "42",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_2:APERTURE_6": {
                        "name": "FPD_CCI_NOC_2:APERTURE_6",
                        "display_name": "APERTURE_6",
                        "base_address": "0x050000000000",
                        "range": "11T",
                        "width": "44",
                        "usage": "register"
                      }
                    }
                  }
                },
                "FPD_CCI_NOC_3": {
                  "range": "16E",
                  "width": "64",
                  "local_memory_map": {
                    "name": "FPD_CCI_NOC_3",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "FPD_CCI_NOC_3:APERTURE_0": {
                        "name": "FPD_CCI_NOC_3:APERTURE_0",
                        "display_name": "APERTURE_0",
                        "base_address": "0x00000000",
                        "range": "2G",
                        "width": "31",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_3:APERTURE_1": {
                        "name": "FPD_CCI_NOC_3:APERTURE_1",
                        "display_name": "APERTURE_1",
                        "base_address": "0x000100000000",
                        "range": "128M",
                        "width": "33",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_3:APERTURE_2": {
                        "name": "FPD_CCI_NOC_3:APERTURE_2",
                        "display_name": "APERTURE_2",
                        "base_address": "0x000800000000",
                        "range": "32G",
                        "width": "36",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_3:APERTURE_3": {
                        "name": "FPD_CCI_NOC_3:APERTURE_3",
                        "display_name": "APERTURE_3",
                        "base_address": "0x004000000000",
                        "range": "256G",
                        "width": "39",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_3:APERTURE_4": {
                        "name": "FPD_CCI_NOC_3:APERTURE_4",
                        "display_name": "APERTURE_4",
                        "base_address": "0x00C000000000",
                        "range": "990G",
                        "width": "41",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_3:APERTURE_5": {
                        "name": "FPD_CCI_NOC_3:APERTURE_5",
                        "display_name": "APERTURE_5",
                        "base_address": "0x020000000000",
                        "range": "2T",
                        "width": "42",
                        "usage": "register"
                      },
                      "FPD_CCI_NOC_3:APERTURE_6": {
                        "name": "FPD_CCI_NOC_3:APERTURE_6",
                        "display_name": "APERTURE_6",
                        "base_address": "0x050000000000",
                        "range": "11T",
                        "width": "44",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_xlslice_0_1",
            "xci_path": "ip\\dpss_vck190_pt_xlslice_0_1\\dpss_vck190_pt_xlslice_0_1.xci",
            "inst_hier_path": "processor_hier_0/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "dpss_vck190_pt_xlslice_1_1",
            "xci_path": "ip\\dpss_vck190_pt_xlslice_1_1\\dpss_vck190_pt_xlslice_1_1.xci",
            "inst_hier_path": "processor_hier_0/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "dpss_vck190_pt_axi_gpio_0_1",
            "xci_path": "ip\\dpss_vck190_pt_axi_gpio_0_1\\dpss_vck190_pt_axi_gpio_0_1.xci",
            "inst_hier_path": "processor_hier_0/axi_gpio_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "IIC_0",
              "axi_iic_0/IIC"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "CH0_DDR4_0_0",
              "axi_noc_0/CH0_DDR4_0"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "sys_clk0_0",
              "axi_noc_0/sys_clk0"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M05_AXI_0",
              "smartconnect_0/M05_AXI"
            ]
          },
          "rx_video_MM_1": {
            "interface_ports": [
              "rx_video_MM",
              "axi_noc_0/S04_AXI"
            ]
          },
          "smartconnect_0_M00_AXI": {
            "interface_ports": [
              "M02_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "smartconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_timer_0/S_AXI",
              "smartconnect_0/M01_AXI"
            ]
          },
          "smartconnect_0_M02_AXI": {
            "interface_ports": [
              "M09_AXI",
              "smartconnect_0/M02_AXI"
            ]
          },
          "smartconnect_0_M03_AXI": {
            "interface_ports": [
              "hls_rst/S_AXI",
              "smartconnect_0/M03_AXI"
            ]
          },
          "smartconnect_0_M04_AXI": {
            "interface_ports": [
              "axi_iic_0/S_AXI",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M06_AXI": {
            "interface_ports": [
              "smartconnect_0/M06_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "tx_video_MM_1": {
            "interface_ports": [
              "tx_video_MM",
              "axi_noc_0/S05_AXI"
            ]
          },
          "versal_cips_0_FPD_CCI_NOC_0": {
            "interface_ports": [
              "axi_noc_0/S00_AXI",
              "versal_cips_0/FPD_CCI_NOC_0"
            ]
          },
          "versal_cips_0_FPD_CCI_NOC_1": {
            "interface_ports": [
              "axi_noc_0/S01_AXI",
              "versal_cips_0/FPD_CCI_NOC_1"
            ]
          },
          "versal_cips_0_FPD_CCI_NOC_2": {
            "interface_ports": [
              "axi_noc_0/S02_AXI",
              "versal_cips_0/FPD_CCI_NOC_2"
            ]
          },
          "versal_cips_0_FPD_CCI_NOC_3": {
            "interface_ports": [
              "axi_noc_0/S03_AXI",
              "versal_cips_0/FPD_CCI_NOC_3"
            ]
          },
          "versal_cips_0_M_AXI_FPD": {
            "interface_ports": [
              "smartconnect_0/S00_AXI",
              "versal_cips_0/M_AXI_FPD"
            ]
          }
        },
        "nets": {
          "In6_1": {
            "ports": [
              "In6",
              "versal_cips_0/pl_ps_irq5"
            ]
          },
          "aresetn2_1": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn",
              "axi_iic_0/s_axi_aresetn",
              "axi_timer_0/s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          },
          "axi_timer_0_interrupt": {
            "ports": [
              "axi_timer_0/interrupt",
              "versal_cips_0/pl_ps_irq2"
            ]
          },
          "dprxss_dp_irq_1": {
            "ports": [
              "dprxss_dp_irq",
              "versal_cips_0/pl_ps_irq0"
            ]
          },
          "dptxss_dp_irq_1": {
            "ports": [
              "dptxss_dp_irq",
              "versal_cips_0/pl_ps_irq1"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "ext_reset_in_0",
              "rst_ps8_0_99M/ext_reset_in"
            ]
          },
          "fmbuf_wr_intr_1": {
            "ports": [
              "fmbuf_wr_intr",
              "versal_cips_0/pl_ps_irq3"
            ]
          },
          "frmbuf_rd_intr_1": {
            "ports": [
              "frmbuf_rd_intr",
              "versal_cips_0/pl_ps_irq4"
            ]
          },
          "gpio_io_i_1": {
            "ports": [
              "gpio_io_i",
              "axi_gpio_0/gpio_io_i"
            ]
          },
          "hls_rst_gpio_io_o": {
            "ports": [
              "hls_rst/gpio_io_o",
              "xlslice_0/Din",
              "xlslice_1/Din"
            ]
          },
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset_0/interconnect_aresetn",
              "interconnect_aresetn",
              "smartconnect_0/aresetn"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "proc_sys_reset_0/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "rst_ps8_0_99M_peripheral_aresetn1": {
            "ports": [
              "rst_ps8_0_99M/peripheral_aresetn",
              "system_rstn",
              "hls_rst/s_axi_aresetn"
            ]
          },
          "rst_ps8_0_99M_peripheral_reset": {
            "ports": [
              "rst_ps8_0_99M/peripheral_reset",
              "system_rst"
            ]
          },
          "versal_cips_0_fpd_cci_noc_axi0_clk": {
            "ports": [
              "versal_cips_0/fpd_cci_noc_axi0_clk",
              "axi_noc_0/aclk0"
            ]
          },
          "versal_cips_0_fpd_cci_noc_axi1_clk": {
            "ports": [
              "versal_cips_0/fpd_cci_noc_axi1_clk",
              "axi_noc_0/aclk1"
            ]
          },
          "versal_cips_0_fpd_cci_noc_axi2_clk": {
            "ports": [
              "versal_cips_0/fpd_cci_noc_axi2_clk",
              "axi_noc_0/aclk2"
            ]
          },
          "versal_cips_0_fpd_cci_noc_axi3_clk": {
            "ports": [
              "versal_cips_0/fpd_cci_noc_axi3_clk",
              "axi_noc_0/aclk3"
            ]
          },
          "versal_cips_0_pl0_ref_clk": {
            "ports": [
              "versal_cips_0/pl0_ref_clk",
              "clk_freerun",
              "pl_clk0",
              "axi_iic_0/s_axi_aclk",
              "axi_timer_0/s_axi_aclk",
              "hls_rst/s_axi_aclk",
              "proc_sys_reset_0/slowest_sync_clk",
              "rst_ps8_0_99M/slowest_sync_clk",
              "smartconnect_0/aclk",
              "versal_cips_0/m_axi_fpd_aclk",
              "versal_cips_0/m_axi_lpd_aclk",
              "axi_gpio_0/s_axi_aclk"
            ]
          },
          "versal_cips_0_pl0_resetn": {
            "ports": [
              "versal_cips_0/pl0_resetn",
              "pl0_resetn",
              "rst_ps8_0_99M/dcm_locked"
            ]
          },
          "versal_cips_0_pl1_ref_clk": {
            "ports": [
              "versal_cips_0/pl1_ref_clk",
              "pl1_ref_clk",
              "axi_noc_0/aclk4",
              "axi_noc_0/aclk5"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "gpio_io_o"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "Dout"
            ]
          }
        }
      },
      "util_ds_buf_2_aud": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "dpss_vck190_pt_util_ds_buf_2_aud_0",
        "xci_path": "ip\\dpss_vck190_pt_util_ds_buf_2_aud_0\\dpss_vck190_pt_util_ds_buf_2_aud_0.xci",
        "inst_hier_path": "util_ds_buf_2_aud",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "util_ds_buf_aud": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "dpss_vck190_pt_util_ds_buf_aud_0",
        "xci_path": "ip\\dpss_vck190_pt_util_ds_buf_aud_0\\dpss_vck190_pt_util_ds_buf_aud_0.xci",
        "inst_hier_path": "util_ds_buf_aud",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFG_GT"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "dpss_vck190_pt_xlconstant_0_0",
        "xci_path": "ip\\dpss_vck190_pt_xlconstant_0_0\\dpss_vck190_pt_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "dpss_vck190_pt_xlconstant_1_0",
        "xci_path": "ip\\dpss_vck190_pt_xlconstant_1_0\\dpss_vck190_pt_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1"
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_2": {
        "interface_ports": [
          "aud_mclk_in",
          "util_ds_buf_2_aud/CLK_IN_D"
        ]
      },
      "RX0_GT_IP_Interface_1": {
        "interface_ports": [
          "gt_quad/RX0_GT_IP_Interface",
          "dp_rx_hier_0/GT_RX0"
        ]
      },
      "RX1_GT_IP_Interface_1": {
        "interface_ports": [
          "gt_quad/RX1_GT_IP_Interface",
          "dp_rx_hier_0/GT_RX1"
        ]
      },
      "RX2_GT_IP_Interface_1": {
        "interface_ports": [
          "gt_quad/RX2_GT_IP_Interface",
          "dp_rx_hier_0/GT_RX2"
        ]
      },
      "RX3_GT_IP_Interface_1": {
        "interface_ports": [
          "gt_quad/RX3_GT_IP_Interface",
          "dp_rx_hier_0/GT_RX3"
        ]
      },
      "S00_AXIS_1": {
        "interface_ports": [
          "dp_rx_hier_0/M_AXIS",
          "dp_tx_hier_0/S00_AXIS"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "dp_tx_hier_0/tx_video_MM",
          "processor_hier_0/tx_video_MM"
        ]
      },
      "TX0_GT_IP_Interface_1": {
        "interface_ports": [
          "gt_quad/TX0_GT_IP_Interface",
          "dp_tx_hier_0/GT_TX0"
        ]
      },
      "TX1_GT_IP_Interface_1": {
        "interface_ports": [
          "gt_quad/TX1_GT_IP_Interface",
          "dp_tx_hier_0/GT_TX1"
        ]
      },
      "TX2_GT_IP_Interface_1": {
        "interface_ports": [
          "gt_quad/TX2_GT_IP_Interface",
          "dp_tx_hier_0/GT_TX2"
        ]
      },
      "TX3_GT_IP_Interface_1": {
        "interface_ports": [
          "gt_quad/TX3_GT_IP_Interface",
          "dp_tx_hier_0/GT_TX3"
        ]
      },
      "dp_rx_hier_0_rx_video_MM": {
        "interface_ports": [
          "dp_rx_hier_0/rx_video_MM",
          "processor_hier_0/rx_video_MM"
        ]
      },
      "gt_quad_base_GT_Serial": {
        "interface_ports": [
          "gt_quad/GT_Serial",
          "GT_Serial"
        ]
      },
      "processor_hier_0_CH0_DDR4_0_0": {
        "interface_ports": [
          "CH0_DDR4_0_0",
          "processor_hier_0/CH0_DDR4_0_0"
        ]
      },
      "processor_hier_0_IIC_0": {
        "interface_ports": [
          "IIC_0",
          "processor_hier_0/IIC_0"
        ]
      },
      "processor_hier_0_M02_AXI": {
        "interface_ports": [
          "dp_rx_hier_0/S00_AXI",
          "processor_hier_0/M02_AXI"
        ]
      },
      "processor_hier_0_M05_AXI_0": {
        "interface_ports": [
          "processor_hier_0/M05_AXI_0",
          "gt_quad/AXI_LITE"
        ]
      },
      "processor_hier_0_M09_AXI": {
        "interface_ports": [
          "dp_tx_hier_0/S00_AXI",
          "processor_hier_0/M09_AXI"
        ]
      },
      "refclk_1": {
        "interface_ports": [
          "refclk",
          "gt_quad/dprx_gt_ip0_diff_gt_ref_clock"
        ]
      },
      "sys_clk0_0_1": {
        "interface_ports": [
          "sys_clk0_0",
          "processor_hier_0/sys_clk0_0"
        ]
      }
    },
    "nets": {
      "In4_1": {
        "ports": [
          "dp_rx_hier_0/fmbuf_wr_intr",
          "processor_hier_0/fmbuf_wr_intr"
        ]
      },
      "aux_rx_data_in_1": {
        "ports": [
          "aux_rx_data_in",
          "dp_rx_hier_0/aux_rx_data_in_0"
        ]
      },
      "aux_tx_data_in_1": {
        "ports": [
          "aux_tx_data_in",
          "dp_tx_hier_0/aux_tx_data_in"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "processor_hier_0/gpio_io_o",
          "dp_rx_hier_0/hls_rstn"
        ]
      },
      "bufg_gt_1_usrclk": {
        "ports": [
          "gt_quad/usrclk",
          "dp_tx_hier_0/gt_txusrclk"
        ]
      },
      "bufg_gt_usrclk": {
        "ports": [
          "gt_quad/ch0_rxusrclk",
          "dp_rx_hier_0/gt_rxusrclk"
        ]
      },
      "clk_wizard_0_clk_out1": {
        "ports": [
          "processor_hier_0/clk_freerun",
          "dp_tx_hier_0/clk_in1",
          "gt_quad/s_axi_lite_clk"
        ]
      },
      "clk_wizard_1_clk_out1": {
        "ports": [
          "processor_hier_0/pl1_ref_clk",
          "dp_rx_hier_0/video_clk_300",
          "dp_tx_hier_0/slowest_sync_clk"
        ]
      },
      "clk_wizard_1_clk_out2": {
        "ports": [
          "clk_wizard_1/clk_out1",
          "dp_tx_hier_0/aud_clk"
        ]
      },
      "ctl_reset_1": {
        "ports": [
          "processor_hier_0/system_rst",
          "dp_rx_hier_0/system_rst"
        ]
      },
      "dcm_locked_0_1": {
        "ports": [
          "processor_hier_0/pl0_resetn",
          "dp_rx_hier_0/dcm_locked_0"
        ]
      },
      "dp_rx_hier_0_Dout": {
        "ports": [
          "dp_rx_hier_0/Dout",
          "clk_wizard_1/reset"
        ]
      },
      "dp_rx_hier_0_aud_clk_out_0": {
        "ports": [
          "dp_rx_hier_0/aud_clk_out_0",
          "OBUF_DS_P_0"
        ]
      },
      "dp_rx_hier_0_aux_rx_data_en_out_n_0": {
        "ports": [
          "dp_rx_hier_0/aux_rx_data_en_out_n_0",
          "aux_rx_data_en_out_n"
        ]
      },
      "dp_rx_hier_0_aux_rx_data_out_0": {
        "ports": [
          "dp_rx_hier_0/aux_rx_data_out_0",
          "aux_rx_data_out"
        ]
      },
      "dp_rx_hier_0_dprxss_dp_irq": {
        "ports": [
          "dp_rx_hier_0/dprxss_dp_irq",
          "processor_hier_0/dprxss_dp_irq"
        ]
      },
      "dp_rx_hier_0_irq": {
        "ports": [
          "dp_rx_hier_0/irq",
          "processor_hier_0/In6"
        ]
      },
      "dp_rx_hier_0_lrclk_out_0": {
        "ports": [
          "dp_rx_hier_0/lrclk_out_0",
          "lrclk_tx"
        ]
      },
      "dp_rx_hier_0_peripheral_aresetn1": {
        "ports": [
          "dp_rx_hier_0/peripheral_aresetn1",
          "dp_tx_hier_0/s_axis_aresetn_stream1"
        ]
      },
      "dp_rx_hier_0_rx_hpd": {
        "ports": [
          "dp_rx_hier_0/rx_hpd",
          "rx_hpd"
        ]
      },
      "dp_rx_hier_0_sclk_out_0": {
        "ports": [
          "dp_rx_hier_0/sclk_out_0",
          "sclk_tx"
        ]
      },
      "dp_rx_hier_0_sdata_0_out_0": {
        "ports": [
          "dp_rx_hier_0/sdata_0_out_0",
          "sdata_tx"
        ]
      },
      "dp_tx_hier_0_aux_tx_data_en_out_n": {
        "ports": [
          "dp_tx_hier_0/aux_tx_data_en_out_n",
          "aux_tx_data_en_out_n"
        ]
      },
      "dp_tx_hier_0_aux_tx_data_out": {
        "ports": [
          "dp_tx_hier_0/aux_tx_data_out",
          "aux_tx_data_out"
        ]
      },
      "dp_tx_hier_0_lrclk_out_0": {
        "ports": [
          "dp_tx_hier_0/lrclk_out_0",
          "lrclk_rx"
        ]
      },
      "dp_tx_hier_0_sclk_out_0": {
        "ports": [
          "dp_tx_hier_0/sclk_out_0",
          "sclk_rx"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "reset",
          "dp_rx_hier_0/ext_reset_in_0",
          "dp_tx_hier_0/reset",
          "processor_hier_0/ext_reset_in_0",
          "processor_hier_0/reset"
        ]
      },
      "gt_bufgtclr1_1": {
        "ports": [
          "dp_tx_hier_0/tx_bufg_gt_clr",
          "gt_quad/gt_bufgtclr1"
        ]
      },
      "gt_bufgtclr_1": {
        "ports": [
          "dp_rx_hier_0/rx_bufg_gt_clr",
          "gt_quad/gt_bufgtclr"
        ]
      },
      "gt_quad_base_gtpowergood": {
        "ports": [
          "gt_quad/gtpowergood",
          "dp_rx_hier_0/gt_powergood",
          "dp_tx_hier_0/gt_powergood",
          "processor_hier_0/gpio_io_i"
        ]
      },
      "gt_quad_hsclk0_lcplllock": {
        "ports": [
          "gt_quad/hsclk0_lcplllock",
          "dp_rx_hier_0/rx_pll0_locked"
        ]
      },
      "gt_quad_hsclk0_rplllock": {
        "ports": [
          "gt_quad/hsclk0_rplllock",
          "dp_tx_hier_0/tx_pll0_locked"
        ]
      },
      "gt_quad_hsclk1_lcplllock": {
        "ports": [
          "gt_quad/hsclk1_lcplllock",
          "dp_rx_hier_0/rx_pll1_locked1"
        ]
      },
      "gt_quad_hsclk1_rplllock": {
        "ports": [
          "gt_quad/hsclk1_rplllock",
          "dp_tx_hier_0/tx_pll1_locked"
        ]
      },
      "gt_quad_usrclk1": {
        "ports": [
          "gt_quad/usrclk1",
          "dp_tx_hier_0/tx_enc_clk"
        ]
      },
      "hsclk0_lcpllreset_1": {
        "ports": [
          "dp_rx_hier_0/rx_pll0_reset",
          "gt_quad/hsclk0_lcpllreset"
        ]
      },
      "hsclk0_rpllreset_1": {
        "ports": [
          "dp_tx_hier_0/tx_pll0_reset",
          "gt_quad/hsclk0_rpllreset"
        ]
      },
      "hsclk1_lcpllreset_1": {
        "ports": [
          "dp_rx_hier_0/rx_pll1_reset",
          "gt_quad/hsclk1_lcpllreset"
        ]
      },
      "hsclk1_rpllreset_1": {
        "ports": [
          "dp_tx_hier_0/tx_pll1_reset",
          "gt_quad/hsclk1_rpllreset"
        ]
      },
      "oddr_0_clk_out": {
        "ports": [
          "oddr_0/clk_out",
          "mclk_out_rx"
        ]
      },
      "oddr_1_clk_out": {
        "ports": [
          "oddr_1/clk_out",
          "mclk_out_tx"
        ]
      },
      "processor_hier_0_Dout": {
        "ports": [
          "processor_hier_0/Dout",
          "dp_tx_hier_0/hls_rstn"
        ]
      },
      "processor_hier_0_peripheral_aresetn": {
        "ports": [
          "processor_hier_0/peripheral_aresetn",
          "dp_tx_hier_0/gt_ctrl_aresetn",
          "gt_quad/s_axi_lite_resetn"
        ]
      },
      "rst_ps8_0_99M_peripheral_aresetn": {
        "ports": [
          "processor_hier_0/system_rstn",
          "dp_rx_hier_0/system_rstn",
          "dp_tx_hier_0/system_rstn"
        ]
      },
      "sdata_0_in_0_1": {
        "ports": [
          "sdata_rx",
          "dp_tx_hier_0/sdata_0_in_0"
        ]
      },
      "tx_hpd_1": {
        "ports": [
          "tx_hpd",
          "dp_tx_hier_0/tx_hpd"
        ]
      },
      "util_ds_buf_2_aud_IBUF_DS_ODIV2": {
        "ports": [
          "util_ds_buf_2_aud/IBUF_DS_ODIV2",
          "util_ds_buf_aud/BUFG_GT_I"
        ]
      },
      "util_ds_buf_aud_BUFG_GT_O": {
        "ports": [
          "util_ds_buf_aud/BUFG_GT_O",
          "clk_wizard_1/clk_in1",
          "dp_rx_hier_0/aud_mclk",
          "dp_tx_hier_0/aud_mclk",
          "oddr_0/clk_in",
          "oddr_1/clk_in"
        ]
      },
      "v_dp_txss1_0_dptxss_dp_irq": {
        "ports": [
          "dp_tx_hier_0/dptxss_dp_irq",
          "processor_hier_0/dptxss_dp_irq"
        ]
      },
      "v_frmbuf_rd_0_interrupt": {
        "ports": [
          "dp_tx_hier_0/frmbuf_rd_intr",
          "processor_hier_0/frmbuf_rd_intr"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "pwd"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "util_ds_buf_aud/BUFG_GT_CE"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "processor_hier_0/pl_clk0",
          "dp_rx_hier_0/system_clk",
          "dp_tx_hier_0/av_axi_aclk"
        ]
      }
    },
    "addressing": {
      "/dp_rx_hier_0/v_frmbuf_wr_0": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "segments": {
              "SEG_axi_noc_0_C2_DDR_LOW0": {
                "address_block": "/processor_hier_0/axi_noc_0/S04_AXI/C2_DDR_LOW0",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/dp_tx_hier_0/v_frmbuf_rd_0": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "segments": {
              "SEG_axi_noc_0_C3_DDR_LOW0": {
                "address_block": "/processor_hier_0/axi_noc_0/S05_AXI/C3_DDR_LOW0",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/processor_hier_0/versal_cips_0": {
        "address_spaces": {
          "M_AXI_FPD": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/dp_rx_hier_0/axi_gpio_0/S_AXI/Reg",
                "offset": "0x000A4020000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg_1": {
                "address_block": "/processor_hier_0/axi_gpio_0/S_AXI/Reg",
                "offset": "0x000A40D0000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/processor_hier_0/axi_iic_0/S_AXI/Reg",
                "offset": "0x000A4050000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/processor_hier_0/axi_timer_0/S_AXI/Reg",
                "offset": "0x000A4030000",
                "range": "64K"
              },
              "SEG_axis_switch_0_Reg": {
                "address_block": "/dp_rx_hier_0/axis_switch_0/S_AXI_CTRL/Reg",
                "offset": "0x000A4060000",
                "range": "64K"
              },
              "SEG_axis_switch_0_Reg_1": {
                "address_block": "/dp_tx_hier_0/axis_switch_0/S_AXI_CTRL/Reg",
                "offset": "0x000A40E0000",
                "range": "64K"
              },
              "SEG_clk_wizard_2_Reg": {
                "address_block": "/dp_tx_hier_0/clk_wizard_2/s_axi_lite/Reg",
                "offset": "0x000A4140000",
                "range": "64K"
              },
              "SEG_gt_quad_base_Reg": {
                "address_block": "/gt_quad/gt_quad_base/AXI_LITE/Reg",
                "offset": "0x000A4180000",
                "range": "256K"
              },
              "SEG_hls_rst_Reg": {
                "address_block": "/processor_hier_0/hls_rst/S_AXI/Reg",
                "offset": "0x000A4000000",
                "range": "64K"
              },
              "SEG_i2s_receiver_0_Reg": {
                "address_block": "/dp_tx_hier_0/i2s_receiver_0/s_axi_ctrl/Reg",
                "offset": "0x000A40F0000",
                "range": "64K"
              },
              "SEG_i2s_transmitter_0_Reg": {
                "address_block": "/dp_rx_hier_0/i2s_transmitter_0/s_axi_ctrl/Reg",
                "offset": "0x000A4070000",
                "range": "64K"
              },
              "SEG_rx_acr_Reg": {
                "address_block": "/dp_rx_hier_0/rx_acr/s_axi_ctrl/Reg",
                "offset": "0x000A4090000",
                "range": "64K"
              },
              "SEG_tx_clk_rst_Reg": {
                "address_block": "/dp_tx_hier_0/tx_clk_rst/S_AXI/Reg",
                "offset": "0x000A4110000",
                "range": "64K"
              },
              "SEG_v_dp_rxss1_0_Reg": {
                "address_block": "/dp_rx_hier_0/v_dp_rxss1_0/s_axi/Reg",
                "offset": "0x000A4040000",
                "range": "32K"
              },
              "SEG_v_dp_txss1_0_Reg": {
                "address_block": "/dp_tx_hier_0/v_dp_txss1_0/s_axi/Reg",
                "offset": "0x000A4010000",
                "range": "64K"
              },
              "SEG_v_frmbuf_rd_0_Reg": {
                "address_block": "/dp_tx_hier_0/v_frmbuf_rd_0/s_axi_CTRL/Reg",
                "offset": "0x000A4120000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_v_frmbuf_wr_0_Reg": {
                "address_block": "/dp_rx_hier_0/v_frmbuf_wr_0/s_axi_CTRL/Reg",
                "offset": "0x000A40A0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_vid_edid_0_Reg": {
                "address_block": "/dp_rx_hier_0/vid_edid_0/s_axi/Reg",
                "offset": "0x000A40B0000",
                "range": "64K"
              },
              "SEG_video_frame_crc_0_Reg": {
                "address_block": "/dp_rx_hier_0/video_frame_crc_0/S_AXI/Reg",
                "offset": "0x000A40C0000",
                "range": "64K"
              },
              "SEG_video_frame_crc_tx_Reg": {
                "address_block": "/dp_tx_hier_0/video_frame_crc_tx/S_AXI/Reg",
                "offset": "0x000A4130000",
                "range": "64K"
              }
            }
          },
          "FPD_CCI_NOC_0": {
            "segments": {
              "SEG_axi_noc_0_C0_DDR_LOW0": {
                "address_block": "/processor_hier_0/axi_noc_0/S00_AXI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              }
            }
          },
          "FPD_CCI_NOC_1": {
            "segments": {
              "SEG_axi_noc_0_C1_DDR_LOW0": {
                "address_block": "/processor_hier_0/axi_noc_0/S01_AXI/C1_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              }
            }
          },
          "FPD_CCI_NOC_2": {
            "segments": {
              "SEG_axi_noc_0_C2_DDR_LOW0": {
                "address_block": "/processor_hier_0/axi_noc_0/S02_AXI/C2_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              }
            }
          },
          "FPD_CCI_NOC_3": {
            "segments": {
              "SEG_axi_noc_0_C3_DDR_LOW0": {
                "address_block": "/processor_hier_0/axi_noc_0/S03_AXI/C3_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}