# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nano_processor.srcs/sources_1/new/Add_Sub_Unit.vhd" \
"../../../../nano_processor.srcs/sources_1/new/CLA_Adder.vhd" \
"../../../../nano_processor.srcs/sources_1/new/FA.vhd" \
"../../../../nano_processor.srcs/sources_1/new/HA.vhd" \
"../../../../nano_processor.srcs/sim_1/new/TB_Add_Sub_Unit.vhd" \

# Do not sort compile order
nosort
