/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for SRC_XSPR
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_SRC_XSPR.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for SRC_XSPR
 *
 * CMSIS Peripheral Access Layer for SRC_XSPR
 */

#if !defined(PERI_SRC_XSPR_H_)
#define PERI_SRC_XSPR_H_                         /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- SRC_XSPR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SRC_XSPR_Peripheral_Access_Layer SRC_XSPR Peripheral Access Layer
 * @{
 */

/** SRC_XSPR - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[4];
  __IO uint32_t AUTHEN_CTRL;                       /**< Authentication Control, offset: 0x4 */
       uint8_t RESERVED_1[8];
  __IO uint32_t LPM_SETTING_0;                     /**< LPM Setting 0, offset: 0x10 */
  __IO uint32_t LPM_SETTING_1;                     /**< LPM Setting 1, offset: 0x14 */
  __IO uint32_t LPM_SETTING_2;                     /**< LPM Setting 2, offset: 0x18 */
       uint8_t RESERVED_2[4];
  __IO uint32_t SLICE_SW_CTRL;                     /**< Slice Software Control Register, offset: 0x20 */
  __IO uint32_t IRST_REQ_CTRL;                     /**< Individual Reset Request Control, offset: 0x24 */
       uint8_t RESERVED_3[24];
  __IO uint32_t A55_HDSK_ACK_CTRL;                 /**< A55 handshake acknowledge control, offset: 0x40 */
  __I  uint32_t A55_HDSK_ACK_STAT;                 /**< A55 handshake acknowledge status, offset: 0x44 */
  __IO uint32_t SYSMAN_ACK_CTRL;                   /**< System Manager handshake acknowledge control, offset: 0x48 */
  __I  uint32_t SYSMAN_ACK_STAT;                   /**< System manager handshake acknowledge status, offset: 0x4C */
  __IO uint32_t SSAR_ACK_CTRL;                     /**< SSAR acknowledge control, offset: 0x50 */
  __I  uint32_t SSAR_ACK_STAT;                     /**< SSAR acknowledge status, offset: 0x54 */
       uint8_t RESERVED_4[40];
  __IO uint32_t PSW_ACK_CTRL_0;                    /**< Power switch acknowledge control, offset: 0x80 */
  __IO uint32_t PSW_ACK_CTRL_1;                    /**< Power switch acknowledge control, offset: 0x84 */
  __I  uint32_t PSW_ACK_STAT;                      /**< PSW acknowledge status, offset: 0x88 */
       uint8_t RESERVED_5[20];
  __I  uint32_t UPI_STAT_0;                        /**< UPI status 0, offset: 0xA0 */
  __I  uint32_t UPI_STAT_1;                        /**< UPI status 1, offset: 0xA4 */
  __I  uint32_t UPI_STAT_2;                        /**< UPI status 2, offset: 0xA8 */
  __I  uint32_t UPI_STAT_3;                        /**< UPI status 3, offset: 0xAC */
  __I  uint32_t FSM_STAT;                          /**< FSM status, offset: 0xB0 */
  __I  uint32_t FUNC_STAT;                         /**< function status, offset: 0xB4 */
  __I  uint32_t RSTR_STAT;                         /**< Reset Region Status Register, offset: 0xB8 */
} SRC_XSPR_Type;

/* ----------------------------------------------------------------------------
   -- SRC_XSPR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SRC_XSPR_Register_Masks SRC_XSPR Register Masks
 * @{
 */

/*! @name AUTHEN_CTRL - Authentication Control */
/*! @{ */

#define SRC_XSPR_AUTHEN_CTRL_LPM_MODE_MASK       (0x4U)
#define SRC_XSPR_AUTHEN_CTRL_LPM_MODE_SHIFT      (2U)
/*! LPM_MODE - Low power control mode
 *  0b0..Low power mode controlled by software
 *  0b1..Low power mode controlled by GPC hardware
 */
#define SRC_XSPR_AUTHEN_CTRL_LPM_MODE(x)         (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_AUTHEN_CTRL_LPM_MODE_SHIFT)) & SRC_XSPR_AUTHEN_CTRL_LPM_MODE_MASK)

#define SRC_XSPR_AUTHEN_CTRL_LOCK_CFG_MASK       (0x80U)
#define SRC_XSPR_AUTHEN_CTRL_LOCK_CFG_SHIFT      (7U)
/*! LOCK_CFG - Configuration lock
 *  0b0..Low power configuration fields are not locked.
 *  0b1..Low power configuration fields are locked.
 */
#define SRC_XSPR_AUTHEN_CTRL_LOCK_CFG(x)         (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_AUTHEN_CTRL_LOCK_CFG_SHIFT)) & SRC_XSPR_AUTHEN_CTRL_LOCK_CFG_MASK)

#define SRC_XSPR_AUTHEN_CTRL_TZ_USER_MASK        (0x100U)
#define SRC_XSPR_AUTHEN_CTRL_TZ_USER_SHIFT       (8U)
/*! TZ_USER - Allow user mode access
 *  0b0..This MIX SLICE registers can only be written in privilege mode.
 *  0b1..This MIX SLICE registers can be written either in privilege mode or user mode.
 */
#define SRC_XSPR_AUTHEN_CTRL_TZ_USER(x)          (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_AUTHEN_CTRL_TZ_USER_SHIFT)) & SRC_XSPR_AUTHEN_CTRL_TZ_USER_MASK)

#define SRC_XSPR_AUTHEN_CTRL_TZ_NS_MASK          (0x200U)
#define SRC_XSPR_AUTHEN_CTRL_TZ_NS_SHIFT         (9U)
/*! TZ_NS - Allow non-secure mode access
 *  0b0..This MIX SLICE registers can only be written in secure mode.
 *  0b1..This MIX SLICE registers can be written either in secure mode or non-secure mode.
 */
#define SRC_XSPR_AUTHEN_CTRL_TZ_NS(x)            (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_AUTHEN_CTRL_TZ_NS_SHIFT)) & SRC_XSPR_AUTHEN_CTRL_TZ_NS_MASK)

#define SRC_XSPR_AUTHEN_CTRL_LOCK_TZ_MASK        (0x800U)
#define SRC_XSPR_AUTHEN_CTRL_LOCK_TZ_SHIFT       (11U)
/*! LOCK_TZ - Lock NONSECURE and USER
 *  0b0..TZ_NS and TZ_USER value can be changed.
 *  0b1..TZ_NS and TZ_USER value cannot be changed.
 */
#define SRC_XSPR_AUTHEN_CTRL_LOCK_TZ(x)          (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_AUTHEN_CTRL_LOCK_TZ_SHIFT)) & SRC_XSPR_AUTHEN_CTRL_LOCK_TZ_MASK)

#define SRC_XSPR_AUTHEN_CTRL_LOCK_LIST_MASK      (0x8000U)
#define SRC_XSPR_AUTHEN_CTRL_LOCK_LIST_SHIFT     (15U)
/*! LOCK_LIST - White list lock
 *  0b0..WHITE_LIST value can be changed.
 *  0b1..WHITE_LIST value cannot be changed.
 */
#define SRC_XSPR_AUTHEN_CTRL_LOCK_LIST(x)        (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_AUTHEN_CTRL_LOCK_LIST_SHIFT)) & SRC_XSPR_AUTHEN_CTRL_LOCK_LIST_MASK)

#define SRC_XSPR_AUTHEN_CTRL_WHITE_LIST_MASK     (0xFFFF0000U)
#define SRC_XSPR_AUTHEN_CTRL_WHITE_LIST_SHIFT    (16U)
/*! WHITE_LIST - Domain ID white list
 *  0b0000000000000001..Core with domain ID=0 can write SRC MIX SLICE registers.
 *  0b0000000000000010..Core with domain ID=1 can write SRC MIX SLICE registers.
 *  0b0000000000000100..Core with domain ID=2 can write SRC MIX SLICE registers.
 *  0b0000000000001000..Core with domain ID=3 can write SRC MIX SLICE registers.
 *  0b0000000000010000..Core with domain ID=4 can write SRC MIX SLICE registers.
 *  0b0000000000100000..Core with domain ID=5 can write SRC MIX SLICE registers.
 *  0b0000000001000000..Core with domain ID=6 can write SRC MIX SLICE registers.
 *  0b0000000010000000..Core with domain ID=7 can write SRC MIX SLICE registers.
 *  0b0000000100000000..Core with domain ID=8 can write SRC MIX SLICE registers.
 *  0b0000001000000000..Core with domain ID=9 can write SRC MIX SLICE registers.
 *  0b0000010000000000..Core with domain ID=10 can write SRC MIX SLICE registers.
 *  0b0000100000000000..Core with domain ID=11 can write SRC MIX SLICE registers.
 *  0b0001000000000000..Core with domain ID=12 can write SRC MIX SLICE registers.
 *  0b0010000000000000..Core with domain ID=13 can write SRC MIX SLICE registers.
 *  0b0100000000000000..Core with domain ID=14 can write SRC MIX SLICE registers.
 *  0b1000000000000000..Core with domain ID=15 can write SRC MIX SLICE registers.
 */
#define SRC_XSPR_AUTHEN_CTRL_WHITE_LIST(x)       (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_AUTHEN_CTRL_WHITE_LIST_SHIFT)) & SRC_XSPR_AUTHEN_CTRL_WHITE_LIST_MASK)
/*! @} */

/*! @name LPM_SETTING_0 - LPM Setting 0 */
/*! @{ */

#define SRC_XSPR_LPM_SETTING_0_LPM_SETTING_CD_MASK (0x7U)
#define SRC_XSPR_LPM_SETTING_0_LPM_SETTING_CD_SHIFT (0U)
/*! LPM_SETTING_CD - LPM setting of current domain */
#define SRC_XSPR_LPM_SETTING_0_LPM_SETTING_CD(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_0_LPM_SETTING_CD_SHIFT)) & SRC_XSPR_LPM_SETTING_0_LPM_SETTING_CD_MASK)
/*! @} */

/*! @name LPM_SETTING_1 - LPM Setting 1 */
/*! @{ */

#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D0_MASK (0x7U)
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D0_SHIFT (0U)
/*! LPM_SETTING_D0 - LPM setting of domain 0
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D0(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D0_SHIFT)) & SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D0_MASK)

#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D1_MASK (0x70U)
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D1_SHIFT (4U)
/*! LPM_SETTING_D1 - LPM setting of domain 1
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D1(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D1_SHIFT)) & SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D1_MASK)

#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D2_MASK (0x700U)
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D2_SHIFT (8U)
/*! LPM_SETTING_D2 - LPM setting of domain 2
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D2(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D2_SHIFT)) & SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D2_MASK)

#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D3_MASK (0x7000U)
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D3_SHIFT (12U)
/*! LPM_SETTING_D3 - LPM setting of domain 3
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D3(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D3_SHIFT)) & SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D3_MASK)

#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D4_MASK (0x70000U)
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D4_SHIFT (16U)
/*! LPM_SETTING_D4 - LPM setting of domain 4
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D4(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D4_SHIFT)) & SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D4_MASK)

#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D5_MASK (0x700000U)
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D5_SHIFT (20U)
/*! LPM_SETTING_D5 - LPM setting of domain 5
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D5(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D5_SHIFT)) & SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D5_MASK)

#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D6_MASK (0x7000000U)
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D6_SHIFT (24U)
/*! LPM_SETTING_D6 - LPM setting of domain 6
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D6(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D6_SHIFT)) & SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D6_MASK)

#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D7_MASK (0x70000000U)
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D7_SHIFT (28U)
/*! LPM_SETTING_D7 - LPM setting of domain 7
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D7(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D7_SHIFT)) & SRC_XSPR_LPM_SETTING_1_LPM_SETTING_D7_MASK)
/*! @} */

/*! @name LPM_SETTING_2 - LPM Setting 2 */
/*! @{ */

#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D8_MASK (0x7U)
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D8_SHIFT (0U)
/*! LPM_SETTING_D8 - LPM setting of domain 8
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D8(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D8_SHIFT)) & SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D8_MASK)

#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D9_MASK (0x70U)
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D9_SHIFT (4U)
/*! LPM_SETTING_D9 - LPM setting of domain 9
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D9(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D9_SHIFT)) & SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D9_MASK)

#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D10_MASK (0x700U)
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D10_SHIFT (8U)
/*! LPM_SETTING_D10 - LPM setting of domain 10
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D10(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D10_SHIFT)) & SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D10_MASK)

#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D11_MASK (0x7000U)
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D11_SHIFT (12U)
/*! LPM_SETTING_D11 - LPM setting of domain 11
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D11(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D11_SHIFT)) & SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D11_MASK)

#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D12_MASK (0x70000U)
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D12_SHIFT (16U)
/*! LPM_SETTING_D12 - LPM setting of domain 12
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D12(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D12_SHIFT)) & SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D12_MASK)

#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D13_MASK (0x700000U)
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D13_SHIFT (20U)
/*! LPM_SETTING_D13 - LPM setting of domain 13
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D13(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D13_SHIFT)) & SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D13_MASK)

#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D14_MASK (0x7000000U)
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D14_SHIFT (24U)
/*! LPM_SETTING_D14 - LPM setting of domain 14
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D14(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D14_SHIFT)) & SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D14_MASK)

#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D15_MASK (0x70000000U)
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D15_SHIFT (28U)
/*! LPM_SETTING_D15 - LPM setting of domain 15
 *  0b000..Power always off
 *  0b001..power on when domain n is in RUN, off in WAIT/STOP/SUSPEND
 *  0b010..power on when domain n is in RUN/WAIT, off in STOP/SUSPEND
 *  0b011..power on when domain n is in RUN/WAIT/STOP, off in SUSPEND
 *  0b100..power always on
 *  0b101..power always on
 *  0b110..power always on
 *  0b111..power always on
 */
#define SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D15(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D15_SHIFT)) & SRC_XSPR_LPM_SETTING_2_LPM_SETTING_D15_MASK)
/*! @} */

/*! @name SLICE_SW_CTRL - Slice Software Control Register */
/*! @{ */

#define SRC_XSPR_SLICE_SW_CTRL_ISO_OVERRIDE_B_0_MASK (0x1U)
#define SRC_XSPR_SLICE_SW_CTRL_ISO_OVERRIDE_B_0_SHIFT (0U)
/*! ISO_OVERRIDE_B_0 - Override contribution of switchable-VDD_SOC iso control to DRAM PHY internal iso control
 *  0b0..override power switched domain isolation
 *  0b1..No override power switched domain isolation
 */
#define SRC_XSPR_SLICE_SW_CTRL_ISO_OVERRIDE_B_0(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_ISO_OVERRIDE_B_0_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_ISO_OVERRIDE_B_0_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_ISO_OVERRIDE_B_1_MASK (0x2U)
#define SRC_XSPR_SLICE_SW_CTRL_ISO_OVERRIDE_B_1_SHIFT (1U)
/*! ISO_OVERRIDE_B_1 - Override contribution of switchable-VDD_SOC iso control to DRAM PLL internal iso control
 *  0b0..override power switched domain isolation
 *  0b1..No override power switched domain isolation
 */
#define SRC_XSPR_SLICE_SW_CTRL_ISO_OVERRIDE_B_1(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_ISO_OVERRIDE_B_1_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_ISO_OVERRIDE_B_1_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_0_MASK   (0x100000U)
#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_0_SHIFT  (20U)
/*! RST_RSTR_0 - Reset Control for Reset Region 0.
 *  0b0..no software control over reset of reset region 0
 *  0b1..assert reset of reset region 0
 */
#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_0(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_0_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_0_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_1_MASK   (0x200000U)
#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_1_SHIFT  (21U)
/*! RST_RSTR_1 - Reset Control for Reset Region 1.
 *  0b0..no software control over reset of reset region 1
 *  0b1..assert reset of reset region 1
 */
#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_1(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_1_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_1_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_2_MASK   (0x400000U)
#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_2_SHIFT  (22U)
/*! RST_RSTR_2 - Reset Control for Reset Region 2.
 *  0b0..no software control over reset of reset region 2
 *  0b1..assert reset of reset region 2
 */
#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_2(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_2_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_2_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_3_MASK   (0x800000U)
#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_3_SHIFT  (23U)
/*! RST_RSTR_3 - Reset Control for Reset Region 3.
 *  0b0..no software control over reset of reset region 3
 *  0b1..assert reset of reset region 3
 */
#define SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_3(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_3_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_RST_RSTR_3_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_0_MASK   (0x1000000U)
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_0_SHIFT  (24U)
/*! ISO_CTRL_0 - MISC Isolation control for IP 0:
 *  0b0..disable isolation of IP 0
 *  0b1..enable isolation of IP 0
 */
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_0(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_0_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_0_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_1_MASK   (0x2000000U)
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_1_SHIFT  (25U)
/*! ISO_CTRL_1 - MISC Isolation control for IP 1:
 *  0b0..disable isolation of IP 1
 *  0b1..enable isolation of IP 1
 */
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_1(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_1_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_1_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_2_MASK   (0x4000000U)
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_2_SHIFT  (26U)
/*! ISO_CTRL_2 - MISC Isolation control for IP 2:
 *  0b0..disable isolation of IP 2
 *  0b1..enable isolation of IP 2
 */
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_2(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_2_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_2_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_3_MASK   (0x8000000U)
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_3_SHIFT  (27U)
/*! ISO_CTRL_3 - MISC Isolation control for IP 3:
 *  0b0..disable isolation of IP 3
 *  0b1..enable isolation of IP 3
 */
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_3(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_3_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_3_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_4_MASK   (0x10000000U)
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_4_SHIFT  (28U)
/*! ISO_CTRL_4 - MISC Isolation control for IP 4.
 *  0b0..disable isolation of IP 4
 *  0b1..enable isolation of IP 4
 */
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_4(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_4_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_4_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_5_MASK   (0x20000000U)
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_5_SHIFT  (29U)
/*! ISO_CTRL_5 - MISC Isolation control for IP 5:
 *  0b0..disable isolation of IP 5
 *  0b1..enable isolation of IP 5
 */
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_5(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_5_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_5_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_6_MASK   (0x40000000U)
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_6_SHIFT  (30U)
/*! ISO_CTRL_6 - MISC Isolation control for IP 6.
 *  0b0..disable isolation of IP 6
 *  0b1..enable isolation of IP 6
 */
#define SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_6(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_6_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_ISO_CTRL_6_MASK)

#define SRC_XSPR_SLICE_SW_CTRL_PDN_SOFT_MASK     (0x80000000U)
#define SRC_XSPR_SLICE_SW_CTRL_PDN_SOFT_SHIFT    (31U)
/*! PDN_SOFT - Software power trans control, including reset, iso, and power switch.
 *  0b0..Power Up Request
 *  0b1..Power Down Request
 */
#define SRC_XSPR_SLICE_SW_CTRL_PDN_SOFT(x)       (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SLICE_SW_CTRL_PDN_SOFT_SHIFT)) & SRC_XSPR_SLICE_SW_CTRL_PDN_SOFT_MASK)
/*! @} */

/*! @name IRST_REQ_CTRL - Individual Reset Request Control */
/*! @{ */

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_0_MASK (0x1U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_0_SHIFT (0U)
/*! RSTR_0_IRST_0 - reset request control for individual reset 0 in reset region 0
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_0(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_0_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_0_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_1_MASK (0x2U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_1_SHIFT (1U)
/*! RSTR_0_IRST_1 - reset request control for individual reset 1 in reset region 0
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_1(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_1_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_1_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_2_MASK (0x4U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_2_SHIFT (2U)
/*! RSTR_0_IRST_2 - reset request control for individual reset 2 in reset region 0
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_2(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_2_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_2_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_3_MASK (0x8U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_3_SHIFT (3U)
/*! RSTR_0_IRST_3 - reset request control for individual reset 3 in reset region 0
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_3(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_3_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_3_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_4_MASK (0x10U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_4_SHIFT (4U)
/*! RSTR_0_IRST_4 - reset request control for individual reset 4 in reset region 0
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_4(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_4_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_4_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_5_MASK (0x20U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_5_SHIFT (5U)
/*! RSTR_0_IRST_5 - reset request control for individual reset 5 in reset region 0
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_5(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_5_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_0_IRST_5_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_0_MASK (0x100U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_0_SHIFT (8U)
/*! RSTR_1_IRST_0 - reset request control for individual reset 0 in reset region 1
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_0(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_0_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_0_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_1_MASK (0x200U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_1_SHIFT (9U)
/*! RSTR_1_IRST_1 - reset request control for individual reset 1 in reset region 1
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_1(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_1_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_1_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_2_MASK (0x400U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_2_SHIFT (10U)
/*! RSTR_1_IRST_2 - reset request control for individual reset 2 in reset region 1
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_2(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_2_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_2_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_3_MASK (0x800U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_3_SHIFT (11U)
/*! RSTR_1_IRST_3 - reset request control for individual reset 3 in reset region 1
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_3(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_3_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_3_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_4_MASK (0x1000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_4_SHIFT (12U)
/*! RSTR_1_IRST_4 - reset request control for individual reset 4 in reset region 1
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_4(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_4_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_4_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_5_MASK (0x2000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_5_SHIFT (13U)
/*! RSTR_1_IRST_5 - reset request control for individual reset 5 in reset region 1
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_5(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_5_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_1_IRST_5_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_0_MASK (0x10000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_0_SHIFT (16U)
/*! RSTR_2_IRST_0 - reset request control for individual reset 0 in reset region 2
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_0(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_0_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_0_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_1_MASK (0x20000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_1_SHIFT (17U)
/*! RSTR_2_IRST_1 - reset request control for individual reset 1 in reset region 2
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_1(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_1_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_1_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_2_MASK (0x40000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_2_SHIFT (18U)
/*! RSTR_2_IRST_2 - reset request control for individual reset 2 in reset region 2
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_2(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_2_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_2_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_3_MASK (0x80000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_3_SHIFT (19U)
/*! RSTR_2_IRST_3 - reset request control for individual reset 3 in reset region 2
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_3(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_3_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_3_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_4_MASK (0x100000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_4_SHIFT (20U)
/*! RSTR_2_IRST_4 - reset request control for individual reset 4 in reset region 2
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_4(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_4_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_4_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_5_MASK (0x200000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_5_SHIFT (21U)
/*! RSTR_2_IRST_5 - reset request control for individual reset 5 in reset region 2
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_5(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_5_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_2_IRST_5_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_0_MASK (0x1000000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_0_SHIFT (24U)
/*! RSTR_3_IRST_0 - reset request control for individual reset 0 in reset region 3
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_0(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_0_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_0_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_1_MASK (0x2000000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_1_SHIFT (25U)
/*! RSTR_3_IRST_1 - reset request control for individual reset 1 in reset region 3
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_1(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_1_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_1_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_2_MASK (0x4000000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_2_SHIFT (26U)
/*! RSTR_3_IRST_2 - reset request control for individual reset 2 in reset region 3
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_2(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_2_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_2_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_3_MASK (0x8000000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_3_SHIFT (27U)
/*! RSTR_3_IRST_3 - reset request control for individual reset 3 in reset region 3
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_3(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_3_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_3_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_4_MASK (0x10000000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_4_SHIFT (28U)
/*! RSTR_3_IRST_4 - reset request control for individual reset 4 in reset region 3
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_4(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_4_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_4_MASK)

#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_5_MASK (0x20000000U)
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_5_SHIFT (29U)
/*! RSTR_3_IRST_5 - reset request control for individual reset 5 in reset region 3
 *  0b0..de-assert reset request
 *  0b1..assert reset request
 */
#define SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_5(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_5_SHIFT)) & SRC_XSPR_IRST_REQ_CTRL_RSTR_3_IRST_5_MASK)
/*! @} */

/*! @name A55_HDSK_ACK_CTRL - A55 handshake acknowledge control */
/*! @{ */

#define SRC_XSPR_A55_HDSK_ACK_CTRL_A55_HDSK_CNT_CFG_MASK (0xFFU)
#define SRC_XSPR_A55_HDSK_ACK_CTRL_A55_HDSK_CNT_CFG_SHIFT (0U)
/*! A55_HDSK_CNT_CFG - A55 handshake count configure. Usage depends on CNT_MODE. Locked by LOCK_CFG field. */
#define SRC_XSPR_A55_HDSK_ACK_CTRL_A55_HDSK_CNT_CFG(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_A55_HDSK_ACK_CTRL_A55_HDSK_CNT_CFG_SHIFT)) & SRC_XSPR_A55_HDSK_ACK_CTRL_A55_HDSK_CNT_CFG_MASK)

#define SRC_XSPR_A55_HDSK_ACK_CTRL_CNT_MODE_MASK (0xC0000000U)
#define SRC_XSPR_A55_HDSK_ACK_CTRL_CNT_MODE_SHIFT (30U)
/*! CNT_MODE - Configure the acknowledge counter working mode. Locked by LOCK_CFG field.
 *  0b00..Not use counter, raise a55_hdsk done to GPC once get A55 ack
 *  0b01..Delay after receiving a55 ack, delay cycle number is CNT_CFG
 *  0b10..Ignore A55 ack, raise a55_hdsk done to GPC when counting to CNT_CFG value
 *  0b11..Time out mode, raise a55_hdsk done to GPC when either A55 ack received or counting to CNT_CFG value
 */
#define SRC_XSPR_A55_HDSK_ACK_CTRL_CNT_MODE(x)   (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_A55_HDSK_ACK_CTRL_CNT_MODE_SHIFT)) & SRC_XSPR_A55_HDSK_ACK_CTRL_CNT_MODE_MASK)
/*! @} */

/*! @name A55_HDSK_ACK_STAT - A55 handshake acknowledge status */
/*! @{ */

#define SRC_XSPR_A55_HDSK_ACK_STAT_PDN_ACK_CNT_MASK (0xFFU)
#define SRC_XSPR_A55_HDSK_ACK_STAT_PDN_ACK_CNT_SHIFT (0U)
/*! PDN_ACK_CNT - A55 handshake power down acknowledge count. */
#define SRC_XSPR_A55_HDSK_ACK_STAT_PDN_ACK_CNT(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_A55_HDSK_ACK_STAT_PDN_ACK_CNT_SHIFT)) & SRC_XSPR_A55_HDSK_ACK_STAT_PDN_ACK_CNT_MASK)

#define SRC_XSPR_A55_HDSK_ACK_STAT_PUP_ACK_CNT_MASK (0xFF0000U)
#define SRC_XSPR_A55_HDSK_ACK_STAT_PUP_ACK_CNT_SHIFT (16U)
/*! PUP_ACK_CNT - A55 handshake power up acknowledge count */
#define SRC_XSPR_A55_HDSK_ACK_STAT_PUP_ACK_CNT(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_A55_HDSK_ACK_STAT_PUP_ACK_CNT_SHIFT)) & SRC_XSPR_A55_HDSK_ACK_STAT_PUP_ACK_CNT_MASK)

#define SRC_XSPR_A55_HDSK_ACK_STAT_BUSY_A55_PDN_HDSK_MASK (0x40000000U)
#define SRC_XSPR_A55_HDSK_ACK_STAT_BUSY_A55_PDN_HDSK_SHIFT (30U)
/*! BUSY_A55_PDN_HDSK - Busy requesting A55 power down handshake */
#define SRC_XSPR_A55_HDSK_ACK_STAT_BUSY_A55_PDN_HDSK(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_A55_HDSK_ACK_STAT_BUSY_A55_PDN_HDSK_SHIFT)) & SRC_XSPR_A55_HDSK_ACK_STAT_BUSY_A55_PDN_HDSK_MASK)

#define SRC_XSPR_A55_HDSK_ACK_STAT_BUSY_A55_PUP_HDSK_MASK (0x80000000U)
#define SRC_XSPR_A55_HDSK_ACK_STAT_BUSY_A55_PUP_HDSK_SHIFT (31U)
/*! BUSY_A55_PUP_HDSK - Busy requesting A55 power up handshake */
#define SRC_XSPR_A55_HDSK_ACK_STAT_BUSY_A55_PUP_HDSK(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_A55_HDSK_ACK_STAT_BUSY_A55_PUP_HDSK_SHIFT)) & SRC_XSPR_A55_HDSK_ACK_STAT_BUSY_A55_PUP_HDSK_MASK)
/*! @} */

/*! @name SYSMAN_ACK_CTRL - System Manager handshake acknowledge control */
/*! @{ */

#define SRC_XSPR_SYSMAN_ACK_CTRL_SYSMAN_CNT_CFG_MASK (0xFFU)
#define SRC_XSPR_SYSMAN_ACK_CTRL_SYSMAN_CNT_CFG_SHIFT (0U)
/*! SYSMAN_CNT_CFG - System Manager handshake count configure. Usage depends on CNT_MODE. Locked by LOCK_CFG field. */
#define SRC_XSPR_SYSMAN_ACK_CTRL_SYSMAN_CNT_CFG(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SYSMAN_ACK_CTRL_SYSMAN_CNT_CFG_SHIFT)) & SRC_XSPR_SYSMAN_ACK_CTRL_SYSMAN_CNT_CFG_MASK)

#define SRC_XSPR_SYSMAN_ACK_CTRL_CNT_MODE_MASK   (0xC0000000U)
#define SRC_XSPR_SYSMAN_ACK_CTRL_CNT_MODE_SHIFT  (30U)
/*! CNT_MODE - Configure the acknowledge counter working mode. Locked by LOCK_CFG field.
 *  0b00..Not use counter, raise sysman_hdsk done to GPC once get System manager ack
 *  0b01..Delay after receiving system manager ack, delay cycle number is CNT_CFG
 *  0b10..Ignore system manager ack, raise sysman_hdsk done to GPC when counting to CNT_CFG value
 *  0b11..Time out mode, raise sysman_hdsk done to GPC when either system manager ack received or counting to CNT_CFG value
 */
#define SRC_XSPR_SYSMAN_ACK_CTRL_CNT_MODE(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SYSMAN_ACK_CTRL_CNT_MODE_SHIFT)) & SRC_XSPR_SYSMAN_ACK_CTRL_CNT_MODE_MASK)
/*! @} */

/*! @name SYSMAN_ACK_STAT - System manager handshake acknowledge status */
/*! @{ */

#define SRC_XSPR_SYSMAN_ACK_STAT_PDN_ACK_CNT_MASK (0xFFU)
#define SRC_XSPR_SYSMAN_ACK_STAT_PDN_ACK_CNT_SHIFT (0U)
/*! PDN_ACK_CNT - System manager handshake power down acknowledge count. */
#define SRC_XSPR_SYSMAN_ACK_STAT_PDN_ACK_CNT(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SYSMAN_ACK_STAT_PDN_ACK_CNT_SHIFT)) & SRC_XSPR_SYSMAN_ACK_STAT_PDN_ACK_CNT_MASK)

#define SRC_XSPR_SYSMAN_ACK_STAT_PUP_ACK_CNT_MASK (0xFF0000U)
#define SRC_XSPR_SYSMAN_ACK_STAT_PUP_ACK_CNT_SHIFT (16U)
/*! PUP_ACK_CNT - System manager handshake power up acknowledge count */
#define SRC_XSPR_SYSMAN_ACK_STAT_PUP_ACK_CNT(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SYSMAN_ACK_STAT_PUP_ACK_CNT_SHIFT)) & SRC_XSPR_SYSMAN_ACK_STAT_PUP_ACK_CNT_MASK)

#define SRC_XSPR_SYSMAN_ACK_STAT_BUSY_SYSMAN_PDN_MASK (0x40000000U)
#define SRC_XSPR_SYSMAN_ACK_STAT_BUSY_SYSMAN_PDN_SHIFT (30U)
/*! BUSY_SYSMAN_PDN - Busy requesting System Manager power down handshake */
#define SRC_XSPR_SYSMAN_ACK_STAT_BUSY_SYSMAN_PDN(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SYSMAN_ACK_STAT_BUSY_SYSMAN_PDN_SHIFT)) & SRC_XSPR_SYSMAN_ACK_STAT_BUSY_SYSMAN_PDN_MASK)

#define SRC_XSPR_SYSMAN_ACK_STAT_BUSY_SYSMAN_PUP_MASK (0x80000000U)
#define SRC_XSPR_SYSMAN_ACK_STAT_BUSY_SYSMAN_PUP_SHIFT (31U)
/*! BUSY_SYSMAN_PUP - Busy requesting System manager power up handshake */
#define SRC_XSPR_SYSMAN_ACK_STAT_BUSY_SYSMAN_PUP(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SYSMAN_ACK_STAT_BUSY_SYSMAN_PUP_SHIFT)) & SRC_XSPR_SYSMAN_ACK_STAT_BUSY_SYSMAN_PUP_MASK)
/*! @} */

/*! @name SSAR_ACK_CTRL - SSAR acknowledge control */
/*! @{ */

#define SRC_XSPR_SSAR_ACK_CTRL_SSAR_CNT_CFG_MASK (0x3FFFU)
#define SRC_XSPR_SSAR_ACK_CTRL_SSAR_CNT_CFG_SHIFT (0U)
/*! SSAR_CNT_CFG - ssar count configure. Usage depends on CNT_MODE. Locked by LOCK_CFG field. */
#define SRC_XSPR_SSAR_ACK_CTRL_SSAR_CNT_CFG(x)   (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SSAR_ACK_CTRL_SSAR_CNT_CFG_SHIFT)) & SRC_XSPR_SSAR_ACK_CTRL_SSAR_CNT_CFG_MASK)

#define SRC_XSPR_SSAR_ACK_CTRL_CNT_MODE_MASK     (0xC0000000U)
#define SRC_XSPR_SSAR_ACK_CTRL_CNT_MODE_SHIFT    (30U)
/*! CNT_MODE - Configure the acknowledge counter working mode. Locked by LOCK_CFG field.
 *  0b00..Not use counter, raise ssar_save/restore done to GPC once get Edgelock Enclave ack
 *  0b01..Delay after receiving Edgelock Enclave ack, delay cycle number is CNT_CFG
 *  0b10..Ignore Edgelock Enclave ack, raise ssar_save/restore done to GPC when counting to CNT_CFG value
 *  0b11..Time out mode, raise ssar_save/restore done to GPC when either Edgelock Enclave ack received or counting to CNT_CFG value
 */
#define SRC_XSPR_SSAR_ACK_CTRL_CNT_MODE(x)       (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SSAR_ACK_CTRL_CNT_MODE_SHIFT)) & SRC_XSPR_SSAR_ACK_CTRL_CNT_MODE_MASK)
/*! @} */

/*! @name SSAR_ACK_STAT - SSAR acknowledge status */
/*! @{ */

#define SRC_XSPR_SSAR_ACK_STAT_SAVE_ACK_CNT_MASK (0x3FFFU)
#define SRC_XSPR_SSAR_ACK_STAT_SAVE_ACK_CNT_SHIFT (0U)
/*! SAVE_ACK_CNT - SAVE acknowledge count, record the delay from stat change to acknowledge received */
#define SRC_XSPR_SSAR_ACK_STAT_SAVE_ACK_CNT(x)   (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SSAR_ACK_STAT_SAVE_ACK_CNT_SHIFT)) & SRC_XSPR_SSAR_ACK_STAT_SAVE_ACK_CNT_MASK)

#define SRC_XSPR_SSAR_ACK_STAT_RESTORE_ACK_CNT_MASK (0xFFFC000U)
#define SRC_XSPR_SSAR_ACK_STAT_RESTORE_ACK_CNT_SHIFT (14U)
/*! RESTORE_ACK_CNT - RESTORE acknowledge count, record the delay from stat change to acknowledge received */
#define SRC_XSPR_SSAR_ACK_STAT_RESTORE_ACK_CNT(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SSAR_ACK_STAT_RESTORE_ACK_CNT_SHIFT)) & SRC_XSPR_SSAR_ACK_STAT_RESTORE_ACK_CNT_MASK)

#define SRC_XSPR_SSAR_ACK_STAT_SAVED_MASK        (0x20000000U)
#define SRC_XSPR_SSAR_ACK_STAT_SAVED_SHIFT       (29U)
/*! SAVED - Indicate this mix power down info have accepted Edgelock Enclave ack */
#define SRC_XSPR_SSAR_ACK_STAT_SAVED(x)          (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SSAR_ACK_STAT_SAVED_SHIFT)) & SRC_XSPR_SSAR_ACK_STAT_SAVED_MASK)

#define SRC_XSPR_SSAR_ACK_STAT_BUSY_SAVED_MASK   (0x40000000U)
#define SRC_XSPR_SSAR_ACK_STAT_BUSY_SAVED_SHIFT  (30U)
/*! BUSY_SAVED - Busy requesting SSAR save */
#define SRC_XSPR_SSAR_ACK_STAT_BUSY_SAVED(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SSAR_ACK_STAT_BUSY_SAVED_SHIFT)) & SRC_XSPR_SSAR_ACK_STAT_BUSY_SAVED_MASK)

#define SRC_XSPR_SSAR_ACK_STAT_BUSY_RESTORE_MASK (0x80000000U)
#define SRC_XSPR_SSAR_ACK_STAT_BUSY_RESTORE_SHIFT (31U)
/*! BUSY_RESTORE - Busy requesting SSAR restore */
#define SRC_XSPR_SSAR_ACK_STAT_BUSY_RESTORE(x)   (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_SSAR_ACK_STAT_BUSY_RESTORE_SHIFT)) & SRC_XSPR_SSAR_ACK_STAT_BUSY_RESTORE_MASK)
/*! @} */

/*! @name PSW_ACK_CTRL_0 - Power switch acknowledge control */
/*! @{ */

#define SRC_XSPR_PSW_ACK_CTRL_0_PUP_LF_CNT_CFG_MASK (0x3FFU)
#define SRC_XSPR_PSW_ACK_CTRL_0_PUP_LF_CNT_CFG_SHIFT (0U)
/*! PUP_LF_CNT_CFG - PUP LF Count configure. Usage depends on CNT_MODE. Locked by LOCK_CFG field. */
#define SRC_XSPR_PSW_ACK_CTRL_0_PUP_LF_CNT_CFG(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_CTRL_0_PUP_LF_CNT_CFG_SHIFT)) & SRC_XSPR_PSW_ACK_CTRL_0_PUP_LF_CNT_CFG_MASK)

#define SRC_XSPR_PSW_ACK_CTRL_0_PUP_HF_CNT_CFG_MASK (0x3FF0000U)
#define SRC_XSPR_PSW_ACK_CTRL_0_PUP_HF_CNT_CFG_SHIFT (16U)
/*! PUP_HF_CNT_CFG - PUP HF Count configure. Usage depends on CNT_MODE. Locked by LOCK_CFG field. */
#define SRC_XSPR_PSW_ACK_CTRL_0_PUP_HF_CNT_CFG(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_CTRL_0_PUP_HF_CNT_CFG_SHIFT)) & SRC_XSPR_PSW_ACK_CTRL_0_PUP_HF_CNT_CFG_MASK)

#define SRC_XSPR_PSW_ACK_CTRL_0_CNT_MODE_MASK    (0x30000000U)
#define SRC_XSPR_PSW_ACK_CTRL_0_CNT_MODE_SHIFT   (28U)
/*! CNT_MODE - Configure the acknowledge counter working mode. Locked by LOCK_CFG field.
 *  0b00..Not use counter, raise power_on/off done to GPC once get psw ack
 *  0b01..Delay after receiving psw ack, delay cycle number is CNT_CFG
 */
#define SRC_XSPR_PSW_ACK_CTRL_0_CNT_MODE(x)      (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_CTRL_0_CNT_MODE_SHIFT)) & SRC_XSPR_PSW_ACK_CTRL_0_CNT_MODE_MASK)

#define SRC_XSPR_PSW_ACK_CTRL_0_LF_ACK_INVERT_MASK (0x40000000U)
#define SRC_XSPR_PSW_ACK_CTRL_0_LF_ACK_INVERT_SHIFT (30U)
/*! LF_ACK_INVERT - LF Acknowledge value is inverted from power switch control. Locked by LOCK_CFG field. */
#define SRC_XSPR_PSW_ACK_CTRL_0_LF_ACK_INVERT(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_CTRL_0_LF_ACK_INVERT_SHIFT)) & SRC_XSPR_PSW_ACK_CTRL_0_LF_ACK_INVERT_MASK)

#define SRC_XSPR_PSW_ACK_CTRL_0_HF_ACK_INVERT_MASK (0x80000000U)
#define SRC_XSPR_PSW_ACK_CTRL_0_HF_ACK_INVERT_SHIFT (31U)
/*! HF_ACK_INVERT - HF Acknowledge value is inverted from power switch control. Locked by LOCK_CFG field. */
#define SRC_XSPR_PSW_ACK_CTRL_0_HF_ACK_INVERT(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_CTRL_0_HF_ACK_INVERT_SHIFT)) & SRC_XSPR_PSW_ACK_CTRL_0_HF_ACK_INVERT_MASK)
/*! @} */

/*! @name PSW_ACK_CTRL_1 - Power switch acknowledge control */
/*! @{ */

#define SRC_XSPR_PSW_ACK_CTRL_1_PDN_LF_CNT_CFG_MASK (0x3FFU)
#define SRC_XSPR_PSW_ACK_CTRL_1_PDN_LF_CNT_CFG_SHIFT (0U)
/*! PDN_LF_CNT_CFG - PDN LF Count configure. Usage depends on CNT_MODE. Locked by LOCK_CFG field. */
#define SRC_XSPR_PSW_ACK_CTRL_1_PDN_LF_CNT_CFG(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_CTRL_1_PDN_LF_CNT_CFG_SHIFT)) & SRC_XSPR_PSW_ACK_CTRL_1_PDN_LF_CNT_CFG_MASK)

#define SRC_XSPR_PSW_ACK_CTRL_1_PDN_HF_CNT_CFG_MASK (0x3FF0000U)
#define SRC_XSPR_PSW_ACK_CTRL_1_PDN_HF_CNT_CFG_SHIFT (16U)
/*! PDN_HF_CNT_CFG - PDN HF Count configure. Usage depends on CNT_MODE. Locked by LOCK_CFG field. */
#define SRC_XSPR_PSW_ACK_CTRL_1_PDN_HF_CNT_CFG(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_CTRL_1_PDN_HF_CNT_CFG_SHIFT)) & SRC_XSPR_PSW_ACK_CTRL_1_PDN_HF_CNT_CFG_MASK)
/*! @} */

/*! @name PSW_ACK_STAT - PSW acknowledge status */
/*! @{ */

#define SRC_XSPR_PSW_ACK_STAT_LF_ACK_CNT_MASK    (0x3FFU)
#define SRC_XSPR_PSW_ACK_STAT_LF_ACK_CNT_SHIFT   (0U)
/*! LF_ACK_CNT - LF PSW acknowledge count */
#define SRC_XSPR_PSW_ACK_STAT_LF_ACK_CNT(x)      (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_STAT_LF_ACK_CNT_SHIFT)) & SRC_XSPR_PSW_ACK_STAT_LF_ACK_CNT_MASK)

#define SRC_XSPR_PSW_ACK_STAT_HF_ACK_CNT_MASK    (0x3FF0000U)
#define SRC_XSPR_PSW_ACK_STAT_HF_ACK_CNT_SHIFT   (16U)
/*! HF_ACK_CNT - HF PSW acknowledge count */
#define SRC_XSPR_PSW_ACK_STAT_HF_ACK_CNT(x)      (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_STAT_HF_ACK_CNT_SHIFT)) & SRC_XSPR_PSW_ACK_STAT_HF_ACK_CNT_MASK)

#define SRC_XSPR_PSW_ACK_STAT_LF_ACK_STAT_MASK   (0x40000000U)
#define SRC_XSPR_PSW_ACK_STAT_LF_ACK_STAT_SHIFT  (30U)
/*! LF_ACK_STAT - LF PSW acknowledge status */
#define SRC_XSPR_PSW_ACK_STAT_LF_ACK_STAT(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_STAT_LF_ACK_STAT_SHIFT)) & SRC_XSPR_PSW_ACK_STAT_LF_ACK_STAT_MASK)

#define SRC_XSPR_PSW_ACK_STAT_HF_ACK_STAT_MASK   (0x80000000U)
#define SRC_XSPR_PSW_ACK_STAT_HF_ACK_STAT_SHIFT  (31U)
/*! HF_ACK_STAT - HF PSW acknowledge status */
#define SRC_XSPR_PSW_ACK_STAT_HF_ACK_STAT(x)     (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_PSW_ACK_STAT_HF_ACK_STAT_SHIFT)) & SRC_XSPR_PSW_ACK_STAT_HF_ACK_STAT_MASK)
/*! @} */

/*! @name UPI_STAT_0 - UPI status 0 */
/*! @{ */

#define SRC_XSPR_UPI_STAT_0_UPI_ISO_REQUEST_MASK (0xFFFFU)
#define SRC_XSPR_UPI_STAT_0_UPI_ISO_REQUEST_SHIFT (0U)
/*! UPI_ISO_REQUEST - CPU mode trans iso request of 16 domains */
#define SRC_XSPR_UPI_STAT_0_UPI_ISO_REQUEST(x)   (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_UPI_STAT_0_UPI_ISO_REQUEST_SHIFT)) & SRC_XSPR_UPI_STAT_0_UPI_ISO_REQUEST_MASK)

#define SRC_XSPR_UPI_STAT_0_UPI_POWER_REQUEST_MASK (0xFFFF0000U)
#define SRC_XSPR_UPI_STAT_0_UPI_POWER_REQUEST_SHIFT (16U)
/*! UPI_POWER_REQUEST - CPU mode trans power request of 16 domains */
#define SRC_XSPR_UPI_STAT_0_UPI_POWER_REQUEST(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_UPI_STAT_0_UPI_POWER_REQUEST_SHIFT)) & SRC_XSPR_UPI_STAT_0_UPI_POWER_REQUEST_MASK)
/*! @} */

/*! @name UPI_STAT_1 - UPI status 1 */
/*! @{ */

#define SRC_XSPR_UPI_STAT_1_UPI_RESET_REQUEST_MASK (0xFFFFU)
#define SRC_XSPR_UPI_STAT_1_UPI_RESET_REQUEST_SHIFT (0U)
/*! UPI_RESET_REQUEST - CPU mode trans reset request of 16 domains */
#define SRC_XSPR_UPI_STAT_1_UPI_RESET_REQUEST(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_UPI_STAT_1_UPI_RESET_REQUEST_SHIFT)) & SRC_XSPR_UPI_STAT_1_UPI_RESET_REQUEST_MASK)

#define SRC_XSPR_UPI_STAT_1_UPI_SSAR_REQUEST_MASK (0xFFFF0000U)
#define SRC_XSPR_UPI_STAT_1_UPI_SSAR_REQUEST_SHIFT (16U)
/*! UPI_SSAR_REQUEST - CPU mode trans ssar request of 16 domains */
#define SRC_XSPR_UPI_STAT_1_UPI_SSAR_REQUEST(x)  (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_UPI_STAT_1_UPI_SSAR_REQUEST_SHIFT)) & SRC_XSPR_UPI_STAT_1_UPI_SSAR_REQUEST_MASK)
/*! @} */

/*! @name UPI_STAT_2 - UPI status 2 */
/*! @{ */

#define SRC_XSPR_UPI_STAT_2_UPI_A55_HDSK_REQUEST_MASK (0xFFFF0000U)
#define SRC_XSPR_UPI_STAT_2_UPI_A55_HDSK_REQUEST_SHIFT (16U)
/*! UPI_A55_HDSK_REQUEST - CPU mode trans A55 handshake request of 16 domains */
#define SRC_XSPR_UPI_STAT_2_UPI_A55_HDSK_REQUEST(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_UPI_STAT_2_UPI_A55_HDSK_REQUEST_SHIFT)) & SRC_XSPR_UPI_STAT_2_UPI_A55_HDSK_REQUEST_MASK)
/*! @} */

/*! @name UPI_STAT_3 - UPI status 3 */
/*! @{ */

#define SRC_XSPR_UPI_STAT_3_UPI_MEM_REQUEST_MASK (0xFFFFU)
#define SRC_XSPR_UPI_STAT_3_UPI_MEM_REQUEST_SHIFT (0U)
/*! UPI_MEM_REQUEST - CPU mode trans mem request of 16 domains */
#define SRC_XSPR_UPI_STAT_3_UPI_MEM_REQUEST(x)   (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_UPI_STAT_3_UPI_MEM_REQUEST_SHIFT)) & SRC_XSPR_UPI_STAT_3_UPI_MEM_REQUEST_MASK)

#define SRC_XSPR_UPI_STAT_3_UPI_SYSMAN_REQUEST_MASK (0xFFFF0000U)
#define SRC_XSPR_UPI_STAT_3_UPI_SYSMAN_REQUEST_SHIFT (16U)
/*! UPI_SYSMAN_REQUEST - CPU mode trans system manager request of 16 domains */
#define SRC_XSPR_UPI_STAT_3_UPI_SYSMAN_REQUEST(x) (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_UPI_STAT_3_UPI_SYSMAN_REQUEST_SHIFT)) & SRC_XSPR_UPI_STAT_3_UPI_SYSMAN_REQUEST_MASK)
/*! @} */

/*! @name FSM_STAT - FSM status */
/*! @{ */

#define SRC_XSPR_FSM_STAT_PSW_STAT_MASK          (0xFU)
#define SRC_XSPR_FSM_STAT_PSW_STAT_SHIFT         (0U)
/*! PSW_STAT - Power switch FSM status */
#define SRC_XSPR_FSM_STAT_PSW_STAT(x)            (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FSM_STAT_PSW_STAT_SHIFT)) & SRC_XSPR_FSM_STAT_PSW_STAT_MASK)

#define SRC_XSPR_FSM_STAT_RST_STAT_MASK          (0xF0U)
#define SRC_XSPR_FSM_STAT_RST_STAT_SHIFT         (4U)
/*! RST_STAT - Reset FSM status(rst_fsm_state 0-3bit) */
#define SRC_XSPR_FSM_STAT_RST_STAT(x)            (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FSM_STAT_RST_STAT_SHIFT)) & SRC_XSPR_FSM_STAT_RST_STAT_MASK)

#define SRC_XSPR_FSM_STAT_ISO_STAT_MASK          (0xF00U)
#define SRC_XSPR_FSM_STAT_ISO_STAT_SHIFT         (8U)
/*! ISO_STAT - Isolation FSM status */
#define SRC_XSPR_FSM_STAT_ISO_STAT(x)            (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FSM_STAT_ISO_STAT_SHIFT)) & SRC_XSPR_FSM_STAT_ISO_STAT_MASK)

#define SRC_XSPR_FSM_STAT_RST_STAT_4BIT_MASK     (0x8000U)
#define SRC_XSPR_FSM_STAT_RST_STAT_4BIT_SHIFT    (15U)
/*! RST_STAT_4BIT - Reset FSM status(rst_fsm_state 4bit) */
#define SRC_XSPR_FSM_STAT_RST_STAT_4BIT(x)       (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FSM_STAT_RST_STAT_4BIT_SHIFT)) & SRC_XSPR_FSM_STAT_RST_STAT_4BIT_MASK)

#define SRC_XSPR_FSM_STAT_SSAR_STAT_MASK         (0x70000U)
#define SRC_XSPR_FSM_STAT_SSAR_STAT_SHIFT        (16U)
/*! SSAR_STAT - SSAR FSM status */
#define SRC_XSPR_FSM_STAT_SSAR_STAT(x)           (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FSM_STAT_SSAR_STAT_SHIFT)) & SRC_XSPR_FSM_STAT_SSAR_STAT_MASK)

#define SRC_XSPR_FSM_STAT_A55_HDSK_STAT_MASK     (0xF00000U)
#define SRC_XSPR_FSM_STAT_A55_HDSK_STAT_SHIFT    (20U)
/*! A55_HDSK_STAT - A55 handshake FSM status */
#define SRC_XSPR_FSM_STAT_A55_HDSK_STAT(x)       (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FSM_STAT_A55_HDSK_STAT_SHIFT)) & SRC_XSPR_FSM_STAT_A55_HDSK_STAT_MASK)

#define SRC_XSPR_FSM_STAT_MEM_STAT_MASK          (0x7000000U)
#define SRC_XSPR_FSM_STAT_MEM_STAT_SHIFT         (24U)
/*! MEM_STAT - Memory FSM status */
#define SRC_XSPR_FSM_STAT_MEM_STAT(x)            (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FSM_STAT_MEM_STAT_SHIFT)) & SRC_XSPR_FSM_STAT_MEM_STAT_MASK)

#define SRC_XSPR_FSM_STAT_SYSMAN_STAT_MASK       (0xF0000000U)
#define SRC_XSPR_FSM_STAT_SYSMAN_STAT_SHIFT      (28U)
/*! SYSMAN_STAT - System Manager handshake FSM status */
#define SRC_XSPR_FSM_STAT_SYSMAN_STAT(x)         (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FSM_STAT_SYSMAN_STAT_SHIFT)) & SRC_XSPR_FSM_STAT_SYSMAN_STAT_MASK)
/*! @} */

/*! @name FUNC_STAT - function status */
/*! @{ */

#define SRC_XSPR_FUNC_STAT_PSW_STAT_MASK         (0x1U)
#define SRC_XSPR_FUNC_STAT_PSW_STAT_SHIFT        (0U)
/*! PSW_STAT - Power switch status
 *  0b0..Power switch on
 *  0b1..Power switch off
 */
#define SRC_XSPR_FUNC_STAT_PSW_STAT(x)           (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FUNC_STAT_PSW_STAT_SHIFT)) & SRC_XSPR_FUNC_STAT_PSW_STAT_MASK)

#define SRC_XSPR_FUNC_STAT_RST_STAT_MASK         (0x4U)
#define SRC_XSPR_FUNC_STAT_RST_STAT_SHIFT        (2U)
/*! RST_STAT - Reset status
 *  0b0..Reset assert
 *  0b1..Reset release
 */
#define SRC_XSPR_FUNC_STAT_RST_STAT(x)           (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FUNC_STAT_RST_STAT_SHIFT)) & SRC_XSPR_FUNC_STAT_RST_STAT_MASK)

#define SRC_XSPR_FUNC_STAT_ISO_STAT_MASK         (0x10U)
#define SRC_XSPR_FUNC_STAT_ISO_STAT_SHIFT        (4U)
/*! ISO_STAT - Isolation status
 *  0b0..Isolation off
 *  0b1..Isolation on
 */
#define SRC_XSPR_FUNC_STAT_ISO_STAT(x)           (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FUNC_STAT_ISO_STAT_SHIFT)) & SRC_XSPR_FUNC_STAT_ISO_STAT_MASK)

#define SRC_XSPR_FUNC_STAT_SSAR_STAT_MASK        (0x100U)
#define SRC_XSPR_FUNC_STAT_SSAR_STAT_SHIFT       (8U)
/*! SSAR_STAT - ssar status
 *  0b0..No effect or power up handshake with Edgelock Enclave done
 *  0b1..Power down handshake with Edgelock Enclave done
 */
#define SRC_XSPR_FUNC_STAT_SSAR_STAT(x)          (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FUNC_STAT_SSAR_STAT_SHIFT)) & SRC_XSPR_FUNC_STAT_SSAR_STAT_MASK)

#define SRC_XSPR_FUNC_STAT_A55_HDSK_STAT_MASK    (0x400U)
#define SRC_XSPR_FUNC_STAT_A55_HDSK_STAT_SHIFT   (10U)
/*! A55_HDSK_STAT - A55 handshake status
 *  0b0..No effect or power up handshake with A55 done(just for A55 SLICE)
 *  0b1..Power down handshake with A55 done(just for A55 SLICE)
 */
#define SRC_XSPR_FUNC_STAT_A55_HDSK_STAT(x)      (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FUNC_STAT_A55_HDSK_STAT_SHIFT)) & SRC_XSPR_FUNC_STAT_A55_HDSK_STAT_MASK)

#define SRC_XSPR_FUNC_STAT_MEM_STAT_MASK         (0x1000U)
#define SRC_XSPR_FUNC_STAT_MEM_STAT_SHIFT        (12U)
/*! MEM_STAT - Memory w/ status
 *  0b0..No effect or memory w/ exit LP done
 *  0b1..Memory w/ enter LP done
 */
#define SRC_XSPR_FUNC_STAT_MEM_STAT(x)           (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FUNC_STAT_MEM_STAT_SHIFT)) & SRC_XSPR_FUNC_STAT_MEM_STAT_MASK)

#define SRC_XSPR_FUNC_STAT_SYSMAN_STAT_MASK      (0x4000U)
#define SRC_XSPR_FUNC_STAT_SYSMAN_STAT_SHIFT     (14U)
/*! SYSMAN_STAT - System Manager handshake status
 *  0b0..No effect or power up handshake with SYSMAN done
 *  0b1..Power down handshake with SYSMAN done
 */
#define SRC_XSPR_FUNC_STAT_SYSMAN_STAT(x)        (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_FUNC_STAT_SYSMAN_STAT_SHIFT)) & SRC_XSPR_FUNC_STAT_SYSMAN_STAT_MASK)
/*! @} */

/*! @name RSTR_STAT - Reset Region Status Register */
/*! @{ */

#define SRC_XSPR_RSTR_STAT_RSTR_0_RST_STAT_MASK  (0x1U)
#define SRC_XSPR_RSTR_STAT_RSTR_0_RST_STAT_SHIFT (0U)
/*! RSTR_0_RST_STAT - Reset Status of Reset Region 0
 *  0b0..Reset Region 0 is out of reset
 *  0b1..Reset Region 0 is in reset
 */
#define SRC_XSPR_RSTR_STAT_RSTR_0_RST_STAT(x)    (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_RSTR_STAT_RSTR_0_RST_STAT_SHIFT)) & SRC_XSPR_RSTR_STAT_RSTR_0_RST_STAT_MASK)

#define SRC_XSPR_RSTR_STAT_RSTR_1_RST_STAT_MASK  (0x2U)
#define SRC_XSPR_RSTR_STAT_RSTR_1_RST_STAT_SHIFT (1U)
/*! RSTR_1_RST_STAT - Reset Status of Reset Region 1
 *  0b0..Reset Region 1 is out of reset
 *  0b1..Reset Region 1 is in reset
 */
#define SRC_XSPR_RSTR_STAT_RSTR_1_RST_STAT(x)    (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_RSTR_STAT_RSTR_1_RST_STAT_SHIFT)) & SRC_XSPR_RSTR_STAT_RSTR_1_RST_STAT_MASK)

#define SRC_XSPR_RSTR_STAT_RSTR_2_RST_STAT_MASK  (0x4U)
#define SRC_XSPR_RSTR_STAT_RSTR_2_RST_STAT_SHIFT (2U)
/*! RSTR_2_RST_STAT - Reset Status of Reset Region 2
 *  0b0..Reset Region 2 is out of reset
 *  0b1..Reset Region 2 is in reset
 */
#define SRC_XSPR_RSTR_STAT_RSTR_2_RST_STAT(x)    (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_RSTR_STAT_RSTR_2_RST_STAT_SHIFT)) & SRC_XSPR_RSTR_STAT_RSTR_2_RST_STAT_MASK)

#define SRC_XSPR_RSTR_STAT_RSTR_3_RST_STAT_MASK  (0x8U)
#define SRC_XSPR_RSTR_STAT_RSTR_3_RST_STAT_SHIFT (3U)
/*! RSTR_3_RST_STAT - Reset Status of Reset Region 3
 *  0b0..Reset Region 3 is out of reset
 *  0b1..Reset Region 3 is in reset
 */
#define SRC_XSPR_RSTR_STAT_RSTR_3_RST_STAT(x)    (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_RSTR_STAT_RSTR_3_RST_STAT_SHIFT)) & SRC_XSPR_RSTR_STAT_RSTR_3_RST_STAT_MASK)

#define SRC_XSPR_RSTR_STAT_RSTR_0_RST_BUSY_MASK  (0x10000U)
#define SRC_XSPR_RSTR_STAT_RSTR_0_RST_BUSY_SHIFT (16U)
/*! RSTR_0_RST_BUSY - Reset Sequence Busy of Reset Region 0
 *  0b0..Reset Region 0 reset sequence not running
 *  0b1..Reset Region 0 reset sequence is running
 */
#define SRC_XSPR_RSTR_STAT_RSTR_0_RST_BUSY(x)    (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_RSTR_STAT_RSTR_0_RST_BUSY_SHIFT)) & SRC_XSPR_RSTR_STAT_RSTR_0_RST_BUSY_MASK)

#define SRC_XSPR_RSTR_STAT_RSTR_1_RST_BUSY_MASK  (0x20000U)
#define SRC_XSPR_RSTR_STAT_RSTR_1_RST_BUSY_SHIFT (17U)
/*! RSTR_1_RST_BUSY - Reset Sequence Busy of Reset Region 1
 *  0b0..Reset Region 1 reset sequence not running
 *  0b1..Reset Region 1 reset sequence is running
 */
#define SRC_XSPR_RSTR_STAT_RSTR_1_RST_BUSY(x)    (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_RSTR_STAT_RSTR_1_RST_BUSY_SHIFT)) & SRC_XSPR_RSTR_STAT_RSTR_1_RST_BUSY_MASK)

#define SRC_XSPR_RSTR_STAT_RSTR_2_RST_BUSY_MASK  (0x40000U)
#define SRC_XSPR_RSTR_STAT_RSTR_2_RST_BUSY_SHIFT (18U)
/*! RSTR_2_RST_BUSY - Reset Sequence Busy of Reset Region 2
 *  0b0..Reset Region 2 reset sequence not running
 *  0b1..Reset Region 2 reset sequence is running
 */
#define SRC_XSPR_RSTR_STAT_RSTR_2_RST_BUSY(x)    (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_RSTR_STAT_RSTR_2_RST_BUSY_SHIFT)) & SRC_XSPR_RSTR_STAT_RSTR_2_RST_BUSY_MASK)

#define SRC_XSPR_RSTR_STAT_RSTR_3_RST_BUSY_MASK  (0x80000U)
#define SRC_XSPR_RSTR_STAT_RSTR_3_RST_BUSY_SHIFT (19U)
/*! RSTR_3_RST_BUSY - Reset Sequence Busy of Reset Region 3
 *  0b0..Reset Region 3 reset sequence not running
 *  0b1..Reset Region 3 reset sequence is running
 */
#define SRC_XSPR_RSTR_STAT_RSTR_3_RST_BUSY(x)    (((uint32_t)(((uint32_t)(x)) << SRC_XSPR_RSTR_STAT_RSTR_3_RST_BUSY_SHIFT)) & SRC_XSPR_RSTR_STAT_RSTR_3_RST_BUSY_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group SRC_XSPR_Register_Masks */


/*!
 * @}
 */ /* end of group SRC_XSPR_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_SRC_XSPR_H_ */

