Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 19 17:48:12 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab6_control_sets_placed.rpt
| Design       : Lab6
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |              35 |           16 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |              15 |            5 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------+---------------------------------------------------+------------------+----------------+
|     Clock Signal     |              Enable Signal              |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk_BUFG            |                                         | rst_IBUF                                          |                3 |              4 |
|  clk_BUFG            | kbd_ms_inst/m_ps2read/E[0]              | kbd_ms_inst/m_ps2read/kds_state_machine_reg[1][0] |                2 |              4 |
|  clk_BUFG            | kbd_ms_inst/m_ps2read/shift[10]_i_1_n_0 | rst_IBUF                                          |                1 |              8 |
|  clk_BUFG            | kbd_ms_inst/m_ps2read/data[7]_i_1_n_0   |                                                   |                1 |              8 |
|  clk_BUFG            |                                         |                                                   |                4 |              9 |
|  clk_BUFG            | kbd_ms_inst/data_type[2]_i_1_n_0        | rst_IBUF                                          |                3 |             11 |
|  CLK100MHZ_IBUF_BUFG |                                         | rst_IBUF                                          |               14 |             33 |
+----------------------+-----------------------------------------+---------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 8      |                     2 |
| 9      |                     1 |
| 11     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


