{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623631890099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623631890099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 13 21:51:29 2021 " "Processing started: Sun Jun 13 21:51:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623631890099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631890099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sqrt -c sqrt " "Command: quartus_map --read_settings_files=on --write_settings_files=off sqrt -c sqrt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631890100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623631890397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623631890397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt-a " "Found design unit 1: sqrt-a" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623631905281 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623631905281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sqrt " "Elaborating entity \"sqrt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623631905354 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b sqrt.vhd(24) " "VHDL Process Statement warning at sqrt.vhd(24): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623631905357 "|sqrt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sqrt.vhd(25) " "VHDL Process Statement warning at sqrt.vhd(25): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623631905357 "|sqrt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sqrt.vhd(26) " "VHDL Process Statement warning at sqrt.vhd(26): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623631905357 "|sqrt"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y sqrt.vhd(17) " "VHDL Process Statement warning at sqrt.vhd(17): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623631905358 "|sqrt"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x sqrt.vhd(17) " "VHDL Process Statement warning at sqrt.vhd(17): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623631905358 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] sqrt.vhd(22) " "Inferred latch for \"x\[0\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905359 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] sqrt.vhd(22) " "Inferred latch for \"x\[1\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905359 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] sqrt.vhd(22) " "Inferred latch for \"x\[2\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905359 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] sqrt.vhd(22) " "Inferred latch for \"x\[3\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905360 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] sqrt.vhd(22) " "Inferred latch for \"x\[4\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905360 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] sqrt.vhd(22) " "Inferred latch for \"x\[5\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905360 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] sqrt.vhd(22) " "Inferred latch for \"x\[6\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905360 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] sqrt.vhd(22) " "Inferred latch for \"x\[7\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905360 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] sqrt.vhd(22) " "Inferred latch for \"x\[8\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905360 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] sqrt.vhd(22) " "Inferred latch for \"y\[0\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905360 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] sqrt.vhd(22) " "Inferred latch for \"y\[1\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905360 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] sqrt.vhd(22) " "Inferred latch for \"y\[2\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905360 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] sqrt.vhd(22) " "Inferred latch for \"y\[3\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905360 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] sqrt.vhd(22) " "Inferred latch for \"y\[4\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905361 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] sqrt.vhd(22) " "Inferred latch for \"y\[5\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905361 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] sqrt.vhd(22) " "Inferred latch for \"y\[6\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905361 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] sqrt.vhd(22) " "Inferred latch for \"y\[7\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905361 "|sqrt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] sqrt.vhd(22) " "Inferred latch for \"y\[8\]\" at sqrt.vhd(22)" {  } { { "sqrt.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_5/codigo/sqrt.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631905361 "|sqrt"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623631906421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623631907187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623631907187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623631907235 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623631907235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623631907235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623631907235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623631907243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 13 21:51:47 2021 " "Processing ended: Sun Jun 13 21:51:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623631907243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623631907243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623631907243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623631907243 ""}
