{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 19:23:01 2014 " "Info: Processing started: Thu Jan 09 19:23:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Project4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Project4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegToNine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SevenSegToNine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVENSEGTONINE-BEHAVIORAL " "Info: Found design unit 1: SEVENSEGTONINE-BEHAVIORAL" {  } { { "SevenSegToNine.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/SevenSegToNine.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SEVENSEGTONINE " "Info: Found entity 1: SEVENSEGTONINE" {  } { { "SevenSegToNine.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/SevenSegToNine.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UP_CNT_TO_NINE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UP_CNT_TO_NINE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UP_CNT_TO_NINE-BEHAVIORAL " "Info: Found design unit 1: UP_CNT_TO_NINE-BEHAVIORAL" {  } { { "UP_CNT_TO_NINE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/UP_CNT_TO_NINE.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UP_CNT_TO_NINE " "Info: Found entity 1: UP_CNT_TO_NINE" {  } { { "UP_CNT_TO_NINE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/UP_CNT_TO_NINE.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project4_FLEX.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Project4_FLEX.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project4_FLEX " "Info: Found entity 1: Project4_FLEX" {  } { { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UP_CNT_TO_FIVE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UP_CNT_TO_FIVE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UP_CNT_TO_FIVE-BEHAVIORAL " "Info: Found design unit 1: UP_CNT_TO_FIVE-BEHAVIORAL" {  } { { "UP_CNT_TO_FIVE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/UP_CNT_TO_FIVE.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UP_CNT_TO_FIVE " "Info: Found entity 1: UP_CNT_TO_FIVE" {  } { { "UP_CNT_TO_FIVE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/UP_CNT_TO_FIVE.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_GEN.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK_GEN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_GEN-BEHAVIORAL " "Info: Found design unit 1: CLK_GEN-BEHAVIORAL" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Info: Found entity 1: CLK_GEN" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project4_FLEX " "Info: Elaborating entity \"Project4_FLEX\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UP_CNT_TO_NINE UP_CNT_TO_NINE:inst12 " "Info: Elaborating entity \"UP_CNT_TO_NINE\" for hierarchy \"UP_CNT_TO_NINE:inst12\"" {  } { { "Project4_FLEX.bdf" "inst12" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { 48 584 784 144 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENABLE_Y UP_CNT_TO_NINE.vhd(37) " "Warning (10492): VHDL Process Statement warning at UP_CNT_TO_NINE.vhd(37): signal \"ENABLE_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UP_CNT_TO_NINE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/UP_CNT_TO_NINE.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN CLK_GEN:inst21 " "Info: Elaborating entity \"CLK_GEN\" for hierarchy \"CLK_GEN:inst21\"" {  } { { "Project4_FLEX.bdf" "inst21" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -304 504 672 -208 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UP_CNT_TO_FIVE UP_CNT_TO_FIVE:inst11 " "Info: Elaborating entity \"UP_CNT_TO_FIVE\" for hierarchy \"UP_CNT_TO_FIVE:inst11\"" {  } { { "Project4_FLEX.bdf" "inst11" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -64 584 784 32 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENABLE_Y UP_CNT_TO_FIVE.vhd(37) " "Warning (10492): VHDL Process Statement warning at UP_CNT_TO_FIVE.vhd(37): signal \"ENABLE_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UP_CNT_TO_FIVE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/UP_CNT_TO_FIVE.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEGTONINE SEVENSEGTONINE:inst18 " "Info: Elaborating entity \"SEVENSEGTONINE\" for hierarchy \"SEVENSEGTONINE:inst18\"" {  } { { "Project4_FLEX.bdf" "inst18" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -168 856 1008 -72 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CLK_GEN:inst21\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CLK_GEN:inst21\|Add0\"" {  } { { "CLK_GEN.vhd" "Add0" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"CLK_GEN:inst21\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Info: Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst21\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst21\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SS1\[1\] VCC " "Warning (13410): Pin \"SS1\[1\]\" is stuck at VCC" {  } { { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -144 1048 1224 -128 "SS1\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SS2\[1\] VCC " "Warning (13410): Pin \"SS2\[1\]\" is stuck at VCC" {  } { { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -24 1048 1224 -8 "SS2\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Info: Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Info: Implemented 93 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 19:23:02 2014 " "Info: Processing ended: Thu Jan 09 19:23:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 19:23:03 2014 " "Info: Processing started: Thu Jan 09 19:23:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project4 -c Project4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Project4 -c Project4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project4 EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"Project4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Jan 09 2014 19:23:03 " "Info: Started fitting attempt 1 on Thu Jan 09 2014 at 19:23:03" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 19:23:05 2014 " "Info: Processing ended: Thu Jan 09 19:23:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 19:23:06 2014 " "Info: Processing started: Thu Jan 09 19:23:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project4 -c Project4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Project4 -c Project4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 19:23:06 2014 " "Info: Processing ended: Thu Jan 09 19:23:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 19:23:07 2014 " "Info: Processing started: Thu Jan 09 19:23:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project4 -c Project4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project4 -c Project4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SIM_CLK " "Info: Assuming node \"SIM_CLK\" is an undefined clock" {  } { { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -280 304 472 -264 "SIM_CLK" "" } } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SIM_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_GEN:inst21\|CLK_1HZ_BFR " "Info: Detected ripple clock \"CLK_GEN:inst21\|CLK_1HZ_BFR\" as buffer" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_GEN:inst21\|CLK_1HZ_BFR" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SIM_CLK register CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\] register CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\] 47.17 MHz 21.2 ns Internal " "Info: Clock \"SIM_CLK\" has Internal fmax of 47.17 MHz between source register \"CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\]\" and destination register \"CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\]\" (period= 21.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.200 ns + Longest register register " "Info: + Longest register to register delay is 17.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\] 1 REG LC3_I12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_I12; Fanout = 3; REG Node = 'CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.700 ns) 4.400 ns CLK_GEN:inst21\|Equal0~24 2 COMB LC7_I11 1 " "Info: 2: + IC(2.700 ns) + CELL(1.700 ns) = 4.400 ns; Loc. = LC7_I11; Fanout = 1; COMB Node = 'CLK_GEN:inst21\|Equal0~24'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] CLK_GEN:inst21|Equal0~24 } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 6.400 ns CLK_GEN:inst21\|Equal0~15 3 COMB LC8_I11 1 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 6.400 ns; Loc. = LC8_I11; Fanout = 1; COMB Node = 'CLK_GEN:inst21\|Equal0~15'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { CLK_GEN:inst21|Equal0~24 CLK_GEN:inst21|Equal0~15 } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 12.000 ns CLK_GEN:inst21\|Equal0~3 4 COMB LC1_I15 14 " "Info: 4: + IC(2.900 ns) + CELL(2.700 ns) = 12.000 ns; Loc. = LC1_I15; Fanout = 14; COMB Node = 'CLK_GEN:inst21\|Equal0~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { CLK_GEN:inst21|Equal0~15 CLK_GEN:inst21|Equal0~3 } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.000 ns) 17.200 ns CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\] 5 REG LC2_I17 3 " "Info: 5: + IC(3.200 ns) + CELL(2.000 ns) = 17.200 ns; Loc. = LC2_I17; Fanout = 3; REG Node = 'CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { CLK_GEN:inst21|Equal0~3 CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.400 ns ( 48.84 % ) " "Info: Total cell delay = 8.400 ns ( 48.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.800 ns ( 51.16 % ) " "Info: Total interconnect delay = 8.800 ns ( 51.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] CLK_GEN:inst21|Equal0~24 CLK_GEN:inst21|Equal0~15 CLK_GEN:inst21|Equal0~3 CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] {} CLK_GEN:inst21|Equal0~24 {} CLK_GEN:inst21|Equal0~15 {} CLK_GEN:inst21|Equal0~3 {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] {} } { 0.000ns 2.700ns 0.000ns 2.900ns 3.200ns } { 0.000ns 1.700ns 2.000ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SIM_CLK destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"SIM_CLK\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns SIM_CLK 1 CLK PIN_91 22 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 22; CLK Node = 'SIM_CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIM_CLK } "NODE_NAME" } } { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -280 304 472 -264 "SIM_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\] 2 REG LC2_I17 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_I17; Fanout = 3; REG Node = 'CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SIM_CLK source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"SIM_CLK\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns SIM_CLK 1 CLK PIN_91 22 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 22; CLK Node = 'SIM_CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIM_CLK } "NODE_NAME" } } { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -280 304 472 -264 "SIM_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\] 2 REG LC3_I12 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_I12; Fanout = 3; REG Node = 'CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] CLK_GEN:inst21|Equal0~24 CLK_GEN:inst21|Equal0~15 CLK_GEN:inst21|Equal0~3 CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] {} CLK_GEN:inst21|Equal0~24 {} CLK_GEN:inst21|Equal0~15 {} CLK_GEN:inst21|Equal0~3 {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] {} } { 0.000ns 2.700ns 0.000ns 2.900ns 3.200ns } { 0.000ns 1.700ns 2.000ns 2.700ns 2.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SIM_CLK SS2\[4\] UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[2\] 34.400 ns register " "Info: tco from clock \"SIM_CLK\" to destination pin \"SS2\[4\]\" through register \"UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[2\]\" is 34.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SIM_CLK source 17.400 ns + Longest register " "Info: + Longest clock path from clock \"SIM_CLK\" to source register is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns SIM_CLK 1 CLK PIN_91 22 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 22; CLK Node = 'SIM_CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIM_CLK } "NODE_NAME" } } { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -280 304 472 -264 "SIM_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns CLK_GEN:inst21\|CLK_1HZ_BFR 2 REG LC1_I17 20 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I17; Fanout = 20; REG Node = 'CLK_GEN:inst21\|CLK_1HZ_BFR'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_BFR } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.000 ns) + CELL(0.000 ns) 17.400 ns UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[2\] 3 REG LC4_E34 10 " "Info: 3: + IC(9.000 ns) + CELL(0.000 ns) = 17.400 ns; Loc. = LC4_E34; Fanout = 10; REG Node = 'UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[2\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK_GEN:inst21|CLK_1HZ_BFR UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 24.71 % ) " "Info: Total cell delay = 4.300 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.100 ns ( 75.29 % ) " "Info: Total interconnect delay = 13.100 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_BFR UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_BFR {} UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] {} } { 0.000ns 0.000ns 4.100ns 9.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.600 ns + Longest register pin " "Info: + Longest register to pin delay is 15.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[2\] 1 REG LC4_E34 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_E34; Fanout = 10; REG Node = 'UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[2\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 5.900 ns SEVENSEGTONINE:inst19\|Mux4~0 2 COMB LC8_E40 1 " "Info: 2: + IC(3.200 ns) + CELL(2.700 ns) = 5.900 ns; Loc. = LC8_E40; Fanout = 1; COMB Node = 'SEVENSEGTONINE:inst19\|Mux4~0'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] SEVENSEGTONINE:inst19|Mux4~0 } "NODE_NAME" } } { "SevenSegToNine.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/SevenSegToNine.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(5.000 ns) 15.600 ns SS2\[4\] 3 PIN PIN_11 0 " "Info: 3: + IC(4.700 ns) + CELL(5.000 ns) = 15.600 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'SS2\[4\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { SEVENSEGTONINE:inst19|Mux4~0 SS2[4] } "NODE_NAME" } } { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -24 1048 1224 -8 "SS2\[8..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 49.36 % ) " "Info: Total cell delay = 7.700 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 50.64 % ) " "Info: Total interconnect delay = 7.900 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] SEVENSEGTONINE:inst19|Mux4~0 SS2[4] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] {} SEVENSEGTONINE:inst19|Mux4~0 {} SS2[4] {} } { 0.000ns 3.200ns 4.700ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_BFR UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_BFR {} UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] {} } { 0.000ns 0.000ns 4.100ns 9.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] SEVENSEGTONINE:inst19|Mux4~0 SS2[4] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[2] {} SEVENSEGTONINE:inst19|Mux4~0 {} SS2[4] {} } { 0.000ns 3.200ns 4.700ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 19:23:07 2014 " "Info: Processing ended: Thu Jan 09 19:23:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
