// Seed: 3308252700
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    module_0
);
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout tri id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = id_16 / 1'b0 - id_27;
endmodule
module module_1 #(
    parameter id_4 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output logic [7:0] id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_6,
      id_9,
      id_9,
      id_9,
      id_12,
      id_14,
      id_9,
      id_2,
      id_13,
      id_2,
      id_9,
      id_14,
      id_12,
      id_13,
      id_12,
      id_2,
      id_13,
      id_2,
      id_1,
      id_13,
      id_13,
      id_8,
      id_13,
      id_13,
      id_13,
      id_9
  );
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [id_4 : id_4  ~^  (  -1  ^  id_4  )] id_16;
  assign id_11[1'h0 : id_4] = 1;
endmodule
