// Seed: 2890146424
module module_0 #(
    parameter id_5 = 32'd87
) (
    input wor id_0
    , id_2
);
  wire id_3;
  integer [1 : -1] id_4 = 1 << id_4;
  _id_5 :
  assert property (@(posedge -1) 1'b0)
  else $unsigned(99);
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output wire id_3,
    output wire id_4,
    input wor id_5,
    input tri0 id_6
);
  assign id_3 = id_2;
  assign id_1 = (id_5 + 1);
  wire id_8 = id_5;
  logic [7:0] id_9;
  ;
  parameter id_10 = 1;
  assign id_4 = 1'b0 + -1'b0 - -1'b0;
  tri0 id_11;
  wire id_12 = id_9;
  module_0 modCall_1 (id_0);
  assign id_11 = -1;
  bit id_13;
  ;
  always_comb @(*) begin : LABEL_0
    id_13 = 1;
  end
  wire id_14;
  assign id_9[1] = id_6;
endmodule
