// Seed: 936897110
module module_0;
  assign id_1 = id_1;
  wire id_2;
  assign id_1 = 1;
  wire id_3;
  wand id_4, id_5;
  assign module_2.id_2 = 0;
  supply1 id_6 = -1;
  assign id_1 = id_5;
  wire id_7, id_8, id_9;
  assign id_3 = id_7;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  logic id_2
);
  always id_0 <= id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always id_1 <= id_1;
  assign id_2 = id_1;
  module_0 modCall_1 ();
endmodule
