=====
SETUP
-0.341
14.628
14.286
Average_Filter_2/data_reg[0]_0_s0
4.321
4.553
Average_Filter_2/sum_0_s
5.482
6.052
Average_Filter_2/sum_1_s
6.052
6.088
Average_Filter_2/sum_2_s
6.088
6.123
Average_Filter_2/AD9288_DOUT_B_0_s
6.123
6.158
Average_Filter_2/AD9288_DOUT_B_1_s
6.158
6.628
Average_Filter_2/AD9288_DOUT_B_1_s3
7.118
7.688
Average_Filter_2/AD9288_DOUT_B_2_s3
7.688
8.158
Average_Filter_2/AD9288_DOUT_B_2_s5
8.571
9.141
Average_Filter_2/AD9288_DOUT_B_3_s5
9.141
9.611
data_handler_1/n498_s0
11.012
11.383
data_handler_1/trig_pulse_s12
11.911
12.364
data_handler_1/trig_pulse_s7
12.766
13.137
data_handler_1/trig_pulse_s3
13.307
13.678
data_handler_1/trig_pulse_s2
13.682
14.053
data_handler_1/trig_pulse_s0
14.058
14.628
data_handler_1/trig_flag_s0
14.628
=====
SETUP
-0.267
14.553
14.286
Average_Filter_2/data_reg[0]_0_s0
4.321
4.553
Average_Filter_2/sum_0_s
5.482
6.052
Average_Filter_2/sum_1_s
6.052
6.522
Average_Filter_2/sum_1_s3
6.935
7.505
Average_Filter_2/sum_2_s3
7.505
7.975
Average_Filter_2/sum_2_s5
8.372
8.942
Average_Filter_2/AD9288_DOUT_B_0_s5
8.942
9.412
data_handler_1/freq_measure_a/freq_trig_s38
10.349
10.866
data_handler_1/freq_measure_a/freq_trig_s36
11.361
11.931
data_handler_1/freq_measure_a/freq_trig_s29
11.932
12.481
data_handler_1/freq_measure_a/freq_trig_s16
12.654
13.203
data_handler_1/freq_measure_a/freq_trig_s6
13.204
13.666
data_handler_1/freq_measure_a/freq_trig_s3
13.839
14.409
data_handler_1/freq_measure_a/freq_trig_s1
14.553
=====
SETUP
-0.011
14.297
14.286
Average_Filter_2/data_reg[0]_0_s0
4.321
4.553
Average_Filter_2/sum_0_s
5.482
6.052
Average_Filter_2/sum_1_s
6.052
6.522
Average_Filter_2/sum_1_s3
6.935
7.505
Average_Filter_2/sum_2_s3
7.505
7.975
Average_Filter_2/sum_2_s5
8.372
8.942
Average_Filter_2/AD9288_DOUT_B_0_s5
8.942
9.412
data_handler_1/freq_measure_a/freq_trig_s38
10.349
10.866
data_handler_1/freq_measure_a/freq_trig_s32
11.511
12.060
data_handler_1/freq_measure_a/freq_trig_s19
12.061
12.631
data_handler_1/freq_measure_a/freq_trig_s9
12.804
13.374
data_handler_1/freq_measure_a/freq_trig_s4
13.546
13.917
data_handler_1/freq_measure_a/n51_s18
13.926
14.297
data_handler_1/freq_measure_a/freq_trig_s1
14.297
=====
SETUP
0.918
13.369
14.286
LCD_1/cnt_main_7_s1
4.321
4.553
LCD_1/n1369_s3
4.983
5.538
LCD_1/n1463_s3
6.558
7.075
LCD_1/n1752_s17
7.714
8.085
LCD_1/n1808_s28
9.358
9.875
LCD_1/n1808_s26
10.830
11.283
LCD_1/n1808_s25
11.696
12.251
LCD_1/n1808_s22
12.907
13.369
LCD_1/char_57_s0
13.369
=====
SETUP
0.946
13.340
14.286
spi_slave_u/regs[6]_7_s0
4.321
4.553
LCD_1/n5648_s48
6.238
6.700
LCD_1/n5648_s38
6.872
7.389
LCD_1/n5648_s22
8.228
8.681
LCD_1/n5648_s14
9.078
9.633
LCD_1/n5648_s10
10.273
10.790
LCD_1/n5646_s10
11.455
12.010
LCD_1/n5656_s9
12.969
13.340
LCD_1/color_10_s0
13.340
=====
SETUP
0.946
13.340
14.286
spi_slave_u/regs[6]_7_s0
4.321
4.553
LCD_1/n5648_s48
6.238
6.700
LCD_1/n5648_s38
6.872
7.389
LCD_1/n5648_s22
8.228
8.681
LCD_1/n5648_s14
9.078
9.633
LCD_1/n5648_s10
10.273
10.790
LCD_1/n5646_s10
11.455
12.010
LCD_1/n5646_s9
12.969
13.340
LCD_1/color_15_s0
13.340
=====
SETUP
1.170
13.116
14.286
spi_slave_u/regs[6]_7_s0
4.321
4.553
LCD_1/n5648_s48
6.238
6.700
LCD_1/n5648_s38
6.872
7.389
LCD_1/n5648_s22
8.228
8.681
LCD_1/n5648_s14
9.078
9.633
LCD_1/n5648_s10
10.273
10.790
LCD_1/n5646_s10
11.455
12.010
LCD_1/n5662_s9
12.547
13.116
LCD_1/color_7_s0
13.116
=====
SETUP
1.170
13.116
14.286
spi_slave_u/regs[6]_7_s0
4.321
4.553
LCD_1/n5648_s48
6.238
6.700
LCD_1/n5648_s38
6.872
7.389
LCD_1/n5648_s22
8.228
8.681
LCD_1/n5648_s14
9.078
9.633
LCD_1/n5648_s10
10.273
10.790
LCD_1/n5646_s10
11.455
12.010
LCD_1/n5658_s9
12.547
13.116
LCD_1/color_9_s0
13.116
=====
SETUP
1.204
13.082
14.286
spi_slave_u/regs[6]_7_s0
4.321
4.553
LCD_1/n5648_s48
6.238
6.700
LCD_1/n5648_s38
6.872
7.389
LCD_1/n5648_s22
8.228
8.681
LCD_1/n5648_s14
9.078
9.633
LCD_1/n5648_s10
10.273
10.790
LCD_1/n5668_s11
11.460
12.015
LCD_1/n5668_s9
12.533
13.082
LCD_1/color_4_s0
13.082
=====
SETUP
1.209
13.078
14.286
spi_slave_u/regs[6]_7_s0
4.321
4.553
LCD_1/n5648_s48
6.238
6.700
LCD_1/n5648_s38
6.872
7.389
LCD_1/n5648_s22
8.228
8.681
LCD_1/n5648_s14
9.078
9.633
LCD_1/n5648_s10
10.273
10.790
LCD_1/n5646_s10
11.455
12.010
LCD_1/n5660_s9
12.707
13.078
LCD_1/color_8_s0
13.078
=====
SETUP
1.209
13.078
14.286
spi_slave_u/regs[6]_7_s0
4.321
4.553
LCD_1/n5648_s48
6.238
6.700
LCD_1/n5648_s38
6.872
7.389
LCD_1/n5648_s22
8.228
8.681
LCD_1/n5648_s14
9.078
9.633
LCD_1/n5648_s10
10.273
10.790
LCD_1/n5646_s10
11.455
12.010
LCD_1/n5652_s10
12.707
13.078
LCD_1/color_12_s0
13.078
=====
SETUP
1.209
13.078
14.286
spi_slave_u/regs[6]_7_s0
4.321
4.553
LCD_1/n5648_s48
6.238
6.700
LCD_1/n5648_s38
6.872
7.389
LCD_1/n5648_s22
8.228
8.681
LCD_1/n5648_s14
9.078
9.633
LCD_1/n5648_s10
10.273
10.790
LCD_1/n5646_s10
11.455
12.010
LCD_1/n5650_s9
12.707
13.078
LCD_1/color_13_s0
13.078
=====
SETUP
1.216
13.070
14.286
spi_slave_u/regs[6]_7_s0
4.321
4.553
LCD_1/n5648_s48
6.238
6.700
LCD_1/n5648_s38
6.872
7.389
LCD_1/n5648_s22
8.228
8.681
LCD_1/n5648_s14
9.078
9.633
LCD_1/n5648_s10
10.273
10.790
LCD_1/n5670_s10
11.460
12.015
LCD_1/n5670_s9
12.699
13.070
LCD_1/color_3_s0
13.070
=====
SETUP
1.375
12.911
14.286
LCD_1/x_cnt_9_s2
4.321
4.553
LCD_1/state_backback_1_s20
5.130
5.583
LCD_1/state_backback_1_s14
6.007
6.460
LCD_1/state_backback_1_s10
6.878
7.433
LCD_1/state_backback_1_s7
8.202
8.757
LCD_1/n4877_s16
10.331
10.702
LCD_1/n4877_s13
10.706
11.223
LCD_1/n4887_s12
12.341
12.911
LCD_1/x_cnt_7_s2
12.911
=====
SETUP
1.431
12.856
14.286
LCD_1/cnt_main_7_s1
4.321
4.553
LCD_1/n1369_s3
4.983
5.538
LCD_1/n1463_s3
6.558
7.075
LCD_1/n1752_s17
7.714
8.085
LCD_1/n1890_s40
9.606
10.161
LCD_1/n1890_s39
11.387
11.904
LCD_1/n1890_s38
12.394
12.856
LCD_1/char_34_s0
12.856
=====
SETUP
1.506
12.781
14.286
LCD_1/x_cnt_1_s2
4.321
4.553
LCD_1/state_backback_1_s16
5.788
6.337
LCD_1/n5155_s22
6.519
7.074
LCD_1/n5155_s21
7.806
8.259
LCD_1/n5166_s13
8.954
9.509
LCD_1/n5166_s12
9.922
10.293
LCD_1/n4999_s15
10.710
11.081
LCD_1/n5481_s8
12.232
12.781
LCD_1/data_reg_10_s0
12.781
=====
SETUP
1.589
12.697
14.286
LCD_1/cnt_main_7_s1
4.321
4.553
LCD_1/n1369_s3
4.983
5.538
LCD_1/n1463_s3
6.558
7.075
LCD_1/n1942_s56
7.790
8.345
LCD_1/n2000_s54
9.503
9.956
LCD_1/n2000_s53
10.882
11.399
LCD_1/n2000_s52
12.326
12.697
LCD_1/char_3_s0
12.697
=====
SETUP
1.644
12.642
14.286
LCD_1/x_cnt_1_s2
4.321
4.553
LCD_1/state_backback_1_s16
5.788
6.337
LCD_1/n5155_s22
6.519
7.074
LCD_1/n5155_s21
7.806
8.259
LCD_1/n5166_s13
8.954
9.509
LCD_1/n5166_s12
9.922
10.293
LCD_1/n4999_s15
10.710
11.081
LCD_1/n5477_s8
12.072
12.642
LCD_1/data_reg_12_s0
12.642
=====
SETUP
1.703
12.583
14.286
LCD_1/x_cnt_1_s2
4.321
4.553
LCD_1/state_backback_1_s16
5.788
6.337
LCD_1/n5155_s22
6.519
7.074
LCD_1/n5155_s21
7.806
8.259
LCD_1/n5166_s13
8.954
9.509
LCD_1/n5166_s12
9.922
10.293
LCD_1/n4999_s15
10.710
11.081
LCD_1/n5491_s8
12.121
12.583
LCD_1/data_reg_5_s0
12.583
=====
SETUP
1.704
12.583
14.286
Average_Filter_2/data_reg[0]_0_s0
4.321
4.553
Average_Filter_2/sum_0_s
5.482
6.052
Average_Filter_2/sum_1_s
6.052
6.088
Average_Filter_2/sum_2_s
6.088
6.123
Average_Filter_2/AD9288_DOUT_B_0_s
6.123
6.158
Average_Filter_2/AD9288_DOUT_B_1_s
6.158
6.193
Average_Filter_2/AD9288_DOUT_B_2_s
6.193
6.228
Average_Filter_2/AD9288_DOUT_B_3_s
6.228
6.264
Average_Filter_2/AD9288_DOUT_B_4_s
6.264
6.734
Average_Filter_2/AD9288_DOUT_B_4_s3
7.297
7.867
Average_Filter_2/AD9288_DOUT_B_5_s3
7.867
8.337
Average_Filter_2/AD9288_DOUT_B_5_s5
8.734
9.304
Average_Filter_2/AD9288_DOUT_B_6_s5
9.304
9.774
data_handler_1/n495_s0
11.146
11.517
data_handler_1/ad_data_r_6_s0
12.583
=====
SETUP
1.709
12.578
14.286
LCD_1/cnt_main_7_s1
4.321
4.553
LCD_1/n1369_s3
4.983
5.538
LCD_1/n1463_s3
6.558
7.075
LCD_1/n1752_s17
7.714
8.085
LCD_1/n1950_s56
9.612
10.167
LCD_1/n1950_s53
10.956
11.511
LCD_1/n1950_s50
12.029
12.578
LCD_1/char_17_s0
12.578
=====
SETUP
1.721
12.566
14.286
spi_slave_u/regs[3]_13_s0
4.321
4.553
LCD_1/n1743_s33
5.045
5.562
LCD_1/n1743_s28
5.976
6.493
LCD_1/n1743_s23
7.168
7.723
LCD_1/n1865_s43
8.668
9.185
LCD_1/n1797_s28
9.879
10.250
LCD_1/n1855_s39
11.065
11.620
LCD_1/n1855_s38
12.017
12.566
LCD_1/char_44_s0
12.566
=====
SETUP
1.766
12.520
14.286
LCD_1/x_cnt_1_s2
4.321
4.553
LCD_1/state_backback_1_s16
5.788
6.337
LCD_1/n5155_s22
6.519
7.074
LCD_1/n5155_s21
7.806
8.259
LCD_1/n5166_s13
8.954
9.509
LCD_1/n5166_s12
9.922
10.293
LCD_1/n4999_s15
10.710
11.081
LCD_1/n5485_s8
12.058
12.520
LCD_1/data_reg_8_s0
12.520
=====
SETUP
1.773
12.513
14.286
Average_Filter_2/data_reg[0]_0_s0
4.321
4.553
Average_Filter_2/sum_0_s
5.482
6.052
Average_Filter_2/sum_1_s
6.052
6.088
Average_Filter_2/sum_2_s
6.088
6.123
Average_Filter_2/AD9288_DOUT_B_0_s
6.123
6.158
Average_Filter_2/AD9288_DOUT_B_1_s
6.158
6.628
Average_Filter_2/AD9288_DOUT_B_1_s3
7.118
7.688
Average_Filter_2/AD9288_DOUT_B_2_s3
7.688
7.723
Average_Filter_2/AD9288_DOUT_B_3_s3
7.723
7.758
Average_Filter_2/AD9288_DOUT_B_4_s3
7.758
8.228
Average_Filter_2/AD9288_DOUT_B_4_s5
8.641
9.211
Average_Filter_2/AD9288_DOUT_B_5_s5
9.211
9.681
data_handler_1/n496_s0
11.078
11.449
data_handler_1/ad_data_r_5_s0
12.513
=====
SETUP
1.782
12.504
14.286
LCD_1/x_cnt_1_s2
4.321
4.553
LCD_1/state_backback_1_s16
5.788
6.337
LCD_1/n5155_s22
6.519
7.074
LCD_1/n5155_s21
7.806
8.259
LCD_1/n5166_s13
8.954
9.509
LCD_1/n5166_s12
9.922
10.293
LCD_1/n4999_s15
10.710
11.081
LCD_1/n5497_s8
12.042
12.504
LCD_1/data_reg_2_s0
12.504
=====
HOLD
0.074
3.884
3.810
data_handler_1/write_data_b_5_s0
3.561
3.762
data_handler_1/Gowin_SDPB_B/sdpb_inst_5
3.884
=====
HOLD
0.074
3.884
3.810
data_handler_1/write_data_a_7_s0
3.561
3.762
data_handler_1/Gowin_SDPB_A/sdpb_inst_7
3.884
=====
HOLD
0.202
4.013
3.810
data_handler_1/write_data_a_6_s0
3.561
3.763
data_handler_1/Gowin_SDPB_A/sdpb_inst_6
4.013
=====
HOLD
0.225
4.036
3.810
data_handler_1/write_data_b_4_s0
3.561
3.763
data_handler_1/Gowin_SDPB_B/sdpb_inst_4
4.036
=====
HOLD
0.225
4.036
3.810
data_handler_1/write_data_b_3_s0
3.561
3.763
data_handler_1/Gowin_SDPB_B/sdpb_inst_3
4.036
=====
HOLD
0.229
3.909
3.679
LCD_1/ram_addr_7_s0
3.561
3.762
data_handler_1/Gowin_SDPB_A/sdpb_inst_6
3.909
=====
HOLD
0.234
3.914
3.679
LCD_1/ram_addr_10_s0
3.561
3.763
data_handler_1/Gowin_SDPB_A/sdpb_inst_6
3.914
=====
HOLD
0.325
3.898
3.572
data_handler_1/freq_measure_a/calc_flag_reg_s0
3.561
3.763
data_handler_1/freq_measure_a/freq_11_s0
3.898
=====
HOLD
0.325
3.898
3.572
data_handler_1/freq_measure_a/calc_flag_reg_s0
3.561
3.763
data_handler_1/freq_measure_a/freq_16_s0
3.898
=====
HOLD
0.325
3.898
3.572
data_handler_1/freq_measure_a/calc_flag_reg_s0
3.561
3.763
data_handler_1/freq_measure_a/freq_18_s0
3.898
=====
HOLD
0.325
3.898
3.572
data_handler_1/freq_measure_a/calc_flag_reg_s0
3.561
3.763
data_handler_1/freq_measure_a/freq_20_s0
3.898
=====
HOLD
0.325
3.898
3.572
data_handler_1/freq_measure_a/calc_flag_reg_s0
3.561
3.763
data_handler_1/freq_measure_a/freq_21_s0
3.898
=====
HOLD
0.329
3.902
3.572
data_handler_1/freq_measure_a/calc_flag_reg_s0
3.561
3.763
data_handler_1/freq_measure_a/freq_29_s0
3.902
=====
HOLD
0.329
3.902
3.572
data_handler_1/freq_measure_a/calc_flag_s0
3.561
3.763
data_handler_1/freq_measure_a/freq_reg_31_s0
3.902
=====
HOLD
0.333
4.013
3.679
DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0
3.561
3.763
DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s
4.013
=====
HOLD
0.333
4.013
3.679
DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0
3.561
3.763
DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s
4.013
=====
HOLD
0.344
4.024
3.679
DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0
3.561
3.763
DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s
4.024
=====
HOLD
0.350
4.030
3.679
LCD_1/ram_addr_13_s0
3.561
3.763
data_handler_1/Gowin_SDPB_A/sdpb_inst_6
4.030
=====
HOLD
0.352
4.031
3.679
LCD_1/ram_addr_11_s0
3.561
3.763
data_handler_1/Gowin_SDPB_A/sdpb_inst_7
4.031
=====
HOLD
0.352
4.031
3.679
LCD_1/ram_addr_9_s0
3.561
3.763
data_handler_1/Gowin_SDPB_A/sdpb_inst_6
4.031
=====
HOLD
0.353
4.032
3.679
LCD_1/ram_addr_11_s0
3.561
3.763
data_handler_1/Gowin_SDPB_A/sdpb_inst_6
4.032
=====
HOLD
0.353
4.033
3.679
LCD_1/ram_addr_6_s0
3.561
3.763
data_handler_1/Gowin_SDPB_A/sdpb_inst_6
4.033
=====
HOLD
0.356
4.036
3.679
LCD_1/ram_addr_5_s0
3.561
3.763
data_handler_1/Gowin_SDPB_A/sdpb_inst_6
4.036
=====
HOLD
0.356
4.036
3.679
LCD_1/ram_addr_5_s0
3.561
3.763
data_handler_1/Gowin_SDPB_A/sdpb_inst_4
4.036
=====
HOLD
0.363
4.173
3.810
data_handler_1/write_data_b_7_s0
3.561
3.763
data_handler_1/Gowin_SDPB_B/sdpb_inst_7
4.173
