// Seed: 1938246836
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output uwire id_3
);
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20;
  assign id_0  = 1 >= id_17[1];
  assign id_10 = id_7;
  assign id_6  = id_9 ? id_8 : id_9;
  wire id_21;
  assign id_10 = id_6;
  assign id_0  = 1;
  assign id_7  = id_10[1'b0];
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input tri id_2
);
  parameter id_4 = 1;
  logic [-1 'b0 : 1] id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1
  );
endmodule
