`include "DFlipFlop.v"
`include "RippleUpCounter.v"

module RippleUpTester(outBus, iClk, externalRst);

	input iClk, externalRst; // connect to system 50 MHz clock
	output [3:0] outBus;
	wire [3:0] outBus;
	
	reg [21:0] tBase; // system time base
	
	buf b0(outBus[0], qA);
	buf b1(outBus[1], qB)
	buf b2(outBus[2], qC)
	buf b3(outBus[3], qD)

	wire aBar, bBar, cBar, dBar;
	
	always@(posedge iClk) tBase <= tBase + 1'b1;
	
	RippleUpCounter rippleUpCounter(iClk, externalRst, {qD, qC, qB, qA});


	// always@ (posedge tBase[20]) // select a frequency	

endmodule