Release 10.1 - par K.31 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Fri Dec  5 16:02:25 2008

All signals are completely routed.

WARNING:ParHelpers:361 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   i_button_IBUF


