#define HDMIRX_P0_PHY_ATOP_2_BASE 0x152600

//Page P0_HDMIRX_PHY_ATOP_2_1
#define REG_0000_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x00)
    #define REG_0000_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_CR_LOCK_L0_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0000_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_CR_LOCK_L1_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0000_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_CR_LOCK_L2_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0000_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_CR_LOCK_L3_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0000_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_BW_L0_OV Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0000_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_BW_L1_OV Fld(3,7,AC_MSKW10)//[9:7]
    #define REG_0000_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_BW_L2_OV Fld(3,10,AC_MSKB1)//[12:10]
    #define REG_0000_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_BW_L3_OV Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0004_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x02)//0x01h
    #define REG_0004_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_MODE_L0_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0004_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_MODE_L1_OV Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0004_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_MODE_L2_OV Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0004_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_MODE_L3_OV Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0004_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L0_OV Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0004_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L1_OV Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0004_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L2_OV Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0004_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L3_OV Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0008_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x408)
    #define REG_0008_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L0_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0008_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L1_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0008_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L2_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0008_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L3_OV Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0008_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L0_OV Fld(3,12,AC_MSKB1)//[14:12]
#define REG_000C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x40C)
    #define REG_000C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L1_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_000C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L2_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_000C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L3_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_000C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_RX2TX_OV Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_000C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L0_OV Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_000C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L1_OV Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0010_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x410)
    #define REG_0010_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L2_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0010_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L3_OV Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0010_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KI_L0_OV Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0010_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KI_L1_OV Fld(3,7,AC_MSKW10)//[9:7]
    #define REG_0010_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KI_L2_OV Fld(3,10,AC_MSKB1)//[12:10]
    #define REG_0010_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KI_L3_OV Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0014_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x414)
    #define REG_0014_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KP_L0_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0014_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KP_L1_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0014_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KP_L2_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0014_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KP_L3_OV Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0014_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_ACDR_MODE_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0014_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_PIX_2X_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0014_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_RX2TX_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0014_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L0_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0018_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x418)
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L1_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L2_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L3_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_DATARATE_DIV36_2X_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_ERR_DET_L0_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_ERR_DET_L1_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_ERR_DET_L2_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_ERR_DET_L3_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_HDMI2P1_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_SCAN_L0_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_SCAN_L1_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_SCAN_L2_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_SCAN_L3_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_BW_L0_OV Fld(3,13,AC_MSKB1)//[15:13]
#define REG_001C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x41C)
    #define REG_001C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_BW_L1_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_001C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_BW_L2_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_001C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_BW_L3_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_001C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L0_OV Fld(2,9,AC_MSKB1)//[10:9]
    #define REG_001C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L1_OV Fld(2,11,AC_MSKB1)//[12:11]
    #define REG_001C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L2_OV Fld(2,13,AC_MSKB1)//[14:13]
#define REG_0020_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x420)
    #define REG_0020_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L3_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0020_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_L0_OV Fld(6,2,AC_MSKB0)//[7:2]
    #define REG_0020_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_L1_OV Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0024_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x424)
    #define REG_0024_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_L2_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0024_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_L3_OV Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0028_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x428)
    #define REG_0028_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PD_L0_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0028_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PD_L1_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0028_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PD_L2_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_002C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x42C)
    #define REG_002C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PD_L3_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_002C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L0_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_002C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L1_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0030_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x430)
    #define REG_0030_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0030_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_OV Fld(5,5,AC_MSKW10)//[9:5]
#define REG_0034_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x434)
    #define REG_0034_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L0_OV Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0034_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L1_OV Fld(7,7,AC_MSKW10)//[13:7]
#define REG_0038_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x438)
    #define REG_0038_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L2_OV Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0038_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L3_OV Fld(7,7,AC_MSKW10)//[13:7]
#define REG_003C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x43C)
    #define REG_003C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L0_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_003C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L1_OV Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0040_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x440)
    #define REG_0040_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L2_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0040_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L3_OV Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0044_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x444)
    #define REG_0044_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L0_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0044_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L1_OV Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0048_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x448)
    #define REG_0048_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L2_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0048_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L3_OV Fld(6,6,AC_MSKW10)//[11:6]
#define REG_004C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x44C)
    #define REG_004C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L0_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_004C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L1_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_004C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L2_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0050_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x450)
    #define REG_0050_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L3_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L0_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L1_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0054_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x454)
    #define REG_0054_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L2_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0054_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L3_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0054_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L0_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0058_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x458)
    #define REG_0058_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L1_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0058_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L2_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0058_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L3_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_005C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x45C)
    #define REG_005C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L0_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_005C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L1_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_005C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L2_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0060_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x460)
    #define REG_0060_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L3_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0060_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L0_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0060_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L1_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0064_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x464)
    #define REG_0064_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L2_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0064_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L3_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0064_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_BG_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0064_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_CLKIN_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0064_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L0_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0064_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L1_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0064_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L2_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0064_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L3_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0068_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x468)
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLPF_L0_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLPF_L1_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLPF_L2_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLPF_L3_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_LANE_L0_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_LANE_L1_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_LANE_L2_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_LANE_L3_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L0_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L1_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L2_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L3_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_L0_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_L1_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_L2_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_L3_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_006C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x46C)
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PLL_L0_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PLL_L1_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PLL_L2_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PLL_L3_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L0_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L1_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L2_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L3_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_QD_L0_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_QD_L1_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_QD_L2_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_QD_L3_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0070_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x470)
    #define REG_0070_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_BW_L0_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0070_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_BW_L1_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0070_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_BW_L2_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0070_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_BW_L3_OV Fld(3,9,AC_MSKB1)//[11:9]
#define REG_0074_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x474)
    #define REG_0074_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_GAIN_L0_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_GAIN_L1_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0078_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x478)
    #define REG_0078_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_GAIN_L2_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0078_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_GAIN_L3_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_007C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x47C)
    #define REG_007C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L0_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_007C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L1_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_007C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L2_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_007C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L3_OV Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_007C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PIXCKO_MD_L0_OV Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_007C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PIXCKO_MD_L1_OV Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0080_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x480)
    #define REG_0080_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PIXCKO_MD_L2_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0080_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PIXCKO_MD_L3_OV Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0080_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_OV Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0080_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_OV Fld(3,7,AC_MSKW10)//[9:7]
    #define REG_0080_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_OV Fld(3,10,AC_MSKB1)//[12:10]
    #define REG_0080_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_OV Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0084_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x484)
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SAFF_CAL_START_L0_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SAFF_CAL_START_L1_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SAFF_CAL_START_L2_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SAFF_CAL_START_L3_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L0_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L1_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L2_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L3_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_OV Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_OV Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_OV Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0084_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_OV Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0088_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x488)
    #define REG_0088_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0088_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_OV Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0088_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_OV Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0088_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_OV Fld(2,6,AC_MSKB0)//[7:6]
#define REG_008C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x48C)
    #define REG_008C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L0_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_0090_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x490)
    #define REG_0090_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L1_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_0094_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x494)
    #define REG_0094_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L2_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_0098_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x498)
    #define REG_0098_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L3_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_009C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x49C)
    #define REG_009C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L0_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_00A0_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x4A0)
    #define REG_00A0_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L1_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_00A4_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x4A4)
    #define REG_00A4_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L2_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_00A8_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x4A8)
    #define REG_00A8_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L3_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_00AC_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x4AC)
    #define REG_00AC_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RIU_A_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00AC_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RIU_FLW_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00AC_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RIU_BE_OV Fld(4,9,AC_MSKB1)//[12:9]
#define REG_00B0_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x4B0)
    #define REG_00B0_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RIU_WD_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B4_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x4B4)
    #define REG_00B4_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RIU_WD_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0100_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x500)
    #define REG_0100_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_CR_LOCK_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_CR_LOCK_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_CR_LOCK_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_CR_LOCK_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_BW_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_BW_L1_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_BW_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_BW_L3_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0104_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x504)
    #define REG_0104_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_MODE_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_MODE_L1_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_MODE_L2_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DFE_MODE_L3_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L1_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L2_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L3_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
#define REG_0108_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x508)
    #define REG_0108_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0108_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L1_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0108_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0108_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L3_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0108_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
#define REG_010C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x50C)
    #define REG_010C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L1_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_010C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L2_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_010C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L3_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_010C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_RX2TX_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_010C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_010C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L1_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
#define REG_0110_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x510)
    #define REG_0110_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0110_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L3_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0110_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KI_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0110_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KI_L1_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0110_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KI_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0110_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KI_L3_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0114_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x514)
    #define REG_0114_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KP_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KP_L1_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KP_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_DLPF_KP_L3_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_ACDR_MODE_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_PIX_2X_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_RX2TX_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L0_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0118_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x518)
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L1_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L2_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L3_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_DATARATE_DIV36_2X_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_ERR_DET_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_ERR_DET_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_ERR_DET_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_ERR_DET_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_HDMI2P1_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_SCAN_L0_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_SCAN_L1_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_SCAN_L2_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EN_SCAN_L3_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_BW_L0_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
#define REG_011C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x51C)
    #define REG_011C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_BW_L1_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_BW_L2_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_BW_L3_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L0_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L1_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L2_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0120_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x520)
    #define REG_0120_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L3_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0120_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_L0_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0120_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_L1_OV_EN Fld(1,8,AC_MSKB1)//[8:8]

//Page P0_HDMIRX_PHY_ATOP_2_2
#define REG_0124_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x524)
    #define REG_0124_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0124_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_EQ_L3_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
#define REG_0128_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x528)
    #define REG_0128_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PD_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0128_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PD_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0128_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PD_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
#define REG_012C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x52C)
    #define REG_012C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PD_L3_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_012C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L0_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_012C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L1_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0130_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x530)
    #define REG_0130_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0130_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
#define REG_0134_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x534)
    #define REG_0134_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0134_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L1_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
#define REG_0138_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x538)
    #define REG_0138_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0138_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
#define REG_013C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x53C)
    #define REG_013C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_013C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L1_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
#define REG_0140_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x540)
    #define REG_0140_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0140_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L3_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
#define REG_0144_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x544)
    #define REG_0144_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0144_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L1_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
#define REG_0148_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x548)
    #define REG_0148_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0148_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L3_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
#define REG_014C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x54C)
    #define REG_014C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_014C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_014C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0150_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x550)
    #define REG_0150_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L3_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0150_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L0_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0150_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L1_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0154_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x554)
    #define REG_0154_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0154_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L3_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0154_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L0_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0158_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x558)
    #define REG_0158_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L1_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0158_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L2_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0158_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L3_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
#define REG_015C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x55C)
    #define REG_015C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_015C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_015C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0160_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x560)
    #define REG_0160_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L3_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0160_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L0_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0160_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L1_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0164_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x564)
    #define REG_0164_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L3_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_BG_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_CLKIN_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L1_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L2_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L3_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0168_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x568)
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLPF_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLPF_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLPF_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_DLPF_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_LANE_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_LANE_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_LANE_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_LANE_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L1_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L3_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_L1_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_L2_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PHDAC_L3_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_016C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x56C)
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PLL_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PLL_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PLL_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_PLL_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_QD_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_QD_L1_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_QD_L2_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PD_QD_L3_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0170_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x570)
    #define REG_0170_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_BW_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0170_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_BW_L1_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0170_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_BW_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0170_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_BW_L3_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
#define REG_0174_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x574)
    #define REG_0174_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_GAIN_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0174_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_GAIN_L1_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
#define REG_0178_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x578)
    #define REG_0178_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_GAIN_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0178_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PGA_GAIN_L3_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
#define REG_017C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x57C)
    #define REG_017C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_017C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L1_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_017C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_017C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L3_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_017C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PIXCKO_MD_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_017C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PIXCKO_MD_L1_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
#define REG_0180_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x580)
    #define REG_0180_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PIXCKO_MD_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0180_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_PIXCKO_MD_L3_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0180_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0180_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0180_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0180_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0184_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x584)
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SAFF_CAL_START_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SAFF_CAL_START_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SAFF_CAL_START_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SAFF_CAL_START_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
#define REG_0188_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x588)
    #define REG_0188_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0188_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0188_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0188_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
#define REG_018C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x58C)
    #define REG_018C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0190_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x590)
    #define REG_0190_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L1_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0194_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x594)
    #define REG_0194_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0198_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x598)
    #define REG_0198_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L3_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_019C_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x59C)
    #define REG_019C_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_01A0_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5A0)
    #define REG_01A0_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L1_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_01A4_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5A4)
    #define REG_01A4_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_01A8_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5A8)
    #define REG_01A8_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L3_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01A8_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L0 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01A8_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L1 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01A8_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L2 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01A8_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L3 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01A8_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_PHD_CAL_DONE_L0 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01A8_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_PHD_CAL_DONE_L1 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01A8_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_PHD_CAL_DONE_L2 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01AC_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5AC)
    #define REG_01AC_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_PHD_CAL_DONE_L3 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01AC_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DONE_L0 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01AC_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DONE_L1 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01AC_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DONE_L2 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01AC_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DONE_L3 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01AC_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L0 Fld(8,5,AC_MSKW10)//[12:5]
#define REG_01B0_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5B0)
    #define REG_01B0_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B0_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B4_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5B4)
    #define REG_01B4_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L3 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B4_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B8_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5B8)
    #define REG_01B8_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B8_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01BC_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5BC)
    #define REG_01BC_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L3 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01BC_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RIU_A_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
#define REG_01C0_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5C0)
    #define REG_01C0_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RIU_FLW_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01C0_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RIU_BE_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
#define REG_01C4_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5C4)
    #define REG_01C4_P0_HDMIRX_PHY_ATOP_2_REG_RG_HDMI2P1RX_RIU_WD_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_01CC_P0_HDMIRX_PHY_ATOP_2 (HDMIRX_P0_PHY_ATOP_2_BASE + 0x5CC)
    #define REG_01CC_P0_HDMIRX_PHY_ATOP_2_REG_RGS_HDMI2P1RX_RIU_RD Fld(16,0,AC_FULLW10)//[15:0]

