Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 25 13:47:47 2023
| Host         : Cookiecoolkid running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xterm_control_sets_placed.rpt
| Design       : xterm
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2504 |
|    Minimum number of control sets                        |  2504 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   208 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2504 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |    33 |
| >= 8 to < 10       |  2401 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             784 |          391 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             114 |           34 |
| Yes          | No                    | No                     |              60 |           14 |
| Yes          | No                    | Yes                    |           20497 |         7838 |
| Yes          | Yes                   | No                     |              17 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |               Enable Signal               |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  myinstrmem_top/instr_reg[1]_3[0]       |                                           | myinstrmem_top/AR[1]                |                1 |              1 |         1.00 |
|  myinstrmem_top/instr_reg[3]_2          |                                           | myinstrmem_top/instr_reg[0]_1       |                1 |              1 |         1.00 |
|  myinstrmem_top/instr_reg[3]_3          |                                           | myinstrmem_top/instr_reg[30]_5      |                1 |              1 |         1.00 |
|  myinstrmem_top/instr_reg[30]_2         |                                           |                                     |                1 |              1 |         1.00 |
|  myinstrmem_top/instr_reg[4]_1[1]       |                                           | myinstrmem_top/AR[2]                |                1 |              1 |         1.00 |
|  myinstrmem_top/instr_reg[4]_1[1]       |                                           | myinstrmem_top/AR[0]                |                1 |              1 |         1.00 |
|  myinstrmem_top/instr_reg[1]_3[0]       |                                           | myinstrmem_top/AR[2]                |                1 |              1 |         1.00 |
|  myinstrmem_top/instr_reg[1]_3[0]       |                                           | myinstrmem_top/AR[0]                |                1 |              1 |         1.00 |
|  myinstrmem_top/instr_reg[4]_1[0]       |                                           | myinstrmem_top/instr_reg[30]_1      |                1 |              1 |         1.00 |
| ~dataprev_reg[7]_i_2_n_4                |                                           |                                     |                1 |              1 |         1.00 |
|  mycpu/cpualu/SUBctr_inferred__0/i__n_4 |                                           |                                     |                1 |              1 |         1.00 |
|  mycpu/cpualu/SIGctr_inferred__0/i__n_4 |                                           |                                     |                1 |              1 |         1.00 |
|  mycpu/cpucontrol/MemtoReg_reg/G0       |                                           |                                     |                1 |              1 |         1.00 |
|  myinstrmem_top/instr_reg[30]_3[0]      |                                           |                                     |                1 |              2 |         2.00 |
|  mycpu/cpualu/SFTctr__0                 |                                           |                                     |                1 |              2 |         2.00 |
|  myinstrmem_top/instr_reg[0]_0[0]       |                                           | myinstrmem_top/instr_reg[30]_4[0]   |                1 |              3 |         3.00 |
|  mycpu/cpucontrol/ALUctr_reg[3]_0[0]    |                                           |                                     |                1 |              3 |         3.00 |
|  myinstrmem_top/instr_reg[1]_0[0]       |                                           | myinstrmem_top/instr_reg[30]_1      |                1 |              4 |         4.00 |
| ~kbsim/kbdr/debounce/O0                 | kbsim/kbdr/cnt[3]_i_1_n_4                 |                                     |                1 |              4 |         4.00 |
|  kbsim/CLK50MHZ                         | kbsim/kbdr/debounce/cnt1[4]_i_2_n_4       | kbsim/kbdr/debounce/cnt1[4]_i_1_n_4 |                1 |              5 |         5.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/breakcode_reg[0]               | reset_IBUF                          |                1 |              5 |         5.00 |
|  kbsim/CLK50MHZ                         |                                           |                                     |                2 |              6 |         3.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_8[0]               | reset_IBUF                          |                3 |              7 |         2.33 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_20[0]              | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[2]_0[0]               | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[2]_1[0]               | reset_IBUF                          |                3 |              7 |         2.33 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[2][0]                 | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[2]_2[0]               | reset_IBUF                          |                4 |              7 |         1.75 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[2]_3[0]               | reset_IBUF                          |                3 |              7 |         2.33 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_3[0]               | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/E[0]                           | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_19[0]              | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_0[0]               | reset_IBUF                          |                1 |              7 |         7.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4][0]                 | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_13[0]              | reset_IBUF                          |                1 |              7 |         7.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_15[0]              | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_10[0]              | reset_IBUF                          |                4 |              7 |         1.75 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_2[0]               | reset_IBUF                          |                1 |              7 |         7.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[3]_0[0]               | reset_IBUF                          |                4 |              7 |         1.75 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[3]_2[0]               | reset_IBUF                          |                1 |              7 |         7.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_7[0]               | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_4[0]               | reset_IBUF                          |                1 |              7 |         7.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_6[0]               | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_12[0]              | reset_IBUF                          |                3 |              7 |         2.33 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_14[0]              | reset_IBUF                          |                1 |              7 |         7.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_11[0]              | reset_IBUF                          |                1 |              7 |         7.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_1[0]               | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_18[0]              | reset_IBUF                          |                1 |              7 |         7.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[3]_1[0]               | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[3][0]                 | reset_IBUF                          |                3 |              7 |         2.33 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_17[0]              | reset_IBUF                          |                2 |              7 |         3.50 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_9[0]               | reset_IBUF                          |                1 |              7 |         7.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_5[0]               | reset_IBUF                          |                1 |              7 |         7.00 |
| ~dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/tail_reg[4]_16[0]              | reset_IBUF                          |                2 |              7 |         3.50 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_15[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_18[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_72[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_20[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_80[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_21[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_61[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_93[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_65[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_55[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_58[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_67[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_97[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_81[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_86[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_95[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_96[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_7[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_98[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_69[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_24[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_33[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_39[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_30[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_40[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_34[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_35[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_37[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_31[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_29[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_26[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_28[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_3[0]    | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_23[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_36[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_27[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_38[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_22[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_25[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_32[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_4[0]    | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/E[0]                         | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][61][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_22[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_28[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_4[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_10[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_12[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_19[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_29[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_6[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_27[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_11[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_13[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_3[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_15[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_24[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_30[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_8[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_17[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_13[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_0[0]          | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_10[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_23[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_25[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_16[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_18[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_14[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_20[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_21[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_5[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_9[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_7[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_26[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_12[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__2_11[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_71[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_44[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_56[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_29[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_4[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_50[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_18[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_24[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_35[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_21[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_49[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_52[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_59[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_19[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_68[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_67[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_63[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_58[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_48[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_62[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_20[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_15[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_23[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_17[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_25[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_45[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_54[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_33[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_34[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_30[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_6[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_55[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_32[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_5[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_39[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_53[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_16[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_61[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_64[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_36[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_43[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_28[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_57[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_31[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_38[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_40[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_65[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_69[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_41[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_14[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_37[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_42[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_47[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_27[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_3[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_60[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_66[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_26[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_46[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_51[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_7[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_2[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_22[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_70[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_13[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_86[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_77[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_82[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_10[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_14[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_15[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_16[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_18[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_73[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_83[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_19[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_92[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_88[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_81[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_84[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_85[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_91[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_17[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_79[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_90[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_9[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_78[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_8[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_87[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_72[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_89[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_74[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_76[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_75[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[12]_rep__3_80[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_11[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_12[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_101[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_40[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_104[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_30[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_36[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_47[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_2[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_45[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_49[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_23[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_58[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_105[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_107[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_20[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_34[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_9[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_8[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_108[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_5[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_22[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_24[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_27[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_33[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_3[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_41[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_32[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_52[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_55[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_59[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_63[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_7[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_46[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_29[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_35[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_62[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_10[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_56[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_4[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_53[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_26[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_100[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_102[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_25[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_37[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_28[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_51[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_38[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_43[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_39[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_61[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_6[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_1[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_103[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_106[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_31[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_50[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_42[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_48[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_21[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_54[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][18][7]_i_2_57[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_48[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_49[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_50[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_117[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_19[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_16[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_17[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_25[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_33[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_51[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_125[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_34[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_52[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_40[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_42[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_113[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_112[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_116[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_118[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_13[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_14[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_37[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_45[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_20[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_35[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_111[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_15[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_5[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_121[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_30[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_114[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_110[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_21[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_12[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_124[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_11[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_122[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_22[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_23[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_24[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_28[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_31[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_36[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_39[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_4[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_126[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_26[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_109[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_27[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_115[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_3[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_119[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_41[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_120[0] | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_46[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_29[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_32[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_18[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_38[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_43[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_123[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_47[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_97[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_106[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_53[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_84[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_103[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_79[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_54[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_107[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_108[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_109[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_74[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_55[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_98[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_61[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_63[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_67[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_66[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_77[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_58[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_76[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_8[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_81[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_80[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_87[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_56[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_83[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_78[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_86[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_70[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_89[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_6[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_62[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_9[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_69[0]  | reset_IBUF                          |                8 |              8 |         1.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_60[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_73[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_71[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_82[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_92[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_95[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_93[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_96[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_57[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_99[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_1[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_10[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_75[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_91[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_88[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_100[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_101[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_102[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_68[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_7[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_104[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_64[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_59[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_85[0]  | reset_IBUF                          |                8 |              8 |         1.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_90[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_105[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_72[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_94[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][58][7]_i_2_65[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_35[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_4[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_18[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_116[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_41[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_42[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_25[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_37[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_45[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_48[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_124[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_46[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_5[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_26[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_51[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_115[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_111[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_117[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_52[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_110[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_20[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_22[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_11[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_16[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_24[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_33[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_36[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_14[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_120[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_38[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_113[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_112[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_43[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_119[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_123[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_29[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_121[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_125[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_23[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_15[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_34[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_40[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_126[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_31[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_47[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_49[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_50[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_27[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_21[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_114[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_127[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_118[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_30[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_12[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_3[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_32[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_2[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_13[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_39[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_28[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_122[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_17[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_19[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_18[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_64[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_82[0]  | reset_IBUF                          |                8 |              8 |         1.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_88[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_70[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_68[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_94[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_0[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_12[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_15[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_19[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_61[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_84[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_97[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_7[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_54[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_53[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_55[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_92[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_78[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_14[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_2[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_65[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_62[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_98[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_95[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_79[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_71[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_75[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_66[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_9[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_76[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_10[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_80[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_93[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_59[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_67[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_89[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_90[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_6[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_69[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_8[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_60[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_57[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_96[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_11[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_73[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_72[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_83[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_85[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_87[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_58[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_86[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_13[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_16[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_74[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_77[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_63[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_81[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_56[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_91[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[11][75][7]_i_2_99[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_17[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_12[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_120[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_24[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_3[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_35[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_45[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_46[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_36[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_101[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_109[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_26[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_47[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_121[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_122[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_115[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_123[0] | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_34[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_7[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_100[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_102[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_105[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_111[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_39[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_5[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_20[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_108[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_31[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_38[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_41[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_9[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_110[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_113[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_22[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_107[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_4[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_42[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_30[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_32[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_21[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_43[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_37[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_6[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_103[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_104[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_106[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_25[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_112[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_27[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_29[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_114[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_116[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_28[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_117[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_118[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_11[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_8[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_23[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_33[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_119[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_40[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_10[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][21][7]_i_2_44[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_52[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_30[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_21[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_132[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_140[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_27[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_130[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_142[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_33[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_35[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_40[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_16[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_28[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_41[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_47[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_51[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_32[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_26[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_4[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_126[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_128[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_29[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_13[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_17[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_143[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_3[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_34[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_138[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_23[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_37[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_42[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_139[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_43[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_46[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_141[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_129[0] | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_48[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_135[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_131[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_22[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_24[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_31[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_15[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_36[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_38[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_133[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_134[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_45[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_127[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_137[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_19[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_20[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_49[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_5[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_136[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_125[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_14[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_18[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_25[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_39[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_50[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_124[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_93[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_1[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_10[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_86[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_94[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_101[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_96[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_75[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_81[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_102[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_62[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_99[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_105[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_82[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_106[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_76[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_107[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_108[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_54[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_6[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_109[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_53[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_63[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_8[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_57[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_65[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_71[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_83[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_74[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_91[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_97[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_68[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_92[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_100[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_67[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_7[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_95[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_77[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_58[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_70[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_85[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_89[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_98[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_103[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_87[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_56[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_66[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_84[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_72[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_88[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_64[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_69[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_90[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_104[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_73[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_55[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_78[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_79[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_9[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_59[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_61[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][40][7]_i_2_80[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_27[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_139[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_28[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_123[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_134[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_16[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_18[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_119[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_13[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_143[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_21[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_29[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_3[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_30[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_31[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_33[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_34[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_36[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_142[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_37[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_38[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_118[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_12[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_14[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_2[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_32[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_35[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_11[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_113[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_116[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_125[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_114[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_127[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_128[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_129[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_115[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_133[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_15[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_19[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_130[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_138[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_122[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_20[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_126[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_132[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_135[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_22[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_111[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_110[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_136[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_131[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_137[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_141[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_121[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_124[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_23[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_112[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_120[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_140[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_17[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_24[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_117[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_25[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_26[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_45[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_46[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_48[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_53[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_51[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_54[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_42[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_40[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_47[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_49[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_50[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_41[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_52[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_55[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_5[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_39[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_56[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_57[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_4[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_43[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_67[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_51[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_5[0]    | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_74[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_43[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_48[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_53[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_55[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_41[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_58[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_47[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_69[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_44[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_66[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_64[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_62[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_75[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_7[0]    | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_54[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_79[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_8[0]    | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_49[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_52[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_9[0]    | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_59[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_70[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_71[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_42[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_63[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_72[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_6[0]    | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_68[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_77[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_45[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_76[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_60[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_56[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_46[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_50[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_61[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_78[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_65[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_73[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_57[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_86[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_87[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_88[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_65[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_95[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_103[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_79[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_93[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_97[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_109[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_71[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_11[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_94[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_77[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_100[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_106[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_108[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_102[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_110[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_89[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_6[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_61[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_74[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_76[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_90[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_92[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_7[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_96[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_67[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_98[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_69[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_83[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_101[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_104[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_70[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_91[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_75[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_105[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_84[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_64[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_68[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_99[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_73[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_10[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_107[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_111[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_9[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_58[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_112[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_113[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_63[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_66[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_81[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_82[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_62[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_72[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_78[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_8[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_59[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_80[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][67][7]_i_2_85[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_23[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_31[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_33[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_129[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_17[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_141[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_4[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_21[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_12[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_40[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_137[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_41[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_42[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_15[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_142[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_128[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_124[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_119[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_13[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_123[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_120[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_139[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_122[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_117[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_14[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_143[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_140[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_115[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_133[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_22[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_126[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_125[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_24[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_131[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_136[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_16[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_25[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_29[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_30[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_116[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_20[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_3[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_26[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_32[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_35[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_18[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_138[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_37[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_19[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_121[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_127[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_130[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_27[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_132[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_36[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_38[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_34[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_114[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_28[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_39[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_118[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_135[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_134[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_64[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_69[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_8[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_76[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_81[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_82[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_50[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_59[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_65[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_89[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_84[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_43[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_91[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_66[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_49[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_6[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_75[0]  | reset_IBUF                          |                8 |              8 |         1.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_77[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_87[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_86[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_92[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_48[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_46[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_63[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_67[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_93[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_88[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_94[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_58[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_80[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_73[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_72[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_95[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_55[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_79[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_7[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_83[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_9[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_47[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_90[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_97[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_96[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_98[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_99[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_45[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_85[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_68[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_1[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_56[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_71[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_74[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_78[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_53[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_70[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_54[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_51[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_5[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_52[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_57[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_61[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[13][75][7]_i_2_62[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_35[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_61[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_52[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_16[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_29[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_27[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_41[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_20[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_25[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_45[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_58[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_49[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_7[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_11[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_42[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_59[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_14[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_63[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_24[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_57[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_37[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_21[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_34[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_30[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_32[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_39[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_40[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_46[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_54[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_10[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_6[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_60[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_26[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_15[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_3[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_4[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_8[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_53[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_31[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_48[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_55[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_62[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_47[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_17[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_9[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_18[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_23[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_19[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_38[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_5[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_50[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_51[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_1[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_12[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_36[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_22[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_28[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_56[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_33[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_43[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][18][7]_i_2_13[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_34[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_40[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_35[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_106[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_117[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_101[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_36[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_110[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_18[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_24[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_41[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_127[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_37[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_104[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_102[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_116[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_10[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_19[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_25[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_4[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_42[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_111[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_103[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_22[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_26[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_14[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_100[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_118[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_121[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_112[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_124[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_122[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_17[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_31[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_105[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_123[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_126[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_113[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_114[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_11[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_2[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_115[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_29[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_32[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_33[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_107[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_38[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_12[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_108[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_119[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_109[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_15[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_27[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_30[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_39[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_3[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_120[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_13[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_16[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_20[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_21[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_125[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_28[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_23[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_86[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_94[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_77[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_56[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_68[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_99[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_92[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_74[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_8[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_49[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_80[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_78[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_96[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_43[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_45[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_54[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_93[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_98[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_61[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_59[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_48[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_5[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_52[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_55[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_64[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_58[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_72[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_73[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_7[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_44[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_81[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_71[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_83[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_85[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_88[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_9[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_90[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_91[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_75[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_82[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_51[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_67[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_70[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_50[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_95[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_53[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_63[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_6[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_89[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_76[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_97[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_66[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_69[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_1[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_46[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_57[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_62[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_65[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_79[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_84[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_87[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][58][7]_i_2_47[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_118[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_23[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_24[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_3[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_37[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_41[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_25[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_105[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_111[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_112[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_119[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_14[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_15[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_12[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_26[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_106[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_113[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_34[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_29[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_35[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_36[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_42[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_120[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_11[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_117[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_101[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_13[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_18[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_104[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_17[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_20[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_27[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_30[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_32[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_33[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_123[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_10[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_19[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_107[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_114[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_100[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_21[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_16[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_126[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_22[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_28[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_31[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_38[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_121[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_4[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_102[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_125[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_39[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_127[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_40[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_124[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_103[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_108[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_115[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_109[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_116[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_122[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_2[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_110[0] | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_99[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_52[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_7[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_85[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_59[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_96[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_45[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_67[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_72[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_73[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_5[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_70[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_83[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_58[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_46[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_81[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_9[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_93[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_94[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_90[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_53[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_50[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_76[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_48[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_82[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_6[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_54[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_63[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_65[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_64[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_66[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_75[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_79[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_77[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_55[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_47[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_56[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_68[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_57[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_74[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_49[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_8[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_80[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_84[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_61[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_86[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_69[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_87[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_88[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_89[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_92[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_95[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_43[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_62[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_51[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_71[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_91[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_78[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_97[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[14][75][7]_i_2_98[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_27[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_35[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_40[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_46[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_51[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_55[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_33[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_11[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_58[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_37[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_59[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_42[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_6[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_12[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_34[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_52[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_65[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_50[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_61[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_29[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_26[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_13[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_20[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_24[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_30[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_32[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_36[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_38[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_48[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_53[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_54[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_62[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_66[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_64[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_16[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_31[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_67[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_47[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_23[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_49[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_56[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_57[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_19[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_39[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_63[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_68[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_41[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_14[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_3[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_21[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_18[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_43[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_44[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_17[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_45[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_28[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_4[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_5[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_15[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_22[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_25[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_10[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_49[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_30[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_71[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_74[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_14[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_12[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_21[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_79[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_10[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_27[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_33[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_18[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_38[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_28[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_47[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_48[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_32[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_26[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_5[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_8[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_29[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_16[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_3[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_34[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_50[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_42[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_23[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_4[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_43[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_51[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_41[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_11[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_73[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_15[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_52[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_53[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_72[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_78[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_22[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_24[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_31[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_37[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_40[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_75[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_45[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_17[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_76[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_69[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_70[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_77[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_7[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_19[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_2[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_20[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_35[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[19][75][7]_i_2_9[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_13[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_25[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_36[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_39[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_46[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_15[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_20[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_56[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_61[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_76[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_0[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_21[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_22[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_23[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_25[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_28[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_58[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_78[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_14[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_29[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_3[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_31[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_66[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_71[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_32[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_19[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_17[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_33[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_35[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_36[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_72[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_34[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_63[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_11[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_37[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_38[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_39[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_26[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_54[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_74[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_10[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_13[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_62[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_64[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_67[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_73[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_18[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_27[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_16[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_30[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_57[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_77[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_59[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_60[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_79[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_9[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_6[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_8[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_24[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_7[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_70[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_55[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_65[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_68[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_75[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_12[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[21][75][7]_i_2_69[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_7[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_10[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_101[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_50[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_102[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_107[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_76[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_100[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_108[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_109[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_59[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_11[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_111[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_77[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_1[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_5[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_46[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_51[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_60[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_45[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_40[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_42[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_44[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_67[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_69[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_71[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_73[0]  | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_65[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_55[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_75[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_48[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_47[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_8[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_53[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_58[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_43[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_61[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_74[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_66[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_9[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_105[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_62[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_106[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_110[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_79[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_6[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_112[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_113[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_41[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_49[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_63[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_52[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_72[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_54[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_103[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_104[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_4[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_64[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_70[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_78[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_57[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_68[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[22][75][7]_i_2_56[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_154[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_159[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_16[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_120[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_20[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_23[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_140[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_156[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_24[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_25[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_26[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_133[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_27[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_28[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_139[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_12[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_116[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_121[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_145[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_115[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_146[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_138[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_114[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_136[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_147[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_144[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_152[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_157[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_125[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_128[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_118[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_117[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_129[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_123[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_130[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_13[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_132[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_143[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_137[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_150[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_151[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_155[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_158[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_17[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_149[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_135[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_18[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_19[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_21[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_119[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_153[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_122[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_15[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_124[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_22[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_127[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_134[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_141[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_14[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_142[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_131[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_148[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_126[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_61[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_63[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_42[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_70[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_74[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_78[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_43[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_29[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_33[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_58[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_64[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_44[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_79[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_65[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_80[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_3[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_59[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_83[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_47[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_84[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_85[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_86[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_66[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_62[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_36[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_45[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_54[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_81[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_57[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_35[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_39[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_49[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_67[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_68[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_76[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_77[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_37[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_4[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_30[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_52[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_40[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_53[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_34[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_46[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_50[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_6[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_69[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_7[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_71[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_72[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_55[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_73[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_51[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_75[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_8[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_82[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_31[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_48[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_56[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_32[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_5[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_38[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_60[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_41[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_25[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_2[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_34[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_35[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_26[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_39[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_10[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_4[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_40[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_103[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_45[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_41[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_46[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_88[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_100[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_12[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_90[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_15[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_17[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_102[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_99[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_104[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_97[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_107[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_13[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_95[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_14[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_16[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_87[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_18[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_20[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_21[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_27[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_30[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_91[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_22[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_96[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_23[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_106[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_92[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_24[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_105[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_31[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_11[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_29[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_28[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_32[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_33[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_93[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_36[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_37[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_38[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_42[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_89[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_3[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_94[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_19[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_43[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_98[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_101[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[25][75][7]_i_2_9[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_74[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_79[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_87[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_90[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_91[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_1[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_92[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_64[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_98[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_10[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_100[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_81[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_93[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_48[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_5[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_54[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_53[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_55[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_65[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_75[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_96[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_101[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_102[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_85[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_52[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_76[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_63[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_80[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_49[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_51[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_84[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_7[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_47[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_78[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_59[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_86[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_88[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_89[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_6[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_70[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_8[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_57[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_66[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_9[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_94[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_95[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_82[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_61[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_97[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_58[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_83[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_68[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_99[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_50[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_62[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_67[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_69[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_56[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_71[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_73[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_72[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_26[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_29[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_107[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_4[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_121[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_40[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_41[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_104[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_110[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_42[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_3[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_108[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_109[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_131[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_14[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_32[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_17[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_11[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_21[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_19[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_27[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_16[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_116[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_20[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_113[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_15[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_18[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_103[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_122[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_112[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_117[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_126[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_127[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_129[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_24[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_128[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_114[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_118[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_119[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_105[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_130[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_12[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_111[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_25[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_28[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_30[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_31[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_124[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_123[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_106[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_23[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_33[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_34[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_35[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_36[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_125[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_22[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_37[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_38[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_39[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_115[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_120[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_13[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_98[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_93[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_84[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_62[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_56[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_54[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_9[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_48[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_52[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_8[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_99[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_80[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][10][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_90[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][10][7]_i_2_1[0]   | reset_IBUF                          |                8 |              8 |         1.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_7[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_69[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_70[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_45[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_51[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_64[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_49[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_89[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_58[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_91[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_68[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_76[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_92[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_79[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_86[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_95[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_59[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_6[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_53[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_57[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_65[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_66[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_67[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_46[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_43[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_61[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_74[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_75[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_72[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_85[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_63[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_87[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_5[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_81[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_77[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_83[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_73[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_82[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_94[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_96[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_78[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_50[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_55[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_88[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_71[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_47[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][75][7]_i_2_97[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][33][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][23][7]_i_3_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][1][7]_i_2_1[0]    | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][22][7]_i_2_1[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][28][7]_i_2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][33][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][28][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][2][7]_i_2_2[0]    | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][25][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][31][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][11][7]_i_2_1[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][18][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][24][7]_i_2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][22][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][29][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][15][7]_i_2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][15][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][15][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][22][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][24][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][12][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][2][7]_i_2_0[0]    | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][11][7]_i_2_2[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][23][7]_i_3_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][23][7]_i_3_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][13][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][17][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][26][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][20][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][25][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][27][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][13][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][29][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][2][7]_i_2_1[0]    | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][30][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][12][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][13][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][26][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][10][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][1][7]_i_2_2[0]    | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][20][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][24][7]_i_2_0[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][25][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][17][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][27][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][27][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][29][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][30][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][30][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][18][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][1][7]_i_2_0[0]    | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][31][7]_i_2_0[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][12][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][18][7]_i_2_2[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][31][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][32][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][32][7]_i_2_1[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][32][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][33][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][20][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][17][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][11][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][26][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][28][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][4][7]_i_2_1[0]    | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][38][7]_i_2_0[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][4][7]_i_2_2[0]    | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][41][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][50][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][39][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][36][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][47][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][51][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][53][7]_i_2_1[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][55][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][52][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][56][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][40][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][40][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][54][7]_i_2_1[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][34][7]_i_2_0[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][39][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][55][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][38][7]_i_2_2[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][50][7]_i_2_1[0]   | reset_IBUF                          |                8 |              8 |         1.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][44][7]_i_2_2[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][40][7]_i_2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][44][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][47][7]_i_2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][54][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][39][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][51][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][35][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][54][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][56][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][58][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][58][7]_i_2_2[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][49][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][41][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][50][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][34][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][55][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][44][7]_i_2_1[0]   | reset_IBUF                          |                8 |              8 |         1.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][58][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][49][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][59][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][34][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][47][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][51][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][41][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][38][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][56][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][42][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][52][7]_i_2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][42][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][35][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][53][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][52][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][48][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][53][7]_i_2_2[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][49][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][42][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][35][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][48][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][48][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][36][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][4][7]_i_2_0[0]    | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][36][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][73][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][74][7]_i_2_2[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][75][7]_i_4_0[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][75][7]_i_4_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][77][7]_i_2_1[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][60][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][78][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][60][7]_i_2_0[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][66][7]_i_2_1[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][68][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][70][7]_i_2_0[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][76][7]_i_3_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][7][7]_i_2_0[0]    | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][70][7]_i_2_1[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][76][7]_i_3_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][62][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][62][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][63][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][59][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][66][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][69][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][7][7]_i_2_2[0]    | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][70][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][6][7]_i_2_1[0]    | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][75][7]_i_4_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][62][7]_i_2_0[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][65][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][67][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][66][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][68][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][76][7]_i_3_2[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][61][7]_i_2_2[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][7][7]_i_2_1[0]    | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][60][7]_i_2_1[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][8][7]_i_2_0[0]    | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[26][40][7]_i_2_77[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][64][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][73][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][77][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][8][7]_i_2_1[0]    | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][64][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][8][7]_i_2_2[0]    | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][9][7]_i_2_0[0]    | reset_IBUF                          |                8 |              8 |         1.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][78][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][63][7]_i_2_2[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][67][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][69][7]_i_2_1[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][9][7]_i_2_1[0]    | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][73][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][77][7]_i_2_0[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][65][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][67][7]_i_2_2[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][64][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][74][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][78][7]_i_2_1[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][74][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][65][7]_i_2_2[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][59][7]_i_2_1[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][61][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][68][7]_i_2_0[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][63][7]_i_2_1[0]   | reset_IBUF                          |                7 |              8 |         1.14 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][69][7]_i_2_2[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][6][7]_i_2_0[0]    | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][6][7]_i_2_2[0]    | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_13[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_131[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_21[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_27[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_28[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_29[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_127[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_105[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_2[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_23[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_3[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_12[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_31[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_20[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_33[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_106[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_34[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_35[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_36[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_30[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_15[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_124[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_122[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_11[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_126[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_101[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_129[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_110[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_104[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_114[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_117[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_115[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_130[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_17[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_19[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_116[0] | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_10[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_119[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_123[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_128[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_100[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_18[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_125[0] | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_14[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_0[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_107[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_22[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_112[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_111[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_16[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_102[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_24[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_1[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_25[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_26[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_32[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_103[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_108[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_113[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_109[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[27][9][7]_i_2_2[0]    | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_118[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_120[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_121[0] | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_77[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_65[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_40[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_50[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_61[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_80[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_51[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_57[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_9[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_91[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_92[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_37[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_86[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_62[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_93[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_94[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_72[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_67[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_55[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_69[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_68[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_63[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_70[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_44[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_53[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_52[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_64[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_71[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_43[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_47[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_56[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_73[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_74[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_58[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_8[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_45[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_48[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_41[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_59[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_49[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_66[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_42[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_54[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_81[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_82[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_84[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_85[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_90[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_38[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_4[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_7[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_75[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_39[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_87[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_88[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_78[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_79[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_83[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_6[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_76[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_46[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_89[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_5[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_40[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_43[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_44[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_45[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_96[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_37[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_39[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_24[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_46[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_47[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_48[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_41[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_5[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_50[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_51[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_14[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_13[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_15[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_25[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_52[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_53[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_54[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_49[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_98[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_42[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_12[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_20[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_4[0]   | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_106[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_23[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_34[0]  | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_99[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_0[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_11[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_97[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_107[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_19[0]  | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_35[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_1[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_10[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_103[0] | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_105[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_2[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_28[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_17[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_26[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_101[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_102[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_3[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_30[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_100[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_21[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_18[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_29[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_31[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_33[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_104[0] | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_22[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][70][7]_i_2_95[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_27[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_16[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_32[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_36[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_38[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_1[0]    | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_71[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_10[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_57[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_63[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_76[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_70[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_79[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_83[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_85[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_87[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_94[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_11[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_12[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_14[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_62[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_64[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_74[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_77[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_73[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_82[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_8[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_13[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_89[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_17[0]   | reset_IBUF                          |                6 |              8 |         1.33 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_2[0]    | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_75[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_19[0]   | reset_IBUF                          |                5 |              8 |         1.60 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_68[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_59[0]  | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_60[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_9[0]   | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_90[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_66[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_84[0]  | reset_IBUF                          |                1 |              8 |         8.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_88[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_99[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_16[0]   | reset_IBUF                          |                4 |              8 |         2.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_91[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_78[0]  | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_92[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_56[0]  | reset_IBUF                          |                2 |              8 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/screen[7][75][7]_i_2_0[0]    | reset_IBUF                          |                3 |              8 |         2.67 |
|  clk_BUFG                               | mycpu/cpualu/screen[28][75][7]_i_2_6[0]   | reset_IBUF                          |                2 |              8 |         4.00 |
| ~kbsim/kbdr/debounce/O0                 |                                           |                                     |                3 |              9 |         3.00 |
|  disdsad/CLK                            |                                           | VGASim_vv/vgactrl/cnt_h[11]_i_1_n_4 |                4 |             12 |         3.00 |
|  disdsad/CLK                            | VGASim_vv/vgactrl/cnt_v[11]_i_2_n_4       | VGASim_vv/vgactrl/cnt_v             |                3 |             12 |         4.00 |
|  clk_BUFG                               | mycpu/cpualu/cursor_x[6]_i_2[0]           | reset_IBUF                          |                5 |             12 |         2.40 |
|  dataprev_reg[7]_i_2_n_4                | kbsim/kbdr/dataprev[7]_i_1_n_4            |                                     |                6 |             24 |         4.00 |
| ~clk_BUFG                               |                                           | mycpu/cpualu/head[31]_i_3_0         |                4 |             25 |         6.25 |
|  CLK100MHZ_IBUF_BUFG                    |                                           | disdsad/cnt[31]_i_1_n_4             |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG                    |                                           | disdsad/counter[31]_i_1_n_4         |                8 |             31 |         3.88 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_0[0]         | reset_IBUF                          |               14 |             32 |         2.29 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_13[0]        | reset_IBUF                          |               14 |             32 |         2.29 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_2[0]         | reset_IBUF                          |               13 |             32 |         2.46 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_4[0]         | reset_IBUF                          |               14 |             32 |         2.29 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_5[0]         | reset_IBUF                          |               11 |             32 |         2.91 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_1[0]         | reset_IBUF                          |               17 |             32 |         1.88 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_10[0]        | reset_IBUF                          |               18 |             32 |         1.78 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_11[0]        | reset_IBUF                          |               17 |             32 |         1.88 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_12[0]        | reset_IBUF                          |               10 |             32 |         3.20 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_3[0]         | reset_IBUF                          |               13 |             32 |         2.46 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[6]_0[0]          | reset_IBUF                          |               15 |             32 |         2.13 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[8]_2[0]          | reset_IBUF                          |               19 |             32 |         1.68 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[7]_0[0]          | reset_IBUF                          |               17 |             32 |         1.88 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[8]_4[0]          | reset_IBUF                          |               20 |             32 |         1.60 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[8]_5[0]          | reset_IBUF                          |               26 |             32 |         1.23 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_7[0]         | reset_IBUF                          |               18 |             32 |         1.78 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[8]_6[0]          | reset_IBUF                          |               14 |             32 |         2.29 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[9]_0[0]          | reset_IBUF                          |               14 |             32 |         2.29 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[6]_1[0]          | reset_IBUF                          |                7 |             32 |         4.57 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[8]_0[0]          | reset_IBUF                          |               18 |             32 |         1.78 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[8]_1[0]          | reset_IBUF                          |               18 |             32 |         1.78 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_8[0]         | reset_IBUF                          |               15 |             32 |         2.13 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[29]_0[0]         | reset_IBUF                          |               13 |             32 |         2.46 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[6]_2[0]          | reset_IBUF                          |               13 |             32 |         2.46 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[7]_1[0]          | reset_IBUF                          |               15 |             32 |         2.13 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[8]_3[0]          | reset_IBUF                          |               18 |             32 |         1.78 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_9[0]         | reset_IBUF                          |               15 |             32 |         2.13 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[10]_6[0]         | reset_IBUF                          |               19 |             32 |         1.68 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[9]_3[0]          | reset_IBUF                          |               15 |             32 |         2.13 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[9]_1[0]          | reset_IBUF                          |               17 |             32 |         1.88 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[9]_4[0]          | reset_IBUF                          |               14 |             32 |         2.29 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[9]_5[0]          | reset_IBUF                          |               16 |             32 |         2.00 |
|  clk_BUFG                               | myinstrmem_top/instr_reg[9]_2[0]          | reset_IBUF                          |               13 |             32 |         2.46 |
|  datawe_BUFG                            |                                           |                                     |               23 |             32 |         1.39 |
|  n_3_9485_BUFG                          |                                           |                                     |               25 |             32 |         1.28 |
|  n_1_9364_BUFG                          |                                           |                                     |               13 |             32 |         2.46 |
|  n_2_1000_BUFG                          |                                           |                                     |                9 |             32 |         3.56 |
|  clk_BUFG                               | mycpu/cpualu/result_reg[30]_0[0]          |                                     |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                    |                                           |                                     |               15 |             33 |         2.20 |
|  clk_BUFG                               |                                           |                                     |               31 |             35 |         1.13 |
| ~clk_BUFG                               |                                           |                                     |               18 |             39 |         2.17 |
|  n_0_2583_BUFG                          |                                           |                                     |              244 |            522 |         2.14 |
+-----------------------------------------+-------------------------------------------+-------------------------------------+------------------+----------------+--------------+


