// Generated by stratus_hls 23.02-s004  (100793.100415)
// Mon Jun  9 17:04:46 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_LessThan_1U_208_1( in1, out1 );

    input [7:0] in1;
    output out1;

    
    // rtl_process:dut_LessThan_1U_208_1/dut_LessThan_1U_208_1_thread_1
    assign out1 = 8'd042 < in1;

endmodule


