<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/top.v'
ERROR - /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/top.v(211,47-211,48) (VERI-1137) syntax error near '''
(VERI-1483) Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/top.v' ignored due to errors
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/AMDemod.v'
ERROR - /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/AMDemod.v(22,3-22,27) (VERI-1556) 'int' is an unknown type
ERROR - /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/AMDemod.v(21,1-107,10) (VERI-1072) module 'AMDemodulator' ignored due to previous errors
(VERI-1483) Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/AMDemod.v' ignored due to errors
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/Multiplier/Multiplier.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/NCOAdder/NCOAdder.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/PLL/PLL.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/SinCos/SinCos.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v'
ERROR - /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v(41,5-41,29) (VERI-1556) 'int' is an unknown type
ERROR - /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v(42,5-42,40) (VERI-1556) 'int' is an unknown type
ERROR - /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v(40,1-113,10) (VERI-1072) module 'CIC' ignored due to previous errors
(VERI-1483) Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v' ignored due to errors
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/Mixer.v'
ERROR - /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/Mixer.v(18,4-18,28) (VERI-1556) 'int' is an unknown type
ERROR - /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/Mixer.v(17,1-60,10) (VERI-1072) module 'Mixer' ignored due to previous errors
(VERI-1483) Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/Mixer.v' ignored due to errors
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/NCO.v'
ERROR - /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/NCO.v(20,5-20,29) (VERI-1556) 'int' is an unknown type
ERROR - /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/NCO.v(19,1-49,10) (VERI-1072) module 'nco_sig' ignored due to previous errors
(VERI-1483) Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/NCO.v' ignored due to errors
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/PWM.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/UartRX.v'
Done: design load finished with (10) errors, and (0) warnings

</PRE></BODY></HTML>