{
    "spec": "Module name: DE1_SoC_QSYS_mm_interconnect_0. Module specification: This module serves as an interconnect component for a System-on-Chip (SoC) design, likely implemented on a DE1-SoC FPGA board. It manages communication between various system components, including the NIOS II processor, memory interfaces (SDRAM, on-chip memory), and peripheral devices (JTAG UART, timer, buttons, etc.). The module has numerous input and output ports, including clock and reset signals, address, control, and data signals for the NIOS II processor's data and instruction masters, and various slave components. It utilizes internal signals for Avalon interfaces, response multiplexers, and agent communications. The module is structured with several key sections, including master and slave agents, routers, demultiplexers, multiplexers, and width adapters",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: DE1_SoC_QSYS_mm_interconnect_0\n\nExplanation: This module appears to be an interconnect component for a System-on-Chip (SoC) design, likely implemented on a DE1-SoC FPGA board. It manages communication between various components of the system, such as the NIOS II processor, memory interfaces (SDRAM, on-chip memory), and peripheral devices (JTAG UART, timer, buttons, etc.). The module includes logic for address decoding, data width adaptation, and arbitration between multiple masters and slaves in the system. It utilizes Avalon interfaces for communication and implements features like burst adapters, command/response demultiplexers, and width adapters to ensure proper data transfer between components with different interface specifications."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nBased on the given Verilog code, here are the input and output ports of the DE1_SoC_QSYS_mm_interconnect_0 module:\n\nInput ports:\n- pll_outclk0_clk\n- jtag_uart_reset_reset_bridge_in_reset_reset\n- nios2_qsys_reset_n_reset_bridge_in_reset_reset\n- nios2_qsys_data_master_address\n- nios2_qsys_data_master_byteenable\n- nios2_qsys_data_master_read\n- nios2_qsys_data_master_write\n- nios2_qsys_data_master_writedata\n- nios2_qsys_data_master_debugaccess\n- nios2_qsys_instruction_master_address\n- nios2_qsys_instruction_master_read\n\nExplanation: These input ports include clock and reset signals, as well as address, control, and data signals from the NIOS II processor's data and instruction masters.\n\nOutput ports:\n- nios2_qsys_data_master_waitrequest\n- nios2_qsys_data_master_readdata\n- nios2_qsys_instruction_master_waitrequest\n- nios2_qsys_instruction_master_readdata\n- jtag_uart_avalon_jtag_slave_address\n- jtag_uart_avalon_jtag_slave_write\n- jtag_uart_avalon_jtag_slave_read\n- jtag_uart_avalon_jtag_slave_writedata\n- jtag_uart_avalon_jtag_slave_chipselect\n- sysid_qsys_control_slave_address\n- nios2_qsys_jtag_debug_module_address\n- nios2_qsys_jtag_debug_module_write\n- nios2_qsys_jtag_debug_module_read\n- nios2_qsys_jtag_debug_module_writedata\n- nios2_qsys_jtag_debug_module_byteenable\n- nios2_qsys_jtag_debug_module_debugaccess\n- onchip_memory2_s1_address\n- onchip_memory2_s1_write\n- onchip_memory2_s1_writedata\n- onchip_memory2_s1_byteenable\n- onchip_memory2_s1_chipselect\n- onchip_memory2_s1_clken\n- timer_s1_address\n- timer_s1_write\n- timer_s1_writedata\n- timer_s1_chipselect\n- key_s1_address\n- key_s1_write\n- key_s1_writedata\n- key_s1_chipselect\n- sdram_s1_address\n- sdram_s1_write\n- sdram_s1_read\n- sdram_s1_writedata\n- sdram_s1_byteenable\n- sdram_s1_chipselect\n- sync_in_s1_address\n- sync_in_s1_write\n- sync_in_s1_writedata\n- sync_in_s1_chipselect\n- data_out_s1_address\n- data_out_s1_write\n- data_out_s1_writedata\n- data_out_s1_chipselect\n- data_in_s1_address\n- PLAY_BTN_IN_s1_address\n- PLAY_BTN_IN_s1_write\n- PLAY_BTN_IN_s1_writedata\n- PLAY_BTN_IN_s1_chipselect\n- RECORD_BTN_IN_s1_address\n- RECORD_BTN_IN_s1_write\n- RECORD_BTN_IN_s1_writedata\n- RECORD_BTN_IN_s1_chipselect\n\nExplanation: These output ports include control and data signals for various slave components in the system, such as JTAG UART, system ID, on-chip memory, timer, buttons, SDRAM, and other peripherals. They provide address, read/write control, data, and chip select signals to interface with these components."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code, here are the internal signals and their explanations:\n\nInternal signals: nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest, nios2_qsys_data_master_translator_avalon_universal_master_0_readdata, nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess, nios2_qsys_data_master_translator_avalon_universal_master_0_address, nios2_qsys_data_master_translator_avalon_universal_master_0_read, nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable, nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid, nios2_qsys_data_master_translator_avalon_universal_master_0_lock, nios2_qsys_data_master_translator_avalon_universal_master_0_write, nios2_qsys_data_master_translator_avalon_universal_master_0_writedata, nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount.\n\nExplanation: These signals are part of the Avalon-MM interface for the NIOS II processor's data master. They handle data transfer, addressing, and control between the processor and other components in the system.\n\nInternal signals: rsp_mux_src_valid, rsp_mux_src_data, rsp_mux_src_ready, rsp_mux_src_channel, rsp_mux_src_startofpacket, rsp_mux_src_endofpacket.\n\nExplanation: These signals are part of the response multiplexer, which combines responses from multiple slaves and sends them back to the master.\n\nInternal signals: nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest, nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata, nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess, nios2_qsys_instruction_master_translator_avalon_universal_master_0_address, nios2_qsys_instruction_master_translator_avalon_universal_master_0_read, nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable, nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid, nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock, nios2_qsys_instruction_master_translator_avalon_universal_master_0_write, nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata, nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount.\n\nExplanation: Similar to the data master signals, these handle the instruction fetch interface for the NIOS II processor.\n\nInternal signals: rsp_mux_001_src_valid, rsp_mux_001_src_data, rsp_mux_001_src_ready, rsp_mux_001_src_channel, rsp_mux_001_src_startofpacket, rsp_mux_001_src_endofpacket.\n\nExplanation: These signals are part of another response multiplexer, likely for the instruction master.\n\nInternal signals: jtag_uart_avalon_jtag_slave_agent_m0_readdata, jtag_uart_avalon_jtag_slave_agent_m0_waitrequest, jtag_uart_avalon_jtag_slave_agent_m0_debugaccess, jtag_uart_avalon_jtag_slave_agent_m0_address, jtag_uart_avalon_jtag_slave_agent_m0_byteenable, jtag_uart_avalon_jtag_slave_agent_m0_read, jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid, jtag_uart_avalon_jtag_slave_agent_m0_lock, jtag_uart_avalon_jtag_slave_agent_m0_writedata, jtag_uart_avalon_jtag_slave_agent_m0_write, jtag_uart_avalon_jtag_slave_agent_m0_burstcount.\n\nExplanation: These signals are part of the JTAG UART slave interface, handling communication between the interconnect and the JTAG UART component.\n\nThe module contains many more similar internal signals for other components like SDRAM, on-chip memory, timer, and various input/output peripherals, following the same pattern of interface signals for each component."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule DE1_SoC_QSYS_mm_interconnect_0 (\n\t\tinput  wire        pll_outclk0_clk,                                \n\t\tinput  wire        jtag_uart_reset_reset_bridge_in_reset_reset,    \n\t\tinput  wire        nios2_qsys_reset_n_reset_bridge_in_reset_reset, \n\t\tinput  wire [26:0] nios2_qsys_data_master_address,                 \n\t\toutput wire        nios2_qsys_data_master_waitrequest,             \n\t\tinput  wire [3:0]  nios2_qsys_data_master_byteenable,              \n\t\tinput  wire        nios2_qsys_data_master_read,                    \n\t\toutput wire [31:0] nios2_qsys_data_master_readdata,                \n\t\tinput  wire        nios2_qsys_data_master_write,                   \n\t\tinput  wire [31:0] nios2_qsys_data_master_writedata,               \n\t\tinput  wire        nios2_qsys_data_master_debugaccess,             \n\t\tinput  wire [26:0] nios2_qsys_instruction_master_address,          \n\t\toutput wire        nios2_qsys_instruction_master_waitrequest,      \n\t\tinput  wire        nios2_qsys_instruction_master_read,             \n\t\toutput wire [31:0] nios2_qsys_instruction_master_readdata,         \n\t\toutput wire [1:0]  data_in_s1_address,                             \n\t\tinput  wire [31:0] data_in_s1_readdata,                            \n\t\toutput wire [1:0]  data_out_s1_address,                            \n\t\toutput wire        data_out_s1_write,                              \n\t\tinput  wire [31:0] data_out_s1_readdata,                           \n\t\toutput wire [31:0] data_out_s1_writedata,                          \n\t\toutput wire        data_out_s1_chipselect,                         \n\t\toutput wire [0:0]  jtag_uart_avalon_jtag_slave_address,            \n\t\toutput wire        jtag_uart_avalon_jtag_slave_write,              \n\t\toutput wire        jtag_uart_avalon_jtag_slave_read,               \n\t\tinput  wire [31:0] jtag_uart_avalon_jtag_slave_readdata,           \n\t\toutput wire [31:0] jtag_uart_avalon_jtag_slave_writedata,          \n\t\tinput  wire        jtag_uart_avalon_jtag_slave_waitrequest,        \n\t\toutput wire        jtag_uart_avalon_jtag_slave_chipselect,         \n\t\toutput wire [1:0]  key_s1_address,                                 \n\t\toutput wire        key_s1_write,                                   \n\t\tinput  wire [31:0] key_s1_readdata,                                \n\t\toutput wire [31:0] key_s1_writedata,                               \n\t\toutput wire        key_s1_chipselect,                              \n\t\toutput wire [8:0]  nios2_qsys_jtag_debug_module_address,           \n\t\toutput wire        nios2_qsys_jtag_debug_module_write,             \n\t\toutput wire        nios2_qsys_jtag_debug_module_read,              \n\t\tinput  wire [31:0] nios2_qsys_jtag_debug_module_readdata,          \n\t\toutput wire [31:0] nios2_qsys_jtag_debug_module_writedata,         \n\t\toutput wire [3:0]  nios2_qsys_jtag_debug_module_byteenable,        \n\t\tinput  wire        nios2_qsys_jtag_debug_module_waitrequest,       \n\t\toutput wire        nios2_qsys_jtag_debug_module_debugaccess,       \n\t\toutput wire [14:0] onchip_memory2_s1_address,                      \n\t\toutput wire        onchip_memory2_s1_write,                        \n\t\tinput  wire [31:0] onchip_memory2_s1_readdata,                     \n\t\toutput wire [31:0] onchip_memory2_s1_writedata,                    \n\t\toutput wire [3:0]  onchip_memory2_s1_byteenable,                   \n\t\toutput wire        onchip_memory2_s1_chipselect,                   \n\t\toutput wire        onchip_memory2_s1_clken,                        \n\t\toutput wire [1:0]  PLAY_BTN_IN_s1_address,                         \n\t\toutput wire        PLAY_BTN_IN_s1_write,                           \n\t\tinput  wire [31:0] PLAY_BTN_IN_s1_readdata,                        \n\t\toutput wire [31:0] PLAY_BTN_IN_s1_writedata,                       \n\t\toutput wire        PLAY_BTN_IN_s1_chipselect,                      \n\t\toutput wire [1:0]  RECORD_BTN_IN_s1_address,                       \n\t\toutput wire        RECORD_BTN_IN_s1_write,                         \n\t\tinput  wire [31:0] RECORD_BTN_IN_s1_readdata,                      \n\t\toutput wire [31:0] RECORD_BTN_IN_s1_writedata,                     \n\t\toutput wire        RECORD_BTN_IN_s1_chipselect,                    \n\t\toutput wire [24:0] sdram_s1_address,                               \n\t\toutput wire        sdram_s1_write,                                 \n\t\toutput wire        sdram_s1_read,                                  \n\t\tinput  wire [15:0] sdram_s1_readdata,                              \n\t\toutput wire [15:0] sdram_s1_writedata,                             \n\t\toutput wire [1:0]  sdram_s1_byteenable,                            \n\t\tinput  wire        sdram_s1_readdatavalid,                         \n\t\tinput  wire        sdram_s1_waitrequest,                           \n\t\toutput wire        sdram_s1_chipselect,                            \n\t\toutput wire [1:0]  sync_in_s1_address,                             \n\t\toutput wire        sync_in_s1_write,                               \n\t\tinput  wire [31:0] sync_in_s1_readdata,                            \n\t\toutput wire [31:0] sync_in_s1_writedata,                           \n\t\toutput wire        sync_in_s1_chipselect,                          \n\t\toutput wire [0:0]  sysid_qsys_control_slave_address,               \n\t\tinput  wire [31:0] sysid_qsys_control_slave_readdata,              \n\t\toutput wire [2:0]  timer_s1_address,                               \n\t\toutput wire        timer_s1_write,                                 \n\t\tinput  wire [15:0] timer_s1_readdata,                              \n\t\toutput wire [15:0] timer_s1_writedata,                             \n\t\toutput wire        timer_s1_chipselect                             \n\t);\n\n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest;          \n\twire   [31:0] nios2_qsys_data_master_translator_avalon_universal_master_0_readdata;             \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess;          \n\twire   [26:0] nios2_qsys_data_master_translator_avalon_universal_master_0_address;              \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_read;                 \n\twire    [3:0] nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable;           \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid;        \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_lock;                 \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_write;                \n\twire   [31:0] nios2_qsys_data_master_translator_avalon_universal_master_0_writedata;            \n\twire    [2:0] nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount;           \n\twire          rsp_mux_src_valid;                                                                \n\twire  [104:0] rsp_mux_src_data;                                                                 \n\twire          rsp_mux_src_ready;                                                                \n\twire   [11:0] rsp_mux_src_channel;                                                              \n\twire          rsp_mux_src_startofpacket;                                                        \n\twire          rsp_mux_src_endofpacket;                                                          \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest;   \n\twire   [31:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata;      \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess;   \n\twire   [26:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_address;       \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_read;          \n\twire    [3:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable;    \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid; \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock;          \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_write;         \n\twire   [31:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata;     \n\twire    [2:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount;    \n\twire          rsp_mux_001_src_valid;                                                            \n\twire  [104:0] rsp_mux_001_src_data;                                                             \n\twire          rsp_mux_001_src_ready;                                                            \n\twire   [11:0] rsp_mux_001_src_channel;                                                          \n\twire          rsp_mux_001_src_startofpacket;                                                    \n\twire          rsp_mux_001_src_endofpacket;                                                      \n\twire   [31:0] jtag_uart_avalon_jtag_slave_agent_m0_readdata;                                    \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_waitrequest;                                 \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_debugaccess;                                 \n\twire   [26:0] jtag_uart_avalon_jtag_slave_agent_m0_address;                                     \n\twire    [3:0] jtag_uart_avalon_jtag_slave_agent_m0_byteenable;                                  \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_read;                                        \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid;                               \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_lock;                                        \n\twire   [31:0] jtag_uart_avalon_jtag_slave_agent_m0_writedata;                                   \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_write;                                       \n\twire    [2:0] jtag_uart_avalon_jtag_slave_agent_m0_burstcount;                                  \n\twire          jtag_uart_avalon_jtag_slave_agent_rf_source_valid;                                \n\twire  [105:0] jtag_uart_avalon_jtag_slave_agent_rf_source_data;                                 \n\twire          jtag_uart_avalon_jtag_slave_agent_rf_source_ready;                                \n\twire          jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket;                        \n\twire          jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket;                          \n\twire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid;                             \n\twire  [105:0] jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data;                              \n\twire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready;                             \n\twire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;                     \n\twire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;                       \n\twire          cmd_mux_src_valid;                                                                \n\twire  [104:0] cmd_mux_src_data;                                                                 \n\twire          cmd_mux_src_ready;                                                                \n\twire   [11:0] cmd_mux_src_channel;                                                              \n\twire          cmd_mux_src_startofpacket;                                                        \n\twire          cmd_mux_src_endofpacket;                                                          \n\twire   [31:0] sysid_qsys_control_slave_agent_m0_readdata;                                       \n\twire          sysid_qsys_control_slave_agent_m0_waitrequest;                                    \n\twire          sysid_qsys_control_slave_agent_m0_debugaccess;                                    \n\twire   [26:0] sysid_qsys_control_slave_agent_m0_address;                                        \n\twire    [3:0] sysid_qsys_control_slave_agent_m0_byteenable;                                     \n\twire          sysid_qsys_control_slave_agent_m0_read;                                           \n\twire          sysid_qsys_control_slave_agent_m0_readdatavalid;                                  \n\twire          sysid_qsys_control_slave_agent_m0_lock;                                           \n\twire   [31:0] sysid_qsys_control_slave_agent_m0_writedata;                                      \n\twire          sysid_qsys_control_slave_agent_m0_write;                                          \n\twire    [2:0] sysid_qsys_control_slave_agent_m0_burstcount;                                     \n\twire          sysid_qsys_control_slave_agent_rf_source_valid;                                   \n\twire  [105:0] sysid_qsys_control_slave_agent_rf_source_data;                                    \n\twire          sysid_qsys_control_slave_agent_rf_source_ready;                                   \n\twire          sysid_qsys_control_slave_agent_rf_source_startofpacket;                           \n\twire          sysid_qsys_control_slave_agent_rf_source_endofpacket;                             \n\twire          sysid_qsys_control_slave_agent_rsp_fifo_out_valid;                                \n\twire  [105:0] sysid_qsys_control_slave_agent_rsp_fifo_out_data;                                 \n\twire          sysid_qsys_control_slave_agent_rsp_fifo_out_ready;                                \n\twire          sysid_qsys_control_slave_agent_rsp_fifo_out_startofpacket;                        \n\twire          sysid_qsys_control_slave_agent_rsp_fifo_out_endofpacket;                          \n\twire          cmd_mux_001_src_valid;                                                            \n\twire  [104:0] cmd_mux_001_src_data;                                                             \n\twire          cmd_mux_001_src_ready;                                                            \n\twire   [11:0] cmd_mux_001_src_channel;                                                          \n\twire          cmd_mux_001_src_startofpacket;                                                    \n\twire          cmd_mux_001_src_endofpacket;                                                      \n\twire   [31:0] nios2_qsys_jtag_debug_module_agent_m0_readdata;                                   \n\twire          nios2_qsys_jtag_debug_module_agent_m0_waitrequest;                                \n\twire          nios2_qsys_jtag_debug_module_agent_m0_debugaccess;                                \n\twire   [26:0] nios2_qsys_jtag_debug_module_agent_m0_address;                                    \n\twire    [3:0] nios2_qsys_jtag_debug_module_agent_m0_byteenable;                                 \n\twire          nios2_qsys_jtag_debug_module_agent_m0_read;                                       \n\twire          nios2_qsys_jtag_debug_module_agent_m0_readdatavalid;                              \n\twire          nios2_qsys_jtag_debug_module_agent_m0_lock;                                       \n\twire   [31:0] nios2_qsys_jtag_debug_module_agent_m0_writedata;                                  \n\twire          nios2_qsys_jtag_debug_module_agent_m0_write;                                      \n\twire    [2:0] nios2_qsys_jtag_debug_module_agent_m0_burstcount;                                 \n\twire          nios2_qsys_jtag_debug_module_agent_rf_source_valid;                               \n\twire  [105:0] nios2_qsys_jtag_debug_module_agent_rf_source_data;                                \n\twire          nios2_qsys_jtag_debug_module_agent_rf_source_ready;                               \n\twire          nios2_qsys_jtag_debug_module_agent_rf_source_startofpacket;                       \n\twire          nios2_qsys_jtag_debug_module_agent_rf_source_endofpacket;                         \n\twire          nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_valid;                            \n\twire  [105:0] nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_data;                             \n\twire          nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_ready;                            \n\twire          nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_startofpacket;                    \n\twire          nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_endofpacket;                      \n\twire          cmd_mux_002_src_valid;                                                            \n\twire  [104:0] cmd_mux_002_src_data;                                                             \n\twire          cmd_mux_002_src_ready;                                                            \n\twire   [11:0] cmd_mux_002_src_channel;                                                          \n\twire          cmd_mux_002_src_startofpacket;                                                    \n\twire          cmd_mux_002_src_endofpacket;                                                      \n\twire   [31:0] onchip_memory2_s1_agent_m0_readdata;                                              \n\twire          onchip_memory2_s1_agent_m0_waitrequest;                                           \n\twire          onchip_memory2_s1_agent_m0_debugaccess;                                           \n\twire   [26:0] onchip_memory2_s1_agent_m0_address;                                               \n\twire    [3:0] onchip_memory2_s1_agent_m0_byteenable;                                            \n\twire          onchip_memory2_s1_agent_m0_read;                                                  \n\twire          onchip_memory2_s1_agent_m0_readdatavalid;                                         \n\twire          onchip_memory2_s1_agent_m0_lock;                                                  \n\twire   [31:0] onchip_memory2_s1_agent_m0_writedata;                                             \n\twire          onchip_memory2_s1_agent_m0_write;                                                 \n\twire    [2:0] onchip_memory2_s1_agent_m0_burstcount;                                            \n\twire          onchip_memory2_s1_agent_rf_source_valid;                                          \n\twire  [105:0] onchip_memory2_s1_agent_rf_source_data;                                           \n\twire          onchip_memory2_s1_agent_rf_source_ready;                                          \n\twire          onchip_memory2_s1_agent_rf_source_startofpacket;                                  \n\twire          onchip_memory2_s1_agent_rf_source_endofpacket;                                    \n\twire          onchip_memory2_s1_agent_rsp_fifo_out_valid;                                       \n\twire  [105:0] onchip_memory2_s1_agent_rsp_fifo_out_data;                                        \n\twire          onchip_memory2_s1_agent_rsp_fifo_out_ready;                                       \n\twire          onchip_memory2_s1_agent_rsp_fifo_out_startofpacket;                               \n\twire          onchip_memory2_s1_agent_rsp_fifo_out_endofpacket;                                 \n\twire          cmd_mux_003_src_valid;                                                            \n\twire  [104:0] cmd_mux_003_src_data;                                                             \n\twire          cmd_mux_003_src_ready;                                                            \n\twire   [11:0] cmd_mux_003_src_channel;                                                          \n\twire          cmd_mux_003_src_startofpacket;                                                    \n\twire          cmd_mux_003_src_endofpacket;                                                      \n\twire   [31:0] timer_s1_agent_m0_readdata;                                                       \n\twire          timer_s1_agent_m0_waitrequest;                                                    \n\twire          timer_s1_agent_m0_debugaccess;                                                    \n\twire   [26:0] timer_s1_agent_m0_address;                                                        \n\twire    [3:0] timer_s1_agent_m0_byteenable;                                                     \n\twire          timer_s1_agent_m0_read;                                                           \n\twire          timer_s1_agent_m0_readdatavalid;                                                  \n\twire          timer_s1_agent_m0_lock;                                                           \n\twire   [31:0] timer_s1_agent_m0_writedata;                                                      \n\twire          timer_s1_agent_m0_write;                                                          \n\twire    [2:0] timer_s1_agent_m0_burstcount;                                                     \n\twire          timer_s1_agent_rf_source_valid;                                                   \n\twire  [105:0] timer_s1_agent_rf_source_data;                                                    \n\twire          timer_s1_agent_rf_source_ready;                                                   \n\twire          timer_s1_agent_rf_source_startofpacket;                                           \n\twire          timer_s1_agent_rf_source_endofpacket;                                             \n\twire          timer_s1_agent_rsp_fifo_out_valid;                                                \n\twire  [105:0] timer_s1_agent_rsp_fifo_out_data;                                                 \n\twire          timer_s1_agent_rsp_fifo_out_ready;                                                \n\twire          timer_s1_agent_rsp_fifo_out_startofpacket;                                        \n\twire          timer_s1_agent_rsp_fifo_out_endofpacket;                                          \n\twire          cmd_mux_004_src_valid;                                                            \n\twire  [104:0] cmd_mux_004_src_data;                                                             \n\twire          cmd_mux_004_src_ready;                                                            \n\twire   [11:0] cmd_mux_004_src_channel;                                                          \n\twire          cmd_mux_004_src_startofpacket;                                                    \n\twire          cmd_mux_004_src_endofpacket;                                                      \n\twire   [31:0] key_s1_agent_m0_readdata;                                                         \n\twire          key_s1_agent_m0_waitrequest;                                                      \n\twire          key_s1_agent_m0_debugaccess;                                                      \n\twire   [26:0] key_s1_agent_m0_address;                                                          \n\twire    [3:0] key_s1_agent_m0_byteenable;                                                       \n\twire          key_s1_agent_m0_read;                                                             \n\twire          key_s1_agent_m0_readdatavalid;                                                    \n\twire          key_s1_agent_m0_lock;                                                             \n\twire   [31:0] key_s1_agent_m0_writedata;                                                        \n\twire          key_s1_agent_m0_write;                                                            \n\twire    [2:0] key_s1_agent_m0_burstcount;                                                       \n\twire          key_s1_agent_rf_source_valid;                                                     \n\twire  [105:0] key_s1_agent_rf_source_data;                                                      \n\twire          key_s1_agent_rf_source_ready;                                                     \n\twire          key_s1_agent_rf_source_startofpacket;                                             \n\twire          key_s1_agent_rf_source_endofpacket;                                               \n\twire          key_s1_agent_rsp_fifo_out_valid;                                                  \n\twire  [105:0] key_s1_agent_rsp_fifo_out_data;                                                   \n\twire          key_s1_agent_rsp_fifo_out_ready;                                                  \n\twire          key_s1_agent_rsp_fifo_out_startofpacket;                                          \n\twire          key_s1_agent_rsp_fifo_out_endofpacket;                                            \n\twire          cmd_mux_005_src_valid;                                                            \n\twire  [104:0] cmd_mux_005_src_data;                                                             \n\twire          cmd_mux_005_src_ready;                                                            \n\twire   [11:0] cmd_mux_005_src_channel;                                                          \n\twire          cmd_mux_005_src_startofpacket;                                                    \n\twire          cmd_mux_005_src_endofpacket;                                                      \n\twire   [15:0] sdram_s1_agent_m0_readdata;                                                       \n\twire          sdram_s1_agent_m0_waitrequest;                                                    \n\twire          sdram_s1_agent_m0_debugaccess;                                                    \n\twire   [26:0] sdram_s1_agent_m0_address;                                                        \n\twire    [1:0] sdram_s1_agent_m0_byteenable;                                                     \n\twire          sdram_s1_agent_m0_read;                                                           \n\twire          sdram_s1_agent_m0_readdatavalid;                                                  \n\twire          sdram_s1_agent_m0_lock;                                                           \n\twire   [15:0] sdram_s1_agent_m0_writedata;                                                      \n\twire          sdram_s1_agent_m0_write;                                                          \n\twire    [1:0] sdram_s1_agent_m0_burstcount;                                                     \n\twire          sdram_s1_agent_rf_source_valid;                                                   \n\twire   [87:0] sdram_s1_agent_rf_source_data;                                                    \n\twire          sdram_s1_agent_rf_source_ready;                                                   \n\twire          sdram_s1_agent_rf_source_startofpacket;                                           \n\twire          sdram_s1_agent_rf_source_endofpacket;                                             \n\twire          sdram_s1_agent_rsp_fifo_out_valid;                                                \n\twire   [87:0] sdram_s1_agent_rsp_fifo_out_data;                                                 \n\twire          sdram_s1_agent_rsp_fifo_out_ready;                                                \n\twire          sdram_s1_agent_rsp_fifo_out_startofpacket;                                        \n\twire          sdram_s1_agent_rsp_fifo_out_endofpacket;                                          \n\twire          sdram_s1_agent_rdata_fifo_src_valid;                                              \n\twire   [17:0] sdram_s1_agent_rdata_fifo_src_data;                                               \n\twire          sdram_s1_agent_rdata_fifo_src_ready;                                              \n\twire   [31:0] sync_in_s1_agent_m0_readdata;                                                     \n\twire          sync_in_s1_agent_m0_waitrequest;                                                  \n\twire          sync_in_s1_agent_m0_debugaccess;                                                  \n\twire   [26:0] sync_in_s1_agent_m0_address;                                                      \n\twire    [3:0] sync_in_s1_agent_m0_byteenable;                                                   \n\twire          sync_in_s1_agent_m0_read;                                                         \n\twire          sync_in_s1_agent_m0_readdatavalid;                                                \n\twire          sync_in_s1_agent_m0_lock;                                                         \n\twire   [31:0] sync_in_s1_agent_m0_writedata;                                                    \n\twire          sync_in_s1_agent_m0_write;                                                        \n\twire    [2:0] sync_in_s1_agent_m0_burstcount;                                                   \n\twire          sync_in_s1_agent_rf_source_valid;                                                 \n\twire  [105:0] sync_in_s1_agent_rf_source_data;                                                  \n\twire          sync_in_s1_agent_rf_source_ready;                                                 \n\twire          sync_in_s1_agent_rf_source_startofpacket;                                         \n\twire          sync_in_s1_agent_rf_source_endofpacket;                                           \n\twire          sync_in_s1_agent_rsp_fifo_out_valid;                                              \n\twire  [105:0] sync_in_s1_agent_rsp_fifo_out_data;                                               \n\twire          sync_in_s1_agent_rsp_fifo_out_ready;                                              \n\twire          sync_in_s1_agent_rsp_fifo_out_startofpacket;                                      \n\twire          sync_in_s1_agent_rsp_fifo_out_endofpacket;                                        \n\twire          cmd_mux_007_src_valid;                                                            \n\twire  [104:0] cmd_mux_007_src_data;                                                             \n\twire          cmd_mux_007_src_ready;                                                            \n\twire   [11:0] cmd_mux_007_src_channel;                                                          \n\twire          cmd_mux_007_src_startofpacket;                                                    \n\twire          cmd_mux_007_src_endofpacket;                                                      \n\twire   [31:0] data_out_s1_agent_m0_readdata;                                                    \n\twire          data_out_s1_agent_m0_waitrequest;                                                 \n\twire          data_out_s1_agent_m0_debugaccess;                                                 \n\twire   [26:0] data_out_s1_agent_m0_address;                                                     \n\twire    [3:0] data_out_s1_agent_m0_byteenable;                                                  \n\twire          data_out_s1_agent_m0_read;                                                        \n\twire          data_out_s1_agent_m0_readdatavalid;                                               \n\twire          data_out_s1_agent_m0_lock;                                                        \n\twire   [31:0] data_out_s1_agent_m0_writedata;                                                   \n\twire          data_out_s1_agent_m0_write;                                                       \n\twire    [2:0] data_out_s1_agent_m0_burstcount;                                                  \n\twire          data_out_s1_agent_rf_source_valid;                                                \n\twire  [105:0] data_out_s1_agent_rf_source_data;                                                 \n\twire          data_out_s1_agent_rf_source_ready;                                                \n\twire          data_out_s1_agent_rf_source_startofpacket;                                        \n\twire          data_out_s1_agent_rf_source_endofpacket;                                          \n\twire          data_out_s1_agent_rsp_fifo_out_valid;                                             \n\twire  [105:0] data_out_s1_agent_rsp_fifo_out_data;                                              \n\twire          data_out_s1_agent_rsp_fifo_out_ready;                                             \n\twire          data_out_s1_agent_rsp_fifo_out_startofpacket;                                     \n\twire          data_out_s1_agent_rsp_fifo_out_endofpacket;                                       \n\twire          cmd_mux_008_src_valid;                                                            \n\twire  [104:0] cmd_mux_008_src_data;                                                             \n\twire          cmd_mux_008_src_ready;                                                            \n\twire   [11:0] cmd_mux_008_src_channel;                                                          \n\twire          cmd_mux_008_src_startofpacket;                                                    \n\twire          cmd_mux_008_src_endofpacket;                                                      \n\twire   [31:0] data_in_s1_agent_m0_readdata;                                                     \n\twire          data_in_s1_agent_m0_waitrequest;                                                  \n\twire          data_in_s1_agent_m0_debugaccess;                                                  \n\twire   [26:0] data_in_s1_agent_m0_address;                                                      \n\twire    [3:0] data_in_s1_agent_m0_byteenable;                                                   \n\twire          data_in_s1_agent_m0_read;                                                         \n\twire          data_in_s1_agent_m0_readdatavalid;                                                \n\twire          data_in_s1_agent_m0_lock;                                                         \n\twire   [31:0] data_in_s1_agent_m0_writedata;                                                    \n\twire          data_in_s1_agent_m0_write;                                                        \n\twire    [2:0] data_in_s1_agent_m0_burstcount;                                                   \n\twire          data_in_s1_agent_rf_source_valid;                                                 \n\twire  [105:0] data_in_s1_agent_rf_source_data;                                                  \n\twire          data_in_s1_agent_rf_source_ready;                                                 \n\twire          data_in_s1_agent_rf_source_startofpacket;                                         \n\twire          data_in_s1_agent_rf_source_endofpacket;                                           \n\twire          data_in_s1_agent_rsp_fifo_out_valid;                                              \n\twire  [105:0] data_in_s1_agent_rsp_fifo_out_data;                                               \n\twire          data_in_s1_agent_rsp_fifo_out_ready;                                              \n\twire          data_in_s1_agent_rsp_fifo_out_startofpacket;                                      \n\twire          data_in_s1_agent_rsp_fifo_out_endofpacket;                                        \n\twire          cmd_mux_009_src_valid;                                                            \n\twire  [104:0] cmd_mux_009_src_data;                                                             \n\twire          cmd_mux_009_src_ready;                                                            \n\twire   [11:0] cmd_mux_009_src_channel;                                                          \n\twire          cmd_mux_009_src_startofpacket;                                                    \n\twire          cmd_mux_009_src_endofpacket;                                                      \n\twire   [31:0] play_btn_in_s1_agent_m0_readdata;                                                 \n\twire          play_btn_in_s1_agent_m0_waitrequest;                                              \n\twire          play_btn_in_s1_agent_m0_debugaccess;                                              \n\twire   [26:0] play_btn_in_s1_agent_m0_address;                                                  \n\twire    [3:0] play_btn_in_s1_agent_m0_byteenable;                                               \n\twire          play_btn_in_s1_agent_m0_read;                                                     \n\twire          play_btn_in_s1_agent_m0_readdatavalid;                                            \n\twire          play_btn_in_s1_agent_m0_lock;                                                     \n\twire   [31:0] play_btn_in_s1_agent_m0_writedata;                                                \n\twire          play_btn_in_s1_agent_m0_write;                                                    \n\twire    [2:0] play_btn_in_s1_agent_m0_burstcount;                                               \n\twire          play_btn_in_s1_agent_rf_source_valid;                                             \n\twire  [105:0] play_btn_in_s1_agent_rf_source_data;                                              \n\twire          play_btn_in_s1_agent_rf_source_ready;                                             \n\twire          play_btn_in_s1_agent_rf_source_startofpacket;                                     \n\twire          play_btn_in_s1_agent_rf_source_endofpacket;                                       \n\twire          play_btn_in_s1_agent_rsp_fifo_out_valid;                                          \n\twire  [105:0] play_btn_in_s1_agent_rsp_fifo_out_data;                                           \n\twire          play_btn_in_s1_agent_rsp_fifo_out_ready;                                          \n\twire          play_btn_in_s1_agent_rsp_fifo_out_startofpacket;                                  \n\twire          play_btn_in_s1_agent_rsp_fifo_out_endofpacket;                                    \n\twire          cmd_mux_010_src_valid;                                                            \n\twire  [104:0] cmd_mux_010_src_data;                                                             \n\twire          cmd_mux_010_src_ready;                                                            \n\twire   [11:0] cmd_mux_010_src_channel;                                                          \n\twire          cmd_mux_010_src_startofpacket;                                                    \n\twire          cmd_mux_010_src_endofpacket;                                                      \n\twire   [31:0] record_btn_in_s1_agent_m0_readdata;                                               \n\twire          record_btn_in_s1_agent_m0_waitrequest;                                            \n\twire          record_btn_in_s1_agent_m0_debugaccess;                                            \n\twire   [26:0] record_btn_in_s1_agent_m0_address;                                                \n\twire    [3:0] record_btn_in_s1_agent_m0_byteenable;                                             \n\twire          record_btn_in_s1_agent_m0_read;                                                   \n\twire          record_btn_in_s1_agent_m0_readdatavalid;                                          \n\twire          record_btn_in_s1_agent_m0_lock;                                                   \n\twire   [31:0] record_btn_in_s1_agent_m0_writedata;                                              \n\twire          record_btn_in_s1_agent_m0_write;                                                  \n\twire    [2:0] record_btn_in_s1_agent_m0_burstcount;                                             \n\twire          record_btn_in_s1_agent_rf_source_valid;                                           \n\twire  [105:0] record_btn_in_s1_agent_rf_source_data;                                            \n\twire          record_btn_in_s1_agent_rf_source_ready;                                           \n\twire          record_btn_in_s1_agent_rf_source_startofpacket;                                   \n\twire          record_btn_in_s1_agent_rf_source_endofpacket;                                     \n\twire          record_btn_in_s1_agent_rsp_fifo_out_valid;                                        \n\twire  [105:0] record_btn_in_s1_agent_rsp_fifo_out_data;                                         \n\twire          record_btn_in_s1_agent_rsp_fifo_out_ready;                                        \n\twire          record_btn_in_s1_agent_rsp_fifo_out_startofpacket;                                \n\twire          record_btn_in_s1_agent_rsp_fifo_out_endofpacket;                                  \n\twire          cmd_mux_011_src_valid;                                                            \n\twire  [104:0] cmd_mux_011_src_data;                                                             \n\twire          cmd_mux_011_src_ready;                                                            \n\twire   [11:0] cmd_mux_011_src_channel;                                                          \n\twire          cmd_mux_011_src_startofpacket;                                                    \n\twire          cmd_mux_011_src_endofpacket;                                                      \n\twire          nios2_qsys_data_master_agent_cp_valid;                                            \n\twire  [104:0] nios2_qsys_data_master_agent_cp_data;                                             \n\twire          nios2_qsys_data_master_agent_cp_ready;                                            \n\twire          nios2_qsys_data_master_agent_cp_startofpacket;                                    \n\twire          nios2_qsys_data_master_agent_cp_endofpacket;                                      \n\twire          router_src_valid;                                                                 \n\twire  [104:0] router_src_data;                                                                  \n\twire          router_src_ready;                                                                 \n\twire   [11:0] router_src_channel;                                                               \n\twire          router_src_startofpacket;                                                         \n\twire          router_src_endofpacket;                                                           \n\twire          nios2_qsys_instruction_master_agent_cp_valid;                                     \n\twire  [104:0] nios2_qsys_instruction_master_agent_cp_data;                                      \n\twire          nios2_qsys_instruction_master_agent_cp_ready;                                     \n\twire          nios2_qsys_instruction_master_agent_cp_startofpacket;                             \n\twire          nios2_qsys_instruction_master_agent_cp_endofpacket;                               \n\twire          router_001_src_valid;                                                             \n\twire  [104:0] router_001_src_data;                                                              \n\twire          router_001_src_ready;                                                             \n\twire   [11:0] router_001_src_channel;                                                           \n\twire          router_001_src_startofpacket;                                                     \n\twire          router_001_src_endofpacket;                                                       \n\twire          jtag_uart_avalon_jtag_slave_agent_rp_valid;                                       \n\twire  [104:0] jtag_uart_avalon_jtag_slave_agent_rp_data;                                        \n\twire          jtag_uart_avalon_jtag_slave_agent_rp_ready;                                       \n\twire          jtag_uart_avalon_jtag_slave_agent_rp_startofpacket;                               \n\twire          jtag_uart_avalon_jtag_slave_agent_rp_endofpacket;                                 \n\twire          router_002_src_valid;                                                             \n\twire  [104:0] router_002_src_data;                                                              \n\twire          router_002_src_ready;                                                             \n\twire   [11:0] router_002_src_channel;                                                           \n\twire          router_002_src_startofpacket;                                                     \n\twire          router_002_src_endofpacket;                                                       \n\twire          sysid_qsys_control_slave_agent_rp_valid;                                          \n\twire  [104:0] sysid_qsys_control_slave_agent_rp_data;                                           \n\twire          sysid_qsys_control_slave_agent_rp_ready;                                          \n\twire          sysid_qsys_control_slave_agent_rp_startofpacket;                                  \n\twire          sysid_qsys_control_slave_agent_rp_endofpacket;                                    \n\twire          router_003_src_valid;                                                             \n\twire  [104:0] router_003_src_data;                                                              \n\twire          router_003_src_ready;                                                             \n\twire   [11:0] router_003_src_channel;                                                           \n\twire          router_003_src_startofpacket;                                                     \n\twire          router_003_src_endofpacket;                                                       \n\twire          nios2_qsys_jtag_debug_module_agent_rp_valid;                                      \n\twire  [104:0] nios2_qsys_jtag_debug_module_agent_rp_data;                                       \n\twire          nios2_qsys_jtag_debug_module_agent_rp_ready;                                      \n\twire          nios2_qsys_jtag_debug_module_agent_rp_startofpacket;                              \n\twire          nios2_qsys_jtag_debug_module_agent_rp_endofpacket;                                \n\twire          router_004_src_valid;                                                             \n\twire  [104:0] router_004_src_data;                                                              \n\twire          router_004_src_ready;                                                             \n\twire   [11:0] router_004_src_channel;                                                           \n\twire          router_004_src_startofpacket;                                                     \n\twire          router_004_src_endofpacket;                                                       \n\twire          onchip_memory2_s1_agent_rp_valid;                                                 \n\twire  [104:0] onchip_memory2_s1_agent_rp_data;                                                  \n\twire          onchip_memory2_s1_agent_rp_ready;                                                 \n\twire          onchip_memory2_s1_agent_rp_startofpacket;                                         \n\twire          onchip_memory2_s1_agent_rp_endofpacket;                                           \n\twire          router_005_src_valid;                                                             \n\twire  [104:0] router_005_src_data;                                                              \n\twire          router_005_src_ready;                                                             \n\twire   [11:0] router_005_src_channel;                                                           \n\twire          router_005_src_startofpacket;                                                     \n\twire          router_005_src_endofpacket;                                                       \n\twire          timer_s1_agent_rp_valid;                                                          \n\twire  [104:0] timer_s1_agent_rp_data;                                                           \n\twire          timer_s1_agent_rp_ready;                                                          \n\twire          timer_s1_agent_rp_startofpacket;                                                  \n\twire          timer_s1_agent_rp_endofpacket;                                                    \n\twire          router_006_src_valid;                                                             \n\twire  [104:0] router_006_src_data;                                                              \n\twire          router_006_src_ready;                                                             \n\twire   [11:0] router_006_src_channel;                                                           \n\twire          router_006_src_startofpacket;                                                     \n\twire          router_006_src_endofpacket;                                                       \n\twire          key_s1_agent_rp_valid;                                                            \n\twire  [104:0] key_s1_agent_rp_data;                                                             \n\twire          key_s1_agent_rp_ready;                                                            \n\twire          key_s1_agent_rp_startofpacket;                                                    \n\twire          key_s1_agent_rp_endofpacket;                                                      \n\twire          router_007_src_valid;                                                             \n\twire  [104:0] router_007_src_data;                                                              \n\twire          router_007_src_ready;                                                             \n\twire   [11:0] router_007_src_channel;                                                           \n\twire          router_007_src_startofpacket;                                                     \n\twire          router_007_src_endofpacket;                                                       \n\twire          sdram_s1_agent_rp_valid;                                                          \n\twire   [86:0] sdram_s1_agent_rp_data;                                                           \n\twire          sdram_s1_agent_rp_ready;                                                          \n\twire          sdram_s1_agent_rp_startofpacket;                                                  \n\twire          sdram_s1_agent_rp_endofpacket;                                                    \n\twire          sync_in_s1_agent_rp_valid;                                                        \n\twire  [104:0] sync_in_s1_agent_rp_data;                                                         \n\twire          sync_in_s1_agent_rp_ready;                                                        \n\twire          sync_in_s1_agent_rp_startofpacket;                                                \n\twire          sync_in_s1_agent_rp_endofpacket;                                                  \n\twire          router_009_src_valid;                                                             \n\twire  [104:0] router_009_src_data;                                                              \n\twire          router_009_src_ready;                                                             \n\twire   [11:0] router_009_src_channel;                                                           \n\twire          router_009_src_startofpacket;                                                     \n\twire          router_009_src_endofpacket;                                                       \n\twire          data_out_s1_agent_rp_valid;                                                       \n\twire  [104:0] data_out_s1_agent_rp_data;                                                        \n\twire          data_out_s1_agent_rp_ready;                                                       \n\twire          data_out_s1_agent_rp_startofpacket;                                               \n\twire          data_out_s1_agent_rp_endofpacket;                                                 \n\twire          router_010_src_valid;                                                             \n\twire  [104:0] router_010_src_data;                                                              \n\twire          router_010_src_ready;                                                             \n\twire   [11:0] router_010_src_channel;                                                           \n\twire          router_010_src_startofpacket;                                                     \n\twire          router_010_src_endofpacket;                                                       \n\twire          data_in_s1_agent_rp_valid;                                                        \n\twire  [104:0] data_in_s1_agent_rp_data;                                                         \n\twire          data_in_s1_agent_rp_ready;                                                        \n\twire          data_in_s1_agent_rp_startofpacket;                                                \n\twire          data_in_s1_agent_rp_endofpacket;                                                  \n\twire          router_011_src_valid;                                                             \n\twire  [104:0] router_011_src_data;                                                              \n\twire          router_011_src_ready;                                                             \n\twire   [11:0] router_011_src_channel;                                                           \n\twire          router_011_src_startofpacket;                                                     \n\twire          router_011_src_endofpacket;                                                       \n\twire          play_btn_in_s1_agent_rp_valid;                                                    \n\twire  [104:0] play_btn_in_s1_agent_rp_data;                                                     \n\twire          play_btn_in_s1_agent_rp_ready;                                                    \n\twire          play_btn_in_s1_agent_rp_startofpacket;                                            \n\twire          play_btn_in_s1_agent_rp_endofpacket;                                              \n\twire          router_012_src_valid;                                                             \n\twire  [104:0] router_012_src_data;                                                              \n\twire          router_012_src_ready;                                                             \n\twire   [11:0] router_012_src_channel;                                                           \n\twire          router_012_src_startofpacket;                                                     \n\twire          router_012_src_endofpacket;                                                       \n\twire          record_btn_in_s1_agent_rp_valid;                                                  \n\twire  [104:0] record_btn_in_s1_agent_rp_data;                                                   \n\twire          record_btn_in_s1_agent_rp_ready;                                                  \n\twire          record_btn_in_s1_agent_rp_startofpacket;                                          \n\twire          record_btn_in_s1_agent_rp_endofpacket;                                            \n\twire          router_013_src_valid;                                                             \n\twire  [104:0] router_013_src_data;                                                              \n\twire          router_013_src_ready;                                                             \n\twire   [11:0] router_013_src_channel;                                                           \n\twire          router_013_src_startofpacket;                                                     \n\twire          router_013_src_endofpacket;                                                       \n\twire          sdram_s1_burst_adapter_source0_valid;                                             \n\twire   [86:0] sdram_s1_burst_adapter_source0_data;                                              \n\twire          sdram_s1_burst_adapter_source0_ready;                                             \n\twire   [11:0] sdram_s1_burst_adapter_source0_channel;                                           \n\twire          sdram_s1_burst_adapter_source0_startofpacket;                                     \n\twire          sdram_s1_burst_adapter_source0_endofpacket;                                       \n\twire          cmd_demux_src0_valid;                                                             \n\twire  [104:0] cmd_demux_src0_data;                                                              \n\twire          cmd_demux_src0_ready;                                                             \n\twire   [11:0] cmd_demux_src0_channel;                                                           \n\twire          cmd_demux_src0_startofpacket;                                                     \n\twire          cmd_demux_src0_endofpacket;                                                       \n\twire          cmd_demux_src1_valid;                                                             \n\twire  [104:0] cmd_demux_src1_data;                                                              \n\twire          cmd_demux_src1_ready;                                                             \n\twire   [11:0] cmd_demux_src1_channel;                                                           \n\twire          cmd_demux_src1_startofpacket;                                                     \n\twire          cmd_demux_src1_endofpacket;                                                       \n\twire          cmd_demux_src2_valid;                                                             \n\twire  [104:0] cmd_demux_src2_data;                                                              \n\twire          cmd_demux_src2_ready;                                                             \n\twire   [11:0] cmd_demux_src2_channel;                                                           \n\twire          cmd_demux_src2_startofpacket;                                                     \n\twire          cmd_demux_src2_endofpacket;                                                       \n\twire          cmd_demux_src3_valid;                                                             \n\twire  [104:0] cmd_demux_src3_data;                                                              \n\twire          cmd_demux_src3_ready;                                                             \n\twire   [11:0] cmd_demux_src3_channel;                                                           \n\twire          cmd_demux_src3_startofpacket;                                                     \n\twire          cmd_demux_src3_endofpacket;                                                       \n\twire          cmd_demux_src4_valid;                                                             \n\twire  [104:0] cmd_demux_src4_data;                                                              \n\twire          cmd_demux_src4_ready;                                                             \n\twire   [11:0] cmd_demux_src4_channel;                                                           \n\twire          cmd_demux_src4_startofpacket;                                                     \n\twire          cmd_demux_src4_endofpacket;                                                       \n\twire          cmd_demux_src5_valid;                                                             \n\twire  [104:0] cmd_demux_src5_data;                                                              \n\twire          cmd_demux_src5_ready;                                                             \n\twire   [11:0] cmd_demux_src5_channel;                                                           \n\twire          cmd_demux_src5_startofpacket;                                                     \n\twire          cmd_demux_src5_endofpacket;                                                       \n\twire          cmd_demux_src6_valid;                                                             \n\twire  [104:0] cmd_demux_src6_data;                                                              \n\twire          cmd_demux_src6_ready;                                                             \n\twire   [11:0] cmd_demux_src6_channel;                                                           \n\twire          cmd_demux_src6_startofpacket;                                                     \n\twire          cmd_demux_src6_endofpacket;                                                       \n\twire          cmd_demux_src7_valid;                                                             \n\twire  [104:0] cmd_demux_src7_data;                                                              \n\twire          cmd_demux_src7_ready;                                                             \n\twire   [11:0] cmd_demux_src7_channel;                                                           \n\twire          cmd_demux_src7_startofpacket;                                                     \n\twire          cmd_demux_src7_endofpacket;                                                       \n\twire          cmd_demux_src8_valid;                                                             \n\twire  [104:0] cmd_demux_src8_data;                                                              \n\twire          cmd_demux_src8_ready;                                                             \n\twire   [11:0] cmd_demux_src8_channel;                                                           \n\twire          cmd_demux_src8_startofpacket;                                                     \n\twire          cmd_demux_src8_endofpacket;                                                       \n\twire          cmd_demux_src9_valid;                                                             \n\twire  [104:0] cmd_demux_src9_data;                                                              \n\twire          cmd_demux_src9_ready;                                                             \n\twire   [11:0] cmd_demux_src9_channel;                                                           \n\twire          cmd_demux_src9_startofpacket;                                                     \n\twire          cmd_demux_src9_endofpacket;                                                       \n\twire          cmd_demux_src10_valid;                                                            \n\twire  [104:0] cmd_demux_src10_data;                                                             \n\twire          cmd_demux_src10_ready;                                                            \n\twire   [11:0] cmd_demux_src10_channel;                                                          \n\twire          cmd_demux_src10_startofpacket;                                                    \n\twire          cmd_demux_src10_endofpacket;                                                      \n\twire          cmd_demux_src11_valid;                                                            \n\twire  [104:0] cmd_demux_src11_data;                                                             \n\twire          cmd_demux_src11_ready;                                                            \n\twire   [11:0] cmd_demux_src11_channel;                                                          \n\twire          cmd_demux_src11_startofpacket;                                                    \n\twire          cmd_demux_src11_endofpacket;                                                      \n\twire          cmd_demux_001_src0_valid;                                                         \n\twire  [104:0] cmd_demux_001_src0_data;                                                          \n\twire          cmd_demux_001_src0_ready;                                                         \n\twire   [11:0] cmd_demux_001_src0_channel;                                                       \n\twire          cmd_demux_001_src0_startofpacket;                                                 \n\twire          cmd_demux_001_src0_endofpacket;                                                   \n\twire          cmd_demux_001_src1_valid;                                                         \n\twire  [104:0] cmd_demux_001_src1_data;                                                          \n\twire          cmd_demux_001_src1_ready;                                                         \n\twire   [11:0] cmd_demux_001_src1_channel;                                                       \n\twire          cmd_demux_001_src1_startofpacket;                                                 \n\twire          cmd_demux_001_src1_endofpacket;                                                   \n\twire          rsp_demux_src0_valid;                                                             \n\twire  [104:0] rsp_demux_src0_data;                                                              \n\twire          rsp_demux_src0_ready;                                                             \n\twire   [11:0] rsp_demux_src0_channel;                                                           \n\twire          rsp_demux_src0_startofpacket;                                                     \n\twire          rsp_demux_src0_endofpacket;                                                       \n\twire          rsp_demux_001_src0_valid;                                                         \n\twire  [104:0] rsp_demux_001_src0_data;                                                          \n\twire          rsp_demux_001_src0_ready;                                                         \n\twire   [11:0] rsp_demux_001_src0_channel;                                                       \n\twire          rsp_demux_001_src0_startofpacket;                                                 \n\twire          rsp_demux_001_src0_endofpacket;                                                   \n\twire          rsp_demux_002_src0_valid;                                                         \n\twire  [104:0] rsp_demux_002_src0_data;                                                          \n\twire          rsp_demux_002_src0_ready;                                                         \n\twire   [11:0] rsp_demux_002_src0_channel;                                                       \n\twire          rsp_demux_002_src0_startofpacket;                                                 \n\twire          rsp_demux_002_src0_endofpacket;                                                   \n\twire          rsp_demux_002_src1_valid;                                                         \n\twire  [104:0] rsp_demux_002_src1_data;                                                          \n\twire          rsp_demux_002_src1_ready;                                                         \n\twire   [11:0] rsp_demux_002_src1_channel;                                                       \n\twire          rsp_demux_002_src1_startofpacket;                                                 \n\twire          rsp_demux_002_src1_endofpacket;                                                   \n\twire          rsp_demux_003_src0_valid;                                                         \n\twire  [104:0] rsp_demux_003_src0_data;                                                          \n\twire          rsp_demux_003_src0_ready;                                                         \n\twire   [11:0] rsp_demux_003_src0_channel;                                                       \n\twire          rsp_demux_003_src0_startofpacket;                                                 \n\twire          rsp_demux_003_src0_endofpacket;                                                   \n\twire          rsp_demux_003_src1_valid;                                                         \n\twire  [104:0] rsp_demux_003_src1_data;                                                          \n\twire          rsp_demux_003_src1_ready;                                                         \n\twire   [11:0] rsp_demux_003_src1_channel;                                                       \n\twire          rsp_demux_003_src1_startofpacket;                                                 \n\twire          rsp_demux_003_src1_endofpacket;                                                   \n\twire          rsp_demux_004_src0_valid;                                                         \n\twire  [104:0] rsp_demux_004_src0_data;                                                          \n\twire          rsp_demux_004_src0_ready;                                                         \n\twire   [11:0] rsp_demux_004_src0_channel;                                                       \n\twire          rsp_demux_004_src0_startofpacket;                                                 \n\twire          rsp_demux_004_src0_endofpacket;                                                   \n\twire          rsp_demux_005_src0_valid;                                                         \n\twire  [104:0] rsp_demux_005_src0_data;                                                          \n\twire          rsp_demux_005_src0_ready;                                                         \n\twire   [11:0] rsp_demux_005_src0_channel;                                                       \n\twire          rsp_demux_005_src0_startofpacket;                                                 \n\twire          rsp_demux_005_src0_endofpacket;                                                   \n\twire          rsp_demux_006_src0_valid;                                                         \n\twire  [104:0] rsp_demux_006_src0_data;                                                          \n\twire          rsp_demux_006_src0_ready;                                                         \n\twire   [11:0] rsp_demux_006_src0_channel;                                                       \n\twire          rsp_demux_006_src0_startofpacket;                                                 \n\twire          rsp_demux_006_src0_endofpacket;                                                   \n\twire          rsp_demux_007_src0_valid;                                                         \n\twire  [104:0] rsp_demux_007_src0_data;                                                          \n\twire          rsp_demux_007_src0_ready;                                                         \n\twire   [11:0] rsp_demux_007_src0_channel;                                                       \n\twire          rsp_demux_007_src0_startofpacket;                                                 \n\twire          rsp_demux_007_src0_endofpacket;                                                   \n\twire          rsp_demux_008_src0_valid;                                                         \n\twire  [104:0] rsp_demux_008_src0_data;                                                          \n\twire          rsp_demux_008_src0_ready;                                                         \n\twire   [11:0] rsp_demux_008_src0_channel;                                                       \n\twire          rsp_demux_008_src0_startofpacket;                                                 \n\twire          rsp_demux_008_src0_endofpacket;                                                   \n\twire          rsp_demux_009_src0_valid;                                                         \n\twire  [104:0] rsp_demux_009_src0_data;                                                          \n\twire          rsp_demux_009_src0_ready;                                                         \n\twire   [11:0] rsp_demux_009_src0_channel;                                                       \n\twire          rsp_demux_009_src0_startofpacket;                                                 \n\twire          rsp_demux_009_src0_endofpacket;                                                   \n\twire          rsp_demux_010_src0_valid;                                                         \n\twire  [104:0] rsp_demux_010_src0_data;                                                          \n\twire          rsp_demux_010_src0_ready;                                                         \n\twire   [11:0] rsp_demux_010_src0_channel;                                                       \n\twire          rsp_demux_010_src0_startofpacket;                                                 \n\twire          rsp_demux_010_src0_endofpacket;                                                   \n\twire          rsp_demux_011_src0_valid;                                                         \n\twire  [104:0] rsp_demux_011_src0_data;                                                          \n\twire          rsp_demux_011_src0_ready;                                                         \n\twire   [11:0] rsp_demux_011_src0_channel;                                                       \n\twire          rsp_demux_011_src0_startofpacket;                                                 \n\twire          rsp_demux_011_src0_endofpacket;                                                   \n\twire          router_008_src_valid;                                                             \n\twire   [86:0] router_008_src_data;                                                              \n\twire          router_008_src_ready;                                                             \n\twire   [11:0] router_008_src_channel;                                                           \n\twire          router_008_src_startofpacket;                                                     \n\twire          router_008_src_endofpacket;                                                       \n\twire          sdram_s1_rsp_width_adapter_src_valid;                                             \n\twire  [104:0] sdram_s1_rsp_width_adapter_src_data;                                              \n\twire          sdram_s1_rsp_width_adapter_src_ready;                                             \n\twire   [11:0] sdram_s1_rsp_width_adapter_src_channel;                                           \n\twire          sdram_s1_rsp_width_adapter_src_startofpacket;                                     \n\twire          sdram_s1_rsp_width_adapter_src_endofpacket;                                       \n\twire          cmd_mux_006_src_valid;                                                            \n\twire  [104:0] cmd_mux_006_src_data;                                                             \n\twire          cmd_mux_006_src_ready;                                                            \n\twire   [11:0] cmd_mux_006_src_channel;                                                          \n\twire          cmd_mux_006_src_startofpacket;                                                    \n\twire          cmd_mux_006_src_endofpacket;                                                      \n\twire          sdram_s1_cmd_width_adapter_src_valid;                                             \n\twire   [86:0] sdram_s1_cmd_width_adapter_src_data;                                              \n\twire          sdram_s1_cmd_width_adapter_src_ready;                                             \n\twire   [11:0] sdram_s1_cmd_width_adapter_src_channel;                                           \n\twire          sdram_s1_cmd_width_adapter_src_startofpacket;                                     \n\twire          sdram_s1_cmd_width_adapter_src_endofpacket;                                       \n\twire          jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid;                           \n\twire   [33:0] jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data;                            \n\twire          jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready;                           \n\twire          avalon_st_adapter_out_0_valid;                                                    \n\twire   [33:0] avalon_st_adapter_out_0_data;                                                     \n\twire          avalon_st_adapter_out_0_ready;                                                    \n\twire    [0:0] avalon_st_adapter_out_0_error;                                                    \n\twire          sysid_qsys_control_slave_agent_rdata_fifo_src_valid;                              \n\twire   [33:0] sysid_qsys_control_slave_agent_rdata_fifo_src_data;                               \n\twire          sysid_qsys_control_slave_agent_rdata_fifo_src_ready;                              \n\twire          avalon_st_adapter_001_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_001_out_0_data;                                                 \n\twire          avalon_st_adapter_001_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_001_out_0_error;                                                \n\twire          nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_valid;                          \n\twire   [33:0] nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_data;                           \n\twire          nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_ready;                          \n\twire          avalon_st_adapter_002_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_002_out_0_data;                                                 \n\twire          avalon_st_adapter_002_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_002_out_0_error;                                                \n\twire          onchip_memory2_s1_agent_rdata_fifo_src_valid;                                     \n\twire   [33:0] onchip_memory2_s1_agent_rdata_fifo_src_data;                                      \n\twire          onchip_memory2_s1_agent_rdata_fifo_src_ready;                                     \n\twire          avalon_st_adapter_003_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_003_out_0_data;                                                 \n\twire          avalon_st_adapter_003_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_003_out_0_error;                                                \n\twire          timer_s1_agent_rdata_fifo_src_valid;                                              \n\twire   [33:0] timer_s1_agent_rdata_fifo_src_data;                                               \n\twire          timer_s1_agent_rdata_fifo_src_ready;                                              \n\twire          avalon_st_adapter_004_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_004_out_0_data;                                                 \n\twire          avalon_st_adapter_004_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_004_out_0_error;                                                \n\twire          key_s1_agent_rdata_fifo_src_valid;                                                \n\twire   [33:0] key_s1_agent_rdata_fifo_src_data;                                                 \n\twire          key_s1_agent_rdata_fifo_src_ready;                                                \n\twire          avalon_st_adapter_005_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_005_out_0_data;                                                 \n\twire          avalon_st_adapter_005_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_005_out_0_error;                                                \n\twire          sdram_s1_agent_rdata_fifo_out_valid;                                              \n\twire   [17:0] sdram_s1_agent_rdata_fifo_out_data;                                               \n\twire          sdram_s1_agent_rdata_fifo_out_ready;                                              \n\twire          avalon_st_adapter_006_out_0_valid;                                                \n\twire   [17:0] avalon_st_adapter_006_out_0_data;                                                 \n\twire          avalon_st_adapter_006_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_006_out_0_error;                                                \n\twire          sync_in_s1_agent_rdata_fifo_src_valid;                                            \n\twire   [33:0] sync_in_s1_agent_rdata_fifo_src_data;                                             \n\twire          sync_in_s1_agent_rdata_fifo_src_ready;                                            \n\twire          avalon_st_adapter_007_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_007_out_0_data;                                                 \n\twire          avalon_st_adapter_007_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_007_out_0_error;                                                \n\twire          data_out_s1_agent_rdata_fifo_src_valid;                                           \n\twire   [33:0] data_out_s1_agent_rdata_fifo_src_data;                                            \n\twire          data_out_s1_agent_rdata_fifo_src_ready;                                           \n\twire          avalon_st_adapter_008_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_008_out_0_data;                                                 \n\twire          avalon_st_adapter_008_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_008_out_0_error;                                                \n\twire          data_in_s1_agent_rdata_fifo_src_valid;                                            \n\twire   [33:0] data_in_s1_agent_rdata_fifo_src_data;                                             \n\twire          data_in_s1_agent_rdata_fifo_src_ready;                                            \n\twire          avalon_st_adapter_009_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_009_out_0_data;                                                 \n\twire          avalon_st_adapter_009_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_009_out_0_error;                                                \n\twire          play_btn_in_s1_agent_rdata_fifo_src_valid;                                        \n\twire   [33:0] play_btn_in_s1_agent_rdata_fifo_src_data;                                         \n\twire          play_btn_in_s1_agent_rdata_fifo_src_ready;                                        \n\twire          avalon_st_adapter_010_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_010_out_0_data;                                                 \n\twire          avalon_st_adapter_010_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_010_out_0_error;                                                \n\twire          record_btn_in_s1_agent_rdata_fifo_src_valid;                                      \n\twire   [33:0] record_btn_in_s1_agent_rdata_fifo_src_data;                                       \n\twire          record_btn_in_s1_agent_rdata_fifo_src_ready;                                      \n\twire          avalon_st_adapter_011_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_011_out_0_data;                                                 \n\twire          avalon_st_adapter_011_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_011_out_0_error;                                                \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (27),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (27),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (0),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (1)\n\t) nios2_qsys_data_master_translator (\n\t\t.clk                    (pll_outclk0_clk),                                                           \n\t\t.reset                  (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                            \n\t\t.uav_address            (nios2_qsys_data_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount         (nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read               (nios2_qsys_data_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write              (nios2_qsys_data_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest        (nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid      (nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable         (nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata           (nios2_qsys_data_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata          (nios2_qsys_data_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock               (nios2_qsys_data_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess        (nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address             (nios2_qsys_data_master_address),                                            \n\t\t.av_waitrequest         (nios2_qsys_data_master_waitrequest),                                        \n\t\t.av_byteenable          (nios2_qsys_data_master_byteenable),                                         \n\t\t.av_read                (nios2_qsys_data_master_read),                                               \n\t\t.av_readdata            (nios2_qsys_data_master_readdata),                                           \n\t\t.av_write               (nios2_qsys_data_master_write),                                              \n\t\t.av_writedata           (nios2_qsys_data_master_writedata),                                          \n\t\t.av_debugaccess         (nios2_qsys_data_master_debugaccess),                                        \n\t\t.av_burstcount          (1'b1),                                                                      \n\t\t.av_beginbursttransfer  (1'b0),                                                                      \n\t\t.av_begintransfer       (1'b0),                                                                      \n\t\t.av_chipselect          (1'b0),                                                                      \n\t\t.av_readdatavalid       (),                                                                          \n\t\t.av_lock                (1'b0),                                                                      \n\t\t.uav_clken              (),                                                                          \n\t\t.av_clken               (1'b1),                                                                      \n\t\t.uav_response           (2'b00),                                                                     \n\t\t.av_response            (),                                                                          \n\t\t.uav_writeresponsevalid (1'b0),                                                                      \n\t\t.av_writeresponsevalid  ()                                                                           \n\t);\n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (27),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (27),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (0),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (0),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (1),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) nios2_qsys_instruction_master_translator (\n\t\t.clk                    (pll_outclk0_clk),                                                                  \n\t\t.reset                  (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                   \n\t\t.uav_address            (nios2_qsys_instruction_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read               (nios2_qsys_instruction_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write              (nios2_qsys_instruction_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid      (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock               (nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address             (nios2_qsys_instruction_master_address),                                            \n\t\t.av_waitrequest         (nios2_qsys_instruction_master_waitrequest),                                        \n\t\t.av_read                (nios2_qsys_instruction_master_read),                                               \n\t\t.av_readdata            (nios2_qsys_instruction_master_readdata),                                           \n\t\t.av_burstcount          (1'b1),                                                                             \n\t\t.av_byteenable          (4'b1111),                                                                          \n\t\t.av_beginbursttransfer  (1'b0),                                                                             \n\t\t.av_begintransfer       (1'b0),                                                                             \n\t\t.av_chipselect          (1'b0),                                                                             \n\t\t.av_readdatavalid       (),                                                                                 \n\t\t.av_write               (1'b0),                                                                             \n\t\t.av_writedata           (32'b00000000000000000000000000000000),                                             \n\t\t.av_lock                (1'b0),                                                                             \n\t\t.av_debugaccess         (1'b0),                                                                             \n\t\t.uav_clken              (),                                                                                 \n\t\t.av_clken               (1'b1),                                                                             \n\t\t.uav_response           (2'b00),                                                                            \n\t\t.av_response            (),                                                                                 \n\t\t.uav_writeresponsevalid (1'b0),                                                                             \n\t\t.av_writeresponsevalid  ()                                                                                  \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) jtag_uart_avalon_jtag_slave_translator (\n\t\t.clk                    (pll_outclk0_clk),                                    \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset),        \n\t\t.uav_address            (jtag_uart_avalon_jtag_slave_agent_m0_address),       \n\t\t.uav_burstcount         (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),    \n\t\t.uav_read               (jtag_uart_avalon_jtag_slave_agent_m0_read),          \n\t\t.uav_write              (jtag_uart_avalon_jtag_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (jtag_uart_avalon_jtag_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (jtag_uart_avalon_jtag_slave_agent_m0_writedata),     \n\t\t.uav_lock               (jtag_uart_avalon_jtag_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),   \n\t\t.av_address             (jtag_uart_avalon_jtag_slave_address),                \n\t\t.av_write               (jtag_uart_avalon_jtag_slave_write),                  \n\t\t.av_read                (jtag_uart_avalon_jtag_slave_read),                   \n\t\t.av_readdata            (jtag_uart_avalon_jtag_slave_readdata),               \n\t\t.av_writedata           (jtag_uart_avalon_jtag_slave_writedata),              \n\t\t.av_waitrequest         (jtag_uart_avalon_jtag_slave_waitrequest),            \n\t\t.av_chipselect          (jtag_uart_avalon_jtag_slave_chipselect),             \n\t\t.av_begintransfer       (),                                                   \n\t\t.av_beginbursttransfer  (),                                                   \n\t\t.av_burstcount          (),                                                   \n\t\t.av_byteenable          (),                                                   \n\t\t.av_readdatavalid       (1'b0),                                               \n\t\t.av_writebyteenable     (),                                                   \n\t\t.av_lock                (),                                                   \n\t\t.av_clken               (),                                                   \n\t\t.uav_clken              (1'b0),                                               \n\t\t.av_debugaccess         (),                                                   \n\t\t.av_outputenable        (),                                                   \n\t\t.uav_response           (),                                                   \n\t\t.av_response            (2'b00),                                              \n\t\t.uav_writeresponsevalid (),                                                   \n\t\t.av_writeresponsevalid  (1'b0)                                                \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_qsys_control_slave_translator (\n\t\t.clk                    (pll_outclk0_clk),                                 \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset),     \n\t\t.uav_address            (sysid_qsys_control_slave_agent_m0_address),       \n\t\t.uav_burstcount         (sysid_qsys_control_slave_agent_m0_burstcount),    \n\t\t.uav_read               (sysid_qsys_control_slave_agent_m0_read),          \n\t\t.uav_write              (sysid_qsys_control_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (sysid_qsys_control_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (sysid_qsys_control_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (sysid_qsys_control_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (sysid_qsys_control_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (sysid_qsys_control_slave_agent_m0_writedata),     \n\t\t.uav_lock               (sysid_qsys_control_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (sysid_qsys_control_slave_agent_m0_debugaccess),   \n\t\t.av_address             (sysid_qsys_control_slave_address),                \n\t\t.av_readdata            (sysid_qsys_control_slave_readdata),               \n\t\t.av_write               (),                                                \n\t\t.av_read                (),                                                \n\t\t.av_writedata           (),                                                \n\t\t.av_begintransfer       (),                                                \n\t\t.av_beginbursttransfer  (),                                                \n\t\t.av_burstcount          (),                                                \n\t\t.av_byteenable          (),                                                \n\t\t.av_readdatavalid       (1'b0),                                            \n\t\t.av_waitrequest         (1'b0),                                            \n\t\t.av_writebyteenable     (),                                                \n\t\t.av_lock                (),                                                \n\t\t.av_chipselect          (),                                                \n\t\t.av_clken               (),                                                \n\t\t.uav_clken              (1'b0),                                            \n\t\t.av_debugaccess         (),                                                \n\t\t.av_outputenable        (),                                                \n\t\t.uav_response           (),                                                \n\t\t.av_response            (2'b00),                                           \n\t\t.uav_writeresponsevalid (),                                                \n\t\t.av_writeresponsevalid  (1'b0)                                             \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (9),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) nios2_qsys_jtag_debug_module_translator (\n\t\t.clk                    (pll_outclk0_clk),                                     \n\t\t.reset                  (nios2_qsys_reset_n_reset_bridge_in_reset_reset),      \n\t\t.uav_address            (nios2_qsys_jtag_debug_module_agent_m0_address),       \n\t\t.uav_burstcount         (nios2_qsys_jtag_debug_module_agent_m0_burstcount),    \n\t\t.uav_read               (nios2_qsys_jtag_debug_module_agent_m0_read),          \n\t\t.uav_write              (nios2_qsys_jtag_debug_module_agent_m0_write),         \n\t\t.uav_waitrequest        (nios2_qsys_jtag_debug_module_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (nios2_qsys_jtag_debug_module_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (nios2_qsys_jtag_debug_module_agent_m0_byteenable),    \n\t\t.uav_readdata           (nios2_qsys_jtag_debug_module_agent_m0_readdata),      \n\t\t.uav_writedata          (nios2_qsys_jtag_debug_module_agent_m0_writedata),     \n\t\t.uav_lock               (nios2_qsys_jtag_debug_module_agent_m0_lock),          \n\t\t.uav_debugaccess        (nios2_qsys_jtag_debug_module_agent_m0_debugaccess),   \n\t\t.av_address             (nios2_qsys_jtag_debug_module_address),                \n\t\t.av_write               (nios2_qsys_jtag_debug_module_write),                  \n\t\t.av_read                (nios2_qsys_jtag_debug_module_read),                   \n\t\t.av_readdata            (nios2_qsys_jtag_debug_module_readdata),               \n\t\t.av_writedata           (nios2_qsys_jtag_debug_module_writedata),              \n\t\t.av_byteenable          (nios2_qsys_jtag_debug_module_byteenable),             \n\t\t.av_waitrequest         (nios2_qsys_jtag_debug_module_waitrequest),            \n\t\t.av_debugaccess         (nios2_qsys_jtag_debug_module_debugaccess),            \n\t\t.av_begintransfer       (),                                                    \n\t\t.av_beginbursttransfer  (),                                                    \n\t\t.av_burstcount          (),                                                    \n\t\t.av_readdatavalid       (1'b0),                                                \n\t\t.av_writebyteenable     (),                                                    \n\t\t.av_lock                (),                                                    \n\t\t.av_chipselect          (),                                                    \n\t\t.av_clken               (),                                                    \n\t\t.uav_clken              (1'b0),                                                \n\t\t.av_outputenable        (),                                                    \n\t\t.uav_response           (),                                                    \n\t\t.av_response            (2'b00),                                               \n\t\t.uav_writeresponsevalid (),                                                    \n\t\t.av_writeresponsevalid  (1'b0)                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (15),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_memory2_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (onchip_memory2_s1_agent_m0_address),          \n\t\t.uav_burstcount         (onchip_memory2_s1_agent_m0_burstcount),       \n\t\t.uav_read               (onchip_memory2_s1_agent_m0_read),             \n\t\t.uav_write              (onchip_memory2_s1_agent_m0_write),            \n\t\t.uav_waitrequest        (onchip_memory2_s1_agent_m0_waitrequest),      \n\t\t.uav_readdatavalid      (onchip_memory2_s1_agent_m0_readdatavalid),    \n\t\t.uav_byteenable         (onchip_memory2_s1_agent_m0_byteenable),       \n\t\t.uav_readdata           (onchip_memory2_s1_agent_m0_readdata),         \n\t\t.uav_writedata          (onchip_memory2_s1_agent_m0_writedata),        \n\t\t.uav_lock               (onchip_memory2_s1_agent_m0_lock),             \n\t\t.uav_debugaccess        (onchip_memory2_s1_agent_m0_debugaccess),      \n\t\t.av_address             (onchip_memory2_s1_address),                   \n\t\t.av_write               (onchip_memory2_s1_write),                     \n\t\t.av_readdata            (onchip_memory2_s1_readdata),                  \n\t\t.av_writedata           (onchip_memory2_s1_writedata),                 \n\t\t.av_byteenable          (onchip_memory2_s1_byteenable),                \n\t\t.av_chipselect          (onchip_memory2_s1_chipselect),                \n\t\t.av_clken               (onchip_memory2_s1_clken),                     \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) timer_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (timer_s1_agent_m0_address),                   \n\t\t.uav_burstcount         (timer_s1_agent_m0_burstcount),                \n\t\t.uav_read               (timer_s1_agent_m0_read),                      \n\t\t.uav_write              (timer_s1_agent_m0_write),                     \n\t\t.uav_waitrequest        (timer_s1_agent_m0_waitrequest),               \n\t\t.uav_readdatavalid      (timer_s1_agent_m0_readdatavalid),             \n\t\t.uav_byteenable         (timer_s1_agent_m0_byteenable),                \n\t\t.uav_readdata           (timer_s1_agent_m0_readdata),                  \n\t\t.uav_writedata          (timer_s1_agent_m0_writedata),                 \n\t\t.uav_lock               (timer_s1_agent_m0_lock),                      \n\t\t.uav_debugaccess        (timer_s1_agent_m0_debugaccess),               \n\t\t.av_address             (timer_s1_address),                            \n\t\t.av_write               (timer_s1_write),                              \n\t\t.av_readdata            (timer_s1_readdata),                           \n\t\t.av_writedata           (timer_s1_writedata),                          \n\t\t.av_chipselect          (timer_s1_chipselect),                         \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) key_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (key_s1_agent_m0_address),                     \n\t\t.uav_burstcount         (key_s1_agent_m0_burstcount),                  \n\t\t.uav_read               (key_s1_agent_m0_read),                        \n\t\t.uav_write              (key_s1_agent_m0_write),                       \n\t\t.uav_waitrequest        (key_s1_agent_m0_waitrequest),                 \n\t\t.uav_readdatavalid      (key_s1_agent_m0_readdatavalid),               \n\t\t.uav_byteenable         (key_s1_agent_m0_byteenable),                  \n\t\t.uav_readdata           (key_s1_agent_m0_readdata),                    \n\t\t.uav_writedata          (key_s1_agent_m0_writedata),                   \n\t\t.uav_lock               (key_s1_agent_m0_lock),                        \n\t\t.uav_debugaccess        (key_s1_agent_m0_debugaccess),                 \n\t\t.av_address             (key_s1_address),                              \n\t\t.av_write               (key_s1_write),                                \n\t\t.av_readdata            (key_s1_readdata),                             \n\t\t.av_writedata           (key_s1_writedata),                            \n\t\t.av_chipselect          (key_s1_chipselect),                           \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (25),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (16),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (2),\n\t\t.UAV_BYTEENABLE_W               (2),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (2),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (1),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (2),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sdram_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (sdram_s1_agent_m0_address),                   \n\t\t.uav_burstcount         (sdram_s1_agent_m0_burstcount),                \n\t\t.uav_read               (sdram_s1_agent_m0_read),                      \n\t\t.uav_write              (sdram_s1_agent_m0_write),                     \n\t\t.uav_waitrequest        (sdram_s1_agent_m0_waitrequest),               \n\t\t.uav_readdatavalid      (sdram_s1_agent_m0_readdatavalid),             \n\t\t.uav_byteenable         (sdram_s1_agent_m0_byteenable),                \n\t\t.uav_readdata           (sdram_s1_agent_m0_readdata),                  \n\t\t.uav_writedata          (sdram_s1_agent_m0_writedata),                 \n\t\t.uav_lock               (sdram_s1_agent_m0_lock),                      \n\t\t.uav_debugaccess        (sdram_s1_agent_m0_debugaccess),               \n\t\t.av_address             (sdram_s1_address),                            \n\t\t.av_write               (sdram_s1_write),                              \n\t\t.av_read                (sdram_s1_read),                               \n\t\t.av_readdata            (sdram_s1_readdata),                           \n\t\t.av_writedata           (sdram_s1_writedata),                          \n\t\t.av_byteenable          (sdram_s1_byteenable),                         \n\t\t.av_readdatavalid       (sdram_s1_readdatavalid),                      \n\t\t.av_waitrequest         (sdram_s1_waitrequest),                        \n\t\t.av_chipselect          (sdram_s1_chipselect),                         \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sync_in_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (sync_in_s1_agent_m0_address),                 \n\t\t.uav_burstcount         (sync_in_s1_agent_m0_burstcount),              \n\t\t.uav_read               (sync_in_s1_agent_m0_read),                    \n\t\t.uav_write              (sync_in_s1_agent_m0_write),                   \n\t\t.uav_waitrequest        (sync_in_s1_agent_m0_waitrequest),             \n\t\t.uav_readdatavalid      (sync_in_s1_agent_m0_readdatavalid),           \n\t\t.uav_byteenable         (sync_in_s1_agent_m0_byteenable),              \n\t\t.uav_readdata           (sync_in_s1_agent_m0_readdata),                \n\t\t.uav_writedata          (sync_in_s1_agent_m0_writedata),               \n\t\t.uav_lock               (sync_in_s1_agent_m0_lock),                    \n\t\t.uav_debugaccess        (sync_in_s1_agent_m0_debugaccess),             \n\t\t.av_address             (sync_in_s1_address),                          \n\t\t.av_write               (sync_in_s1_write),                            \n\t\t.av_readdata            (sync_in_s1_readdata),                         \n\t\t.av_writedata           (sync_in_s1_writedata),                        \n\t\t.av_chipselect          (sync_in_s1_chipselect),                       \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) data_out_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (data_out_s1_agent_m0_address),                \n\t\t.uav_burstcount         (data_out_s1_agent_m0_burstcount),             \n\t\t.uav_read               (data_out_s1_agent_m0_read),                   \n\t\t.uav_write              (data_out_s1_agent_m0_write),                  \n\t\t.uav_waitrequest        (data_out_s1_agent_m0_waitrequest),            \n\t\t.uav_readdatavalid      (data_out_s1_agent_m0_readdatavalid),          \n\t\t.uav_byteenable         (data_out_s1_agent_m0_byteenable),             \n\t\t.uav_readdata           (data_out_s1_agent_m0_readdata),               \n\t\t.uav_writedata          (data_out_s1_agent_m0_writedata),              \n\t\t.uav_lock               (data_out_s1_agent_m0_lock),                   \n\t\t.uav_debugaccess        (data_out_s1_agent_m0_debugaccess),            \n\t\t.av_address             (data_out_s1_address),                         \n\t\t.av_write               (data_out_s1_write),                           \n\t\t.av_readdata            (data_out_s1_readdata),                        \n\t\t.av_writedata           (data_out_s1_writedata),                       \n\t\t.av_chipselect          (data_out_s1_chipselect),                      \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) data_in_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (data_in_s1_agent_m0_address),                 \n\t\t.uav_burstcount         (data_in_s1_agent_m0_burstcount),              \n\t\t.uav_read               (data_in_s1_agent_m0_read),                    \n\t\t.uav_write              (data_in_s1_agent_m0_write),                   \n\t\t.uav_waitrequest        (data_in_s1_agent_m0_waitrequest),             \n\t\t.uav_readdatavalid      (data_in_s1_agent_m0_readdatavalid),           \n\t\t.uav_byteenable         (data_in_s1_agent_m0_byteenable),              \n\t\t.uav_readdata           (data_in_s1_agent_m0_readdata),                \n\t\t.uav_writedata          (data_in_s1_agent_m0_writedata),               \n\t\t.uav_lock               (data_in_s1_agent_m0_lock),                    \n\t\t.uav_debugaccess        (data_in_s1_agent_m0_debugaccess),             \n\t\t.av_address             (data_in_s1_address),                          \n\t\t.av_readdata            (data_in_s1_readdata),                         \n\t\t.av_write               (),                                            \n\t\t.av_read                (),                                            \n\t\t.av_writedata           (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_chipselect          (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) play_btn_in_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (play_btn_in_s1_agent_m0_address),             \n\t\t.uav_burstcount         (play_btn_in_s1_agent_m0_burstcount),          \n\t\t.uav_read               (play_btn_in_s1_agent_m0_read),                \n\t\t.uav_write              (play_btn_in_s1_agent_m0_write),               \n\t\t.uav_waitrequest        (play_btn_in_s1_agent_m0_waitrequest),         \n\t\t.uav_readdatavalid      (play_btn_in_s1_agent_m0_readdatavalid),       \n\t\t.uav_byteenable         (play_btn_in_s1_agent_m0_byteenable),          \n\t\t.uav_readdata           (play_btn_in_s1_agent_m0_readdata),            \n\t\t.uav_writedata          (play_btn_in_s1_agent_m0_writedata),           \n\t\t.uav_lock               (play_btn_in_s1_agent_m0_lock),                \n\t\t.uav_debugaccess        (play_btn_in_s1_agent_m0_debugaccess),         \n\t\t.av_address             (PLAY_BTN_IN_s1_address),                      \n\t\t.av_write               (PLAY_BTN_IN_s1_write),                        \n\t\t.av_readdata            (PLAY_BTN_IN_s1_readdata),                     \n\t\t.av_writedata           (PLAY_BTN_IN_s1_writedata),                    \n\t\t.av_chipselect          (PLAY_BTN_IN_s1_chipselect),                   \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) record_btn_in_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (record_btn_in_s1_agent_m0_address),           \n\t\t.uav_burstcount         (record_btn_in_s1_agent_m0_burstcount),        \n\t\t.uav_read               (record_btn_in_s1_agent_m0_read),              \n\t\t.uav_write              (record_btn_in_s1_agent_m0_write),             \n\t\t.uav_waitrequest        (record_btn_in_s1_agent_m0_waitrequest),       \n\t\t.uav_readdatavalid      (record_btn_in_s1_agent_m0_readdatavalid),     \n\t\t.uav_byteenable         (record_btn_in_s1_agent_m0_byteenable),        \n\t\t.uav_readdata           (record_btn_in_s1_agent_m0_readdata),          \n\t\t.uav_writedata          (record_btn_in_s1_agent_m0_writedata),         \n\t\t.uav_lock               (record_btn_in_s1_agent_m0_lock),              \n\t\t.uav_debugaccess        (record_btn_in_s1_agent_m0_debugaccess),       \n\t\t.av_address             (RECORD_BTN_IN_s1_address),                    \n\t\t.av_write               (RECORD_BTN_IN_s1_write),                      \n\t\t.av_readdata            (RECORD_BTN_IN_s1_readdata),                   \n\t\t.av_writedata           (RECORD_BTN_IN_s1_writedata),                  \n\t\t.av_chipselect          (RECORD_BTN_IN_s1_chipselect),                 \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_QOS_H                 (83),\n\t\t.PKT_QOS_L                 (83),\n\t\t.PKT_DATA_SIDEBAND_H       (81),\n\t\t.PKT_DATA_SIDEBAND_L       (81),\n\t\t.PKT_ADDR_SIDEBAND_H       (80),\n\t\t.PKT_ADDR_SIDEBAND_L       (80),\n\t\t.PKT_BURST_TYPE_H          (79),\n\t\t.PKT_BURST_TYPE_L          (78),\n\t\t.PKT_CACHE_H               (99),\n\t\t.PKT_CACHE_L               (96),\n\t\t.PKT_THREAD_ID_H           (92),\n\t\t.PKT_THREAD_ID_L           (92),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_EXCLUSIVE       (68),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.ST_DATA_W                 (105),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (0),\n\t\t.BURSTWRAP_VALUE           (7),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) nios2_qsys_data_master_agent (\n\t\t.clk                   (pll_outclk0_clk),                                                           \n\t\t.reset                 (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                            \n\t\t.av_address            (nios2_qsys_data_master_translator_avalon_universal_master_0_address),       \n\t\t.av_write              (nios2_qsys_data_master_translator_avalon_universal_master_0_write),         \n\t\t.av_read               (nios2_qsys_data_master_translator_avalon_universal_master_0_read),          \n\t\t.av_writedata          (nios2_qsys_data_master_translator_avalon_universal_master_0_writedata),     \n\t\t.av_readdata           (nios2_qsys_data_master_translator_avalon_universal_master_0_readdata),      \n\t\t.av_waitrequest        (nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.av_readdatavalid      (nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.av_byteenable         (nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.av_burstcount         (nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.av_debugaccess        (nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_lock               (nios2_qsys_data_master_translator_avalon_universal_master_0_lock),          \n\t\t.cp_valid              (nios2_qsys_data_master_agent_cp_valid),                                     \n\t\t.cp_data               (nios2_qsys_data_master_agent_cp_data),                                      \n\t\t.cp_startofpacket      (nios2_qsys_data_master_agent_cp_startofpacket),                             \n\t\t.cp_endofpacket        (nios2_qsys_data_master_agent_cp_endofpacket),                               \n\t\t.cp_ready              (nios2_qsys_data_master_agent_cp_ready),                                     \n\t\t.rp_valid              (rsp_mux_src_valid),                                                         \n\t\t.rp_data               (rsp_mux_src_data),                                                          \n\t\t.rp_channel            (rsp_mux_src_channel),                                                       \n\t\t.rp_startofpacket      (rsp_mux_src_startofpacket),                                                 \n\t\t.rp_endofpacket        (rsp_mux_src_endofpacket),                                                   \n\t\t.rp_ready              (rsp_mux_src_ready),                                                         \n\t\t.av_response           (),                                                                          \n\t\t.av_writeresponsevalid ()                                                                           \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_QOS_H                 (83),\n\t\t.PKT_QOS_L                 (83),\n\t\t.PKT_DATA_SIDEBAND_H       (81),\n\t\t.PKT_DATA_SIDEBAND_L       (81),\n\t\t.PKT_ADDR_SIDEBAND_H       (80),\n\t\t.PKT_ADDR_SIDEBAND_L       (80),\n\t\t.PKT_BURST_TYPE_H          (79),\n\t\t.PKT_BURST_TYPE_L          (78),\n\t\t.PKT_CACHE_H               (99),\n\t\t.PKT_CACHE_L               (96),\n\t\t.PKT_THREAD_ID_H           (92),\n\t\t.PKT_THREAD_ID_L           (92),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_EXCLUSIVE       (68),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.ST_DATA_W                 (105),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (1),\n\t\t.BURSTWRAP_VALUE           (3),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) nios2_qsys_instruction_master_agent (\n\t\t.clk                   (pll_outclk0_clk),                                                                  \n\t\t.reset                 (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                   \n\t\t.av_address            (nios2_qsys_instruction_master_translator_avalon_universal_master_0_address),       \n\t\t.av_write              (nios2_qsys_instruction_master_translator_avalon_universal_master_0_write),         \n\t\t.av_read               (nios2_qsys_instruction_master_translator_avalon_universal_master_0_read),          \n\t\t.av_writedata          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata),     \n\t\t.av_readdata           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata),      \n\t\t.av_waitrequest        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.av_readdatavalid      (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.av_byteenable         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.av_burstcount         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.av_debugaccess        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_lock               (nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock),          \n\t\t.cp_valid              (nios2_qsys_instruction_master_agent_cp_valid),                                     \n\t\t.cp_data               (nios2_qsys_instruction_master_agent_cp_data),                                      \n\t\t.cp_startofpacket      (nios2_qsys_instruction_master_agent_cp_startofpacket),                             \n\t\t.cp_endofpacket        (nios2_qsys_instruction_master_agent_cp_endofpacket),                               \n\t\t.cp_ready              (nios2_qsys_instruction_master_agent_cp_ready),                                     \n\t\t.rp_valid              (rsp_mux_001_src_valid),                                                            \n\t\t.rp_data               (rsp_mux_001_src_data),                                                             \n\t\t.rp_channel            (rsp_mux_001_src_channel),                                                          \n\t\t.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                                    \n\t\t.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                      \n\t\t.rp_ready              (rsp_mux_001_src_ready),                                                            \n\t\t.av_response           (),                                                                                 \n\t\t.av_writeresponsevalid ()                                                                                  \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) jtag_uart_avalon_jtag_slave_agent (\n\t\t.clk                     (pll_outclk0_clk),                                              \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),                  \n\t\t.m0_address              (jtag_uart_avalon_jtag_slave_agent_m0_address),                 \n\t\t.m0_burstcount           (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),              \n\t\t.m0_byteenable           (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),             \n\t\t.m0_lock                 (jtag_uart_avalon_jtag_slave_agent_m0_lock),                    \n\t\t.m0_readdata             (jtag_uart_avalon_jtag_slave_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),           \n\t\t.m0_read                 (jtag_uart_avalon_jtag_slave_agent_m0_read),                    \n\t\t.m0_waitrequest          (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),             \n\t\t.m0_writedata            (jtag_uart_avalon_jtag_slave_agent_m0_writedata),               \n\t\t.m0_write                (jtag_uart_avalon_jtag_slave_agent_m0_write),                   \n\t\t.rp_endofpacket          (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),             \n\t\t.rp_ready                (jtag_uart_avalon_jtag_slave_agent_rp_ready),                   \n\t\t.rp_valid                (jtag_uart_avalon_jtag_slave_agent_rp_valid),                   \n\t\t.rp_data                 (jtag_uart_avalon_jtag_slave_agent_rp_data),                    \n\t\t.rp_startofpacket        (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_src_ready),                                            \n\t\t.cp_valid                (cmd_mux_src_valid),                                            \n\t\t.cp_data                 (cmd_mux_src_data),                                             \n\t\t.cp_startofpacket        (cmd_mux_src_startofpacket),                                    \n\t\t.cp_endofpacket          (cmd_mux_src_endofpacket),                                      \n\t\t.cp_channel              (cmd_mux_src_channel),                                          \n\t\t.rf_sink_ready           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            \n\t\t.rf_source_valid         (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                 \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                \n\t\t.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                        \n\t\t.m0_writeresponsevalid   (1'b0)                                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) jtag_uart_avalon_jtag_slave_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                              \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),                  \n\t\t.in_data           (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             \n\t\t.in_valid          (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            \n\t\t.in_ready          (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                        \n\t\t.csr_read          (1'b0),                                                         \n\t\t.csr_write         (1'b0),                                                         \n\t\t.csr_readdata      (),                                                             \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                         \n\t\t.almost_full_data  (),                                                             \n\t\t.almost_empty_data (),                                                             \n\t\t.in_empty          (1'b0),                                                         \n\t\t.out_empty         (),                                                             \n\t\t.in_error          (1'b0),                                                         \n\t\t.out_error         (),                                                             \n\t\t.in_channel        (1'b0),                                                         \n\t\t.out_channel       ()                                                              \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) sysid_qsys_control_slave_agent (\n\t\t.clk                     (pll_outclk0_clk),                                           \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),               \n\t\t.m0_address              (sysid_qsys_control_slave_agent_m0_address),                 \n\t\t.m0_burstcount           (sysid_qsys_control_slave_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sysid_qsys_control_slave_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sysid_qsys_control_slave_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sysid_qsys_control_slave_agent_m0_lock),                    \n\t\t.m0_readdata             (sysid_qsys_control_slave_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sysid_qsys_control_slave_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sysid_qsys_control_slave_agent_m0_read),                    \n\t\t.m0_waitrequest          (sysid_qsys_control_slave_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sysid_qsys_control_slave_agent_m0_writedata),               \n\t\t.m0_write                (sysid_qsys_control_slave_agent_m0_write),                   \n\t\t.rp_endofpacket          (sysid_qsys_control_slave_agent_rp_endofpacket),             \n\t\t.rp_ready                (sysid_qsys_control_slave_agent_rp_ready),                   \n\t\t.rp_valid                (sysid_qsys_control_slave_agent_rp_valid),                   \n\t\t.rp_data                 (sysid_qsys_control_slave_agent_rp_data),                    \n\t\t.rp_startofpacket        (sysid_qsys_control_slave_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_001_src_ready),                                     \n\t\t.cp_valid                (cmd_mux_001_src_valid),                                     \n\t\t.cp_data                 (cmd_mux_001_src_data),                                      \n\t\t.cp_startofpacket        (cmd_mux_001_src_startofpacket),                             \n\t\t.cp_endofpacket          (cmd_mux_001_src_endofpacket),                               \n\t\t.cp_channel              (cmd_mux_001_src_channel),                                   \n\t\t.rf_sink_ready           (sysid_qsys_control_slave_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sysid_qsys_control_slave_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sysid_qsys_control_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sysid_qsys_control_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sysid_qsys_control_slave_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sysid_qsys_control_slave_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sysid_qsys_control_slave_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sysid_qsys_control_slave_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sysid_qsys_control_slave_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sysid_qsys_control_slave_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                         \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                         \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                          \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                         \n\t\t.rdata_fifo_src_ready    (sysid_qsys_control_slave_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sysid_qsys_control_slave_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sysid_qsys_control_slave_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                     \n\t\t.m0_writeresponsevalid   (1'b0)                                                       \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_qsys_control_slave_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                           \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),               \n\t\t.in_data           (sysid_qsys_control_slave_agent_rf_source_data),             \n\t\t.in_valid          (sysid_qsys_control_slave_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_qsys_control_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_qsys_control_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_qsys_control_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_qsys_control_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_qsys_control_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_qsys_control_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_qsys_control_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_qsys_control_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                     \n\t\t.csr_read          (1'b0),                                                      \n\t\t.csr_write         (1'b0),                                                      \n\t\t.csr_readdata      (),                                                          \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                      \n\t\t.almost_full_data  (),                                                          \n\t\t.almost_empty_data (),                                                          \n\t\t.in_empty          (1'b0),                                                      \n\t\t.out_empty         (),                                                          \n\t\t.in_error          (1'b0),                                                      \n\t\t.out_error         (),                                                          \n\t\t.in_channel        (1'b0),                                                      \n\t\t.out_channel       ()                                                           \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) nios2_qsys_jtag_debug_module_agent (\n\t\t.clk                     (pll_outclk0_clk),                                               \n\t\t.reset                   (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                \n\t\t.m0_address              (nios2_qsys_jtag_debug_module_agent_m0_address),                 \n\t\t.m0_burstcount           (nios2_qsys_jtag_debug_module_agent_m0_burstcount),              \n\t\t.m0_byteenable           (nios2_qsys_jtag_debug_module_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (nios2_qsys_jtag_debug_module_agent_m0_debugaccess),             \n\t\t.m0_lock                 (nios2_qsys_jtag_debug_module_agent_m0_lock),                    \n\t\t.m0_readdata             (nios2_qsys_jtag_debug_module_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (nios2_qsys_jtag_debug_module_agent_m0_readdatavalid),           \n\t\t.m0_read                 (nios2_qsys_jtag_debug_module_agent_m0_read),                    \n\t\t.m0_waitrequest          (nios2_qsys_jtag_debug_module_agent_m0_waitrequest),             \n\t\t.m0_writedata            (nios2_qsys_jtag_debug_module_agent_m0_writedata),               \n\t\t.m0_write                (nios2_qsys_jtag_debug_module_agent_m0_write),                   \n\t\t.rp_endofpacket          (nios2_qsys_jtag_debug_module_agent_rp_endofpacket),             \n\t\t.rp_ready                (nios2_qsys_jtag_debug_module_agent_rp_ready),                   \n\t\t.rp_valid                (nios2_qsys_jtag_debug_module_agent_rp_valid),                   \n\t\t.rp_data                 (nios2_qsys_jtag_debug_module_agent_rp_data),                    \n\t\t.rp_startofpacket        (nios2_qsys_jtag_debug_module_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_002_src_ready),                                         \n\t\t.cp_valid                (cmd_mux_002_src_valid),                                         \n\t\t.cp_data                 (cmd_mux_002_src_data),                                          \n\t\t.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                 \n\t\t.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                   \n\t\t.cp_channel              (cmd_mux_002_src_channel),                                       \n\t\t.rf_sink_ready           (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (nios2_qsys_jtag_debug_module_agent_rf_source_ready),            \n\t\t.rf_source_valid         (nios2_qsys_jtag_debug_module_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (nios2_qsys_jtag_debug_module_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (nios2_qsys_jtag_debug_module_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (nios2_qsys_jtag_debug_module_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                             \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                             \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                              \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                             \n\t\t.rdata_fifo_src_ready    (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                         \n\t\t.m0_writeresponsevalid   (1'b0)                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) nios2_qsys_jtag_debug_module_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                               \n\t\t.reset             (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                \n\t\t.in_data           (nios2_qsys_jtag_debug_module_agent_rf_source_data),             \n\t\t.in_valid          (nios2_qsys_jtag_debug_module_agent_rf_source_valid),            \n\t\t.in_ready          (nios2_qsys_jtag_debug_module_agent_rf_source_ready),            \n\t\t.in_startofpacket  (nios2_qsys_jtag_debug_module_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (nios2_qsys_jtag_debug_module_agent_rf_source_endofpacket),      \n\t\t.out_data          (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                         \n\t\t.csr_read          (1'b0),                                                          \n\t\t.csr_write         (1'b0),                                                          \n\t\t.csr_readdata      (),                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                          \n\t\t.almost_full_data  (),                                                              \n\t\t.almost_empty_data (),                                                              \n\t\t.in_empty          (1'b0),                                                          \n\t\t.out_empty         (),                                                              \n\t\t.in_error          (1'b0),                                                          \n\t\t.out_error         (),                                                              \n\t\t.in_channel        (1'b0),                                                          \n\t\t.out_channel       ()                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) onchip_memory2_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                                    \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),        \n\t\t.m0_address              (onchip_memory2_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (onchip_memory2_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (onchip_memory2_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (onchip_memory2_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (onchip_memory2_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (onchip_memory2_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (onchip_memory2_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (onchip_memory2_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (onchip_memory2_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (onchip_memory2_s1_agent_m0_writedata),               \n\t\t.m0_write                (onchip_memory2_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (onchip_memory2_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (onchip_memory2_s1_agent_rp_ready),                   \n\t\t.rp_valid                (onchip_memory2_s1_agent_rp_valid),                   \n\t\t.rp_data                 (onchip_memory2_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (onchip_memory2_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_003_src_ready),                              \n\t\t.cp_valid                (cmd_mux_003_src_valid),                              \n\t\t.cp_data                 (cmd_mux_003_src_data),                               \n\t\t.cp_startofpacket        (cmd_mux_003_src_startofpacket),                      \n\t\t.cp_endofpacket          (cmd_mux_003_src_endofpacket),                        \n\t\t.cp_channel              (cmd_mux_003_src_channel),                            \n\t\t.rf_sink_ready           (onchip_memory2_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (onchip_memory2_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (onchip_memory2_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (onchip_memory2_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (onchip_memory2_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (onchip_memory2_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (onchip_memory2_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (onchip_memory2_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (onchip_memory2_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (onchip_memory2_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                  \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                  \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                   \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                  \n\t\t.rdata_fifo_src_ready    (onchip_memory2_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (onchip_memory2_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (onchip_memory2_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_memory2_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                    \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),        \n\t\t.in_data           (onchip_memory2_s1_agent_rf_source_data),             \n\t\t.in_valid          (onchip_memory2_s1_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_memory2_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_memory2_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_memory2_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_memory2_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_memory2_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_memory2_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_memory2_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_memory2_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                              \n\t\t.csr_read          (1'b0),                                               \n\t\t.csr_write         (1'b0),                                               \n\t\t.csr_readdata      (),                                                   \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),               \n\t\t.almost_full_data  (),                                                   \n\t\t.almost_empty_data (),                                                   \n\t\t.in_empty          (1'b0),                                               \n\t\t.out_empty         (),                                                   \n\t\t.in_error          (1'b0),                                               \n\t\t.out_error         (),                                                   \n\t\t.in_channel        (1'b0),                                               \n\t\t.out_channel       ()                                                    \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) timer_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                             \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.m0_address              (timer_s1_agent_m0_address),                   \n\t\t.m0_burstcount           (timer_s1_agent_m0_burstcount),                \n\t\t.m0_byteenable           (timer_s1_agent_m0_byteenable),                \n\t\t.m0_debugaccess          (timer_s1_agent_m0_debugaccess),               \n\t\t.m0_lock                 (timer_s1_agent_m0_lock),                      \n\t\t.m0_readdata             (timer_s1_agent_m0_readdata),                  \n\t\t.m0_readdatavalid        (timer_s1_agent_m0_readdatavalid),             \n\t\t.m0_read                 (timer_s1_agent_m0_read),                      \n\t\t.m0_waitrequest          (timer_s1_agent_m0_waitrequest),               \n\t\t.m0_writedata            (timer_s1_agent_m0_writedata),                 \n\t\t.m0_write                (timer_s1_agent_m0_write),                     \n\t\t.rp_endofpacket          (timer_s1_agent_rp_endofpacket),               \n\t\t.rp_ready                (timer_s1_agent_rp_ready),                     \n\t\t.rp_valid                (timer_s1_agent_rp_valid),                     \n\t\t.rp_data                 (timer_s1_agent_rp_data),                      \n\t\t.rp_startofpacket        (timer_s1_agent_rp_startofpacket),             \n\t\t.cp_ready                (cmd_mux_004_src_ready),                       \n\t\t.cp_valid                (cmd_mux_004_src_valid),                       \n\t\t.cp_data                 (cmd_mux_004_src_data),                        \n\t\t.cp_startofpacket        (cmd_mux_004_src_startofpacket),               \n\t\t.cp_endofpacket          (cmd_mux_004_src_endofpacket),                 \n\t\t.cp_channel              (cmd_mux_004_src_channel),                     \n\t\t.rf_sink_ready           (timer_s1_agent_rsp_fifo_out_ready),           \n\t\t.rf_sink_valid           (timer_s1_agent_rsp_fifo_out_valid),           \n\t\t.rf_sink_startofpacket   (timer_s1_agent_rsp_fifo_out_startofpacket),   \n\t\t.rf_sink_endofpacket     (timer_s1_agent_rsp_fifo_out_endofpacket),     \n\t\t.rf_sink_data            (timer_s1_agent_rsp_fifo_out_data),            \n\t\t.rf_source_ready         (timer_s1_agent_rf_source_ready),              \n\t\t.rf_source_valid         (timer_s1_agent_rf_source_valid),              \n\t\t.rf_source_startofpacket (timer_s1_agent_rf_source_startofpacket),      \n\t\t.rf_source_endofpacket   (timer_s1_agent_rf_source_endofpacket),        \n\t\t.rf_source_data          (timer_s1_agent_rf_source_data),               \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),           \n\t\t.rdata_fifo_src_ready    (timer_s1_agent_rdata_fifo_src_ready),         \n\t\t.rdata_fifo_src_valid    (timer_s1_agent_rdata_fifo_src_valid),         \n\t\t.rdata_fifo_src_data     (timer_s1_agent_rdata_fifo_src_data),          \n\t\t.m0_response             (2'b00),                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) timer_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (timer_s1_agent_rf_source_data),               \n\t\t.in_valid          (timer_s1_agent_rf_source_valid),              \n\t\t.in_ready          (timer_s1_agent_rf_source_ready),              \n\t\t.in_startofpacket  (timer_s1_agent_rf_source_startofpacket),      \n\t\t.in_endofpacket    (timer_s1_agent_rf_source_endofpacket),        \n\t\t.out_data          (timer_s1_agent_rsp_fifo_out_data),            \n\t\t.out_valid         (timer_s1_agent_rsp_fifo_out_valid),           \n\t\t.out_ready         (timer_s1_agent_rsp_fifo_out_ready),           \n\t\t.out_startofpacket (timer_s1_agent_rsp_fifo_out_startofpacket),   \n\t\t.out_endofpacket   (timer_s1_agent_rsp_fifo_out_endofpacket),     \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) key_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                             \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.m0_address              (key_s1_agent_m0_address),                     \n\t\t.m0_burstcount           (key_s1_agent_m0_burstcount),                  \n\t\t.m0_byteenable           (key_s1_agent_m0_byteenable),                  \n\t\t.m0_debugaccess          (key_s1_agent_m0_debugaccess),                 \n\t\t.m0_lock                 (key_s1_agent_m0_lock),                        \n\t\t.m0_readdata             (key_s1_agent_m0_readdata),                    \n\t\t.m0_readdatavalid        (key_s1_agent_m0_readdatavalid),               \n\t\t.m0_read                 (key_s1_agent_m0_read),                        \n\t\t.m0_waitrequest          (key_s1_agent_m0_waitrequest),                 \n\t\t.m0_writedata            (key_s1_agent_m0_writedata),                   \n\t\t.m0_write                (key_s1_agent_m0_write),                       \n\t\t.rp_endofpacket          (key_s1_agent_rp_endofpacket),                 \n\t\t.rp_ready                (key_s1_agent_rp_ready),                       \n\t\t.rp_valid                (key_s1_agent_rp_valid),                       \n\t\t.rp_data                 (key_s1_agent_rp_data),                        \n\t\t.rp_startofpacket        (key_s1_agent_rp_startofpacket),               \n\t\t.cp_ready                (cmd_mux_005_src_ready),                       \n\t\t.cp_valid                (cmd_mux_005_src_valid),                       \n\t\t.cp_data                 (cmd_mux_005_src_data),                        \n\t\t.cp_startofpacket        (cmd_mux_005_src_startofpacket),               \n\t\t.cp_endofpacket          (cmd_mux_005_src_endofpacket),                 \n\t\t.cp_channel              (cmd_mux_005_src_channel),                     \n\t\t.rf_sink_ready           (key_s1_agent_rsp_fifo_out_ready),             \n\t\t.rf_sink_valid           (key_s1_agent_rsp_fifo_out_valid),             \n\t\t.rf_sink_startofpacket   (key_s1_agent_rsp_fifo_out_startofpacket),     \n\t\t.rf_sink_endofpacket     (key_s1_agent_rsp_fifo_out_endofpacket),       \n\t\t.rf_sink_data            (key_s1_agent_rsp_fifo_out_data),              \n\t\t.rf_source_ready         (key_s1_agent_rf_source_ready),                \n\t\t.rf_source_valid         (key_s1_agent_rf_source_valid),                \n\t\t.rf_source_startofpacket (key_s1_agent_rf_source_startofpacket),        \n\t\t.rf_source_endofpacket   (key_s1_agent_rf_source_endofpacket),          \n\t\t.rf_source_data          (key_s1_agent_rf_source_data),                 \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),           \n\t\t.rdata_fifo_src_ready    (key_s1_agent_rdata_fifo_src_ready),           \n\t\t.rdata_fifo_src_valid    (key_s1_agent_rdata_fifo_src_valid),           \n\t\t.rdata_fifo_src_data     (key_s1_agent_rdata_fifo_src_data),            \n\t\t.m0_response             (2'b00),                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) key_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (key_s1_agent_rf_source_data),                 \n\t\t.in_valid          (key_s1_agent_rf_source_valid),                \n\t\t.in_ready          (key_s1_agent_rf_source_ready),                \n\t\t.in_startofpacket  (key_s1_agent_rf_source_startofpacket),        \n\t\t.in_endofpacket    (key_s1_agent_rf_source_endofpacket),          \n\t\t.out_data          (key_s1_agent_rsp_fifo_out_data),              \n\t\t.out_valid         (key_s1_agent_rsp_fifo_out_valid),             \n\t\t.out_ready         (key_s1_agent_rsp_fifo_out_ready),             \n\t\t.out_startofpacket (key_s1_agent_rsp_fifo_out_startofpacket),     \n\t\t.out_endofpacket   (key_s1_agent_rsp_fifo_out_endofpacket),       \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (86),\n\t\t.PKT_ORI_BURST_SIZE_L      (84),\n\t\t.PKT_RESPONSE_STATUS_H     (83),\n\t\t.PKT_RESPONSE_STATUS_L     (82),\n\t\t.PKT_BURST_SIZE_H          (59),\n\t\t.PKT_BURST_SIZE_L          (57),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_BEGIN_BURST           (64),\n\t\t.PKT_PROTECTION_H          (77),\n\t\t.PKT_PROTECTION_L          (75),\n\t\t.PKT_BURSTWRAP_H           (56),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_DATA_H                (15),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_SRC_ID_H              (69),\n\t\t.PKT_SRC_ID_L              (66),\n\t\t.PKT_DEST_ID_H             (73),\n\t\t.PKT_DEST_ID_L             (70),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (87),\n\t\t.AVS_BURSTCOUNT_W          (2),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) sdram_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                              \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.m0_address              (sdram_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (sdram_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (sdram_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (sdram_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (sdram_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (sdram_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (sdram_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (sdram_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (sdram_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (sdram_s1_agent_m0_writedata),                  \n\t\t.m0_write                (sdram_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (sdram_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (sdram_s1_agent_rp_ready),                      \n\t\t.rp_valid                (sdram_s1_agent_rp_valid),                      \n\t\t.rp_data                 (sdram_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (sdram_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (sdram_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (sdram_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (sdram_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (sdram_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (sdram_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (sdram_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (sdram_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (sdram_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (sdram_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (sdram_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (sdram_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (sdram_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (sdram_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (sdram_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (sdram_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (sdram_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),            \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),            \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),             \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),            \n\t\t.rdata_fifo_src_ready    (sdram_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (sdram_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (sdram_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                        \n\t\t.m0_writeresponsevalid   (1'b0)                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (88),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (sdram_s1_agent_rf_source_data),               \n\t\t.in_valid          (sdram_s1_agent_rf_source_valid),              \n\t\t.in_ready          (sdram_s1_agent_rf_source_ready),              \n\t\t.in_startofpacket  (sdram_s1_agent_rf_source_startofpacket),      \n\t\t.in_endofpacket    (sdram_s1_agent_rf_source_endofpacket),        \n\t\t.out_data          (sdram_s1_agent_rsp_fifo_out_data),            \n\t\t.out_valid         (sdram_s1_agent_rsp_fifo_out_valid),           \n\t\t.out_ready         (sdram_s1_agent_rsp_fifo_out_ready),           \n\t\t.out_startofpacket (sdram_s1_agent_rsp_fifo_out_startofpacket),   \n\t\t.out_endofpacket   (sdram_s1_agent_rsp_fifo_out_endofpacket),     \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (18),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (3),\n\t\t.USE_MEMORY_BLOCKS   (1),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_agent_rdata_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (sdram_s1_agent_rdata_fifo_src_data),          \n\t\t.in_valid          (sdram_s1_agent_rdata_fifo_src_valid),         \n\t\t.in_ready          (sdram_s1_agent_rdata_fifo_src_ready),         \n\t\t.out_data          (sdram_s1_agent_rdata_fifo_out_data),          \n\t\t.out_valid         (sdram_s1_agent_rdata_fifo_out_valid),         \n\t\t.out_ready         (sdram_s1_agent_rdata_fifo_out_ready),         \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_startofpacket  (1'b0),                                        \n\t\t.in_endofpacket    (1'b0),                                        \n\t\t.out_startofpacket (),                                            \n\t\t.out_endofpacket   (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) sync_in_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                             \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.m0_address              (sync_in_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (sync_in_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sync_in_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sync_in_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sync_in_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (sync_in_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sync_in_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sync_in_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (sync_in_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sync_in_s1_agent_m0_writedata),               \n\t\t.m0_write                (sync_in_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (sync_in_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (sync_in_s1_agent_rp_ready),                   \n\t\t.rp_valid                (sync_in_s1_agent_rp_valid),                   \n\t\t.rp_data                 (sync_in_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (sync_in_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_007_src_ready),                       \n\t\t.cp_valid                (cmd_mux_007_src_valid),                       \n\t\t.cp_data                 (cmd_mux_007_src_data),                        \n\t\t.cp_startofpacket        (cmd_mux_007_src_startofpacket),               \n\t\t.cp_endofpacket          (cmd_mux_007_src_endofpacket),                 \n\t\t.cp_channel              (cmd_mux_007_src_channel),                     \n\t\t.rf_sink_ready           (sync_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sync_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sync_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sync_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sync_in_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sync_in_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sync_in_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sync_in_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sync_in_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sync_in_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),           \n\t\t.rdata_fifo_src_ready    (sync_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sync_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sync_in_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sync_in_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (sync_in_s1_agent_rf_source_data),             \n\t\t.in_valid          (sync_in_s1_agent_rf_source_valid),            \n\t\t.in_ready          (sync_in_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sync_in_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sync_in_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (sync_in_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sync_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sync_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sync_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sync_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) data_out_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                              \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.m0_address              (data_out_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (data_out_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (data_out_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (data_out_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (data_out_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (data_out_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (data_out_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (data_out_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (data_out_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (data_out_s1_agent_m0_writedata),               \n\t\t.m0_write                (data_out_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (data_out_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (data_out_s1_agent_rp_ready),                   \n\t\t.rp_valid                (data_out_s1_agent_rp_valid),                   \n\t\t.rp_data                 (data_out_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (data_out_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_008_src_ready),                        \n\t\t.cp_valid                (cmd_mux_008_src_valid),                        \n\t\t.cp_data                 (cmd_mux_008_src_data),                         \n\t\t.cp_startofpacket        (cmd_mux_008_src_startofpacket),                \n\t\t.cp_endofpacket          (cmd_mux_008_src_endofpacket),                  \n\t\t.cp_channel              (cmd_mux_008_src_channel),                      \n\t\t.rf_sink_ready           (data_out_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (data_out_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (data_out_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (data_out_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (data_out_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (data_out_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (data_out_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (data_out_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (data_out_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (data_out_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),            \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),            \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),             \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),            \n\t\t.rdata_fifo_src_ready    (data_out_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (data_out_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (data_out_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                        \n\t\t.m0_writeresponsevalid   (1'b0)                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) data_out_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                              \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.in_data           (data_out_s1_agent_rf_source_data),             \n\t\t.in_valid          (data_out_s1_agent_rf_source_valid),            \n\t\t.in_ready          (data_out_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (data_out_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (data_out_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (data_out_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (data_out_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (data_out_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (data_out_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (data_out_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                        \n\t\t.csr_read          (1'b0),                                         \n\t\t.csr_write         (1'b0),                                         \n\t\t.csr_readdata      (),                                             \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),         \n\t\t.almost_full_data  (),                                             \n\t\t.almost_empty_data (),                                             \n\t\t.in_empty          (1'b0),                                         \n\t\t.out_empty         (),                                             \n\t\t.in_error          (1'b0),                                         \n\t\t.out_error         (),                                             \n\t\t.in_channel        (1'b0),                                         \n\t\t.out_channel       ()                                              \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) data_in_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                             \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.m0_address              (data_in_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (data_in_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (data_in_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (data_in_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (data_in_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (data_in_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (data_in_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (data_in_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (data_in_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (data_in_s1_agent_m0_writedata),               \n\t\t.m0_write                (data_in_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (data_in_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (data_in_s1_agent_rp_ready),                   \n\t\t.rp_valid                (data_in_s1_agent_rp_valid),                   \n\t\t.rp_data                 (data_in_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (data_in_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_009_src_ready),                       \n\t\t.cp_valid                (cmd_mux_009_src_valid),                       \n\t\t.cp_data                 (cmd_mux_009_src_data),                        \n\t\t.cp_startofpacket        (cmd_mux_009_src_startofpacket),               \n\t\t.cp_endofpacket          (cmd_mux_009_src_endofpacket),                 \n\t\t.cp_channel              (cmd_mux_009_src_channel),                     \n\t\t.rf_sink_ready           (data_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (data_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (data_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (data_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (data_in_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (data_in_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (data_in_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (data_in_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (data_in_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (data_in_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),           \n\t\t.rdata_fifo_src_ready    (data_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (data_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (data_in_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) data_in_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (data_in_s1_agent_rf_source_data),             \n\t\t.in_valid          (data_in_s1_agent_rf_source_valid),            \n\t\t.in_ready          (data_in_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (data_in_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (data_in_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (data_in_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (data_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (data_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (data_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (data_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) play_btn_in_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                                 \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),     \n\t\t.m0_address              (play_btn_in_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (play_btn_in_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (play_btn_in_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (play_btn_in_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (play_btn_in_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (play_btn_in_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (play_btn_in_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (play_btn_in_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (play_btn_in_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (play_btn_in_s1_agent_m0_writedata),               \n\t\t.m0_write                (play_btn_in_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (play_btn_in_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (play_btn_in_s1_agent_rp_ready),                   \n\t\t.rp_valid                (play_btn_in_s1_agent_rp_valid),                   \n\t\t.rp_data                 (play_btn_in_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (play_btn_in_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_010_src_ready),                           \n\t\t.cp_valid                (cmd_mux_010_src_valid),                           \n\t\t.cp_data                 (cmd_mux_010_src_data),                            \n\t\t.cp_startofpacket        (cmd_mux_010_src_startofpacket),                   \n\t\t.cp_endofpacket          (cmd_mux_010_src_endofpacket),                     \n\t\t.cp_channel              (cmd_mux_010_src_channel),                         \n\t\t.rf_sink_ready           (play_btn_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (play_btn_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (play_btn_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (play_btn_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (play_btn_in_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (play_btn_in_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (play_btn_in_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (play_btn_in_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (play_btn_in_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (play_btn_in_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_010_out_0_ready),               \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_010_out_0_valid),               \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_010_out_0_data),                \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_010_out_0_error),               \n\t\t.rdata_fifo_src_ready    (play_btn_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (play_btn_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (play_btn_in_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                           \n\t\t.m0_writeresponsevalid   (1'b0)                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) play_btn_in_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                 \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),     \n\t\t.in_data           (play_btn_in_s1_agent_rf_source_data),             \n\t\t.in_valid          (play_btn_in_s1_agent_rf_source_valid),            \n\t\t.in_ready          (play_btn_in_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (play_btn_in_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (play_btn_in_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (play_btn_in_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (play_btn_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (play_btn_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (play_btn_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (play_btn_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                           \n\t\t.csr_read          (1'b0),                                            \n\t\t.csr_write         (1'b0),                                            \n\t\t.csr_readdata      (),                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),            \n\t\t.almost_full_data  (),                                                \n\t\t.almost_empty_data (),                                                \n\t\t.in_empty          (1'b0),                                            \n\t\t.out_empty         (),                                                \n\t\t.in_error          (1'b0),                                            \n\t\t.out_error         (),                                                \n\t\t.in_channel        (1'b0),                                            \n\t\t.out_channel       ()                                                 \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) record_btn_in_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                                   \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),       \n\t\t.m0_address              (record_btn_in_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (record_btn_in_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (record_btn_in_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (record_btn_in_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (record_btn_in_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (record_btn_in_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (record_btn_in_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (record_btn_in_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (record_btn_in_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (record_btn_in_s1_agent_m0_writedata),               \n\t\t.m0_write                (record_btn_in_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (record_btn_in_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (record_btn_in_s1_agent_rp_ready),                   \n\t\t.rp_valid                (record_btn_in_s1_agent_rp_valid),                   \n\t\t.rp_data                 (record_btn_in_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (record_btn_in_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_011_src_ready),                             \n\t\t.cp_valid                (cmd_mux_011_src_valid),                             \n\t\t.cp_data                 (cmd_mux_011_src_data),                              \n\t\t.cp_startofpacket        (cmd_mux_011_src_startofpacket),                     \n\t\t.cp_endofpacket          (cmd_mux_011_src_endofpacket),                       \n\t\t.cp_channel              (cmd_mux_011_src_channel),                           \n\t\t.rf_sink_ready           (record_btn_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (record_btn_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (record_btn_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (record_btn_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (record_btn_in_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (record_btn_in_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (record_btn_in_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (record_btn_in_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (record_btn_in_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (record_btn_in_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_011_out_0_ready),                 \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_011_out_0_valid),                 \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_011_out_0_data),                  \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_011_out_0_error),                 \n\t\t.rdata_fifo_src_ready    (record_btn_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (record_btn_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (record_btn_in_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                             \n\t\t.m0_writeresponsevalid   (1'b0)                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) record_btn_in_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                   \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),       \n\t\t.in_data           (record_btn_in_s1_agent_rf_source_data),             \n\t\t.in_valid          (record_btn_in_s1_agent_rf_source_valid),            \n\t\t.in_ready          (record_btn_in_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (record_btn_in_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (record_btn_in_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (record_btn_in_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (record_btn_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (record_btn_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (record_btn_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (record_btn_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                             \n\t\t.csr_read          (1'b0),                                              \n\t\t.csr_write         (1'b0),                                              \n\t\t.csr_readdata      (),                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),              \n\t\t.almost_full_data  (),                                                  \n\t\t.almost_empty_data (),                                                  \n\t\t.in_empty          (1'b0),                                              \n\t\t.out_empty         (),                                                  \n\t\t.in_error          (1'b0),                                              \n\t\t.out_error         (),                                                  \n\t\t.in_channel        (1'b0),                                              \n\t\t.out_channel       ()                                                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router router (\n\t\t.sink_ready         (nios2_qsys_data_master_agent_cp_ready),          \n\t\t.sink_valid         (nios2_qsys_data_master_agent_cp_valid),          \n\t\t.sink_data          (nios2_qsys_data_master_agent_cp_data),           \n\t\t.sink_startofpacket (nios2_qsys_data_master_agent_cp_startofpacket),  \n\t\t.sink_endofpacket   (nios2_qsys_data_master_agent_cp_endofpacket),    \n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_src_ready),                               \n\t\t.src_valid          (router_src_valid),                               \n\t\t.src_data           (router_src_data),                                \n\t\t.src_channel        (router_src_channel),                             \n\t\t.src_startofpacket  (router_src_startofpacket),                       \n\t\t.src_endofpacket    (router_src_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_001 router_001 (\n\t\t.sink_ready         (nios2_qsys_instruction_master_agent_cp_ready),         \n\t\t.sink_valid         (nios2_qsys_instruction_master_agent_cp_valid),         \n\t\t.sink_data          (nios2_qsys_instruction_master_agent_cp_data),          \n\t\t.sink_startofpacket (nios2_qsys_instruction_master_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (nios2_qsys_instruction_master_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                      \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset),       \n\t\t.src_ready          (router_001_src_ready),                                 \n\t\t.src_valid          (router_001_src_valid),                                 \n\t\t.src_data           (router_001_src_data),                                  \n\t\t.src_channel        (router_001_src_channel),                               \n\t\t.src_startofpacket  (router_001_src_startofpacket),                         \n\t\t.src_endofpacket    (router_001_src_endofpacket)                            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_002 (\n\t\t.sink_ready         (jtag_uart_avalon_jtag_slave_agent_rp_ready),         \n\t\t.sink_valid         (jtag_uart_avalon_jtag_slave_agent_rp_valid),         \n\t\t.sink_data          (jtag_uart_avalon_jtag_slave_agent_rp_data),          \n\t\t.sink_startofpacket (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                    \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset),        \n\t\t.src_ready          (router_002_src_ready),                               \n\t\t.src_valid          (router_002_src_valid),                               \n\t\t.src_data           (router_002_src_data),                                \n\t\t.src_channel        (router_002_src_channel),                             \n\t\t.src_startofpacket  (router_002_src_startofpacket),                       \n\t\t.src_endofpacket    (router_002_src_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_003 (\n\t\t.sink_ready         (sysid_qsys_control_slave_agent_rp_ready),         \n\t\t.sink_valid         (sysid_qsys_control_slave_agent_rp_valid),         \n\t\t.sink_data          (sysid_qsys_control_slave_agent_rp_data),          \n\t\t.sink_startofpacket (sysid_qsys_control_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sysid_qsys_control_slave_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                 \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset),     \n\t\t.src_ready          (router_003_src_ready),                            \n\t\t.src_valid          (router_003_src_valid),                            \n\t\t.src_data           (router_003_src_data),                             \n\t\t.src_channel        (router_003_src_channel),                          \n\t\t.src_startofpacket  (router_003_src_startofpacket),                    \n\t\t.src_endofpacket    (router_003_src_endofpacket)                       \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_004 router_004 (\n\t\t.sink_ready         (nios2_qsys_jtag_debug_module_agent_rp_ready),         \n\t\t.sink_valid         (nios2_qsys_jtag_debug_module_agent_rp_valid),         \n\t\t.sink_data          (nios2_qsys_jtag_debug_module_agent_rp_data),          \n\t\t.sink_startofpacket (nios2_qsys_jtag_debug_module_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (nios2_qsys_jtag_debug_module_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                     \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset),      \n\t\t.src_ready          (router_004_src_ready),                                \n\t\t.src_valid          (router_004_src_valid),                                \n\t\t.src_data           (router_004_src_data),                                 \n\t\t.src_channel        (router_004_src_channel),                              \n\t\t.src_startofpacket  (router_004_src_startofpacket),                        \n\t\t.src_endofpacket    (router_004_src_endofpacket)                           \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_004 router_005 (\n\t\t.sink_ready         (onchip_memory2_s1_agent_rp_ready),            \n\t\t.sink_valid         (onchip_memory2_s1_agent_rp_valid),            \n\t\t.sink_data          (onchip_memory2_s1_agent_rp_data),             \n\t\t.sink_startofpacket (onchip_memory2_s1_agent_rp_startofpacket),    \n\t\t.sink_endofpacket   (onchip_memory2_s1_agent_rp_endofpacket),      \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_005_src_ready),                        \n\t\t.src_valid          (router_005_src_valid),                        \n\t\t.src_data           (router_005_src_data),                         \n\t\t.src_channel        (router_005_src_channel),                      \n\t\t.src_startofpacket  (router_005_src_startofpacket),                \n\t\t.src_endofpacket    (router_005_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_006 (\n\t\t.sink_ready         (timer_s1_agent_rp_ready),                     \n\t\t.sink_valid         (timer_s1_agent_rp_valid),                     \n\t\t.sink_data          (timer_s1_agent_rp_data),                      \n\t\t.sink_startofpacket (timer_s1_agent_rp_startofpacket),             \n\t\t.sink_endofpacket   (timer_s1_agent_rp_endofpacket),               \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_006_src_ready),                        \n\t\t.src_valid          (router_006_src_valid),                        \n\t\t.src_data           (router_006_src_data),                         \n\t\t.src_channel        (router_006_src_channel),                      \n\t\t.src_startofpacket  (router_006_src_startofpacket),                \n\t\t.src_endofpacket    (router_006_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_007 (\n\t\t.sink_ready         (key_s1_agent_rp_ready),                       \n\t\t.sink_valid         (key_s1_agent_rp_valid),                       \n\t\t.sink_data          (key_s1_agent_rp_data),                        \n\t\t.sink_startofpacket (key_s1_agent_rp_startofpacket),               \n\t\t.sink_endofpacket   (key_s1_agent_rp_endofpacket),                 \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_007_src_ready),                        \n\t\t.src_valid          (router_007_src_valid),                        \n\t\t.src_data           (router_007_src_data),                         \n\t\t.src_channel        (router_007_src_channel),                      \n\t\t.src_startofpacket  (router_007_src_startofpacket),                \n\t\t.src_endofpacket    (router_007_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_008 router_008 (\n\t\t.sink_ready         (sdram_s1_agent_rp_ready),                     \n\t\t.sink_valid         (sdram_s1_agent_rp_valid),                     \n\t\t.sink_data          (sdram_s1_agent_rp_data),                      \n\t\t.sink_startofpacket (sdram_s1_agent_rp_startofpacket),             \n\t\t.sink_endofpacket   (sdram_s1_agent_rp_endofpacket),               \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_008_src_ready),                        \n\t\t.src_valid          (router_008_src_valid),                        \n\t\t.src_data           (router_008_src_data),                         \n\t\t.src_channel        (router_008_src_channel),                      \n\t\t.src_startofpacket  (router_008_src_startofpacket),                \n\t\t.src_endofpacket    (router_008_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_009 (\n\t\t.sink_ready         (sync_in_s1_agent_rp_ready),                   \n\t\t.sink_valid         (sync_in_s1_agent_rp_valid),                   \n\t\t.sink_data          (sync_in_s1_agent_rp_data),                    \n\t\t.sink_startofpacket (sync_in_s1_agent_rp_startofpacket),           \n\t\t.sink_endofpacket   (sync_in_s1_agent_rp_endofpacket),             \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_009_src_ready),                        \n\t\t.src_valid          (router_009_src_valid),                        \n\t\t.src_data           (router_009_src_data),                         \n\t\t.src_channel        (router_009_src_channel),                      \n\t\t.src_startofpacket  (router_009_src_startofpacket),                \n\t\t.src_endofpacket    (router_009_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_010 (\n\t\t.sink_ready         (data_out_s1_agent_rp_ready),                  \n\t\t.sink_valid         (data_out_s1_agent_rp_valid),                  \n\t\t.sink_data          (data_out_s1_agent_rp_data),                   \n\t\t.sink_startofpacket (data_out_s1_agent_rp_startofpacket),          \n\t\t.sink_endofpacket   (data_out_s1_agent_rp_endofpacket),            \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_010_src_ready),                        \n\t\t.src_valid          (router_010_src_valid),                        \n\t\t.src_data           (router_010_src_data),                         \n\t\t.src_channel        (router_010_src_channel),                      \n\t\t.src_startofpacket  (router_010_src_startofpacket),                \n\t\t.src_endofpacket    (router_010_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_011 (\n\t\t.sink_ready         (data_in_s1_agent_rp_ready),                   \n\t\t.sink_valid         (data_in_s1_agent_rp_valid),                   \n\t\t.sink_data          (data_in_s1_agent_rp_data),                    \n\t\t.sink_startofpacket (data_in_s1_agent_rp_startofpacket),           \n\t\t.sink_endofpacket   (data_in_s1_agent_rp_endofpacket),             \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_011_src_ready),                        \n\t\t.src_valid          (router_011_src_valid),                        \n\t\t.src_data           (router_011_src_data),                         \n\t\t.src_channel        (router_011_src_channel),                      \n\t\t.src_startofpacket  (router_011_src_startofpacket),                \n\t\t.src_endofpacket    (router_011_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_012 (\n\t\t.sink_ready         (play_btn_in_s1_agent_rp_ready),               \n\t\t.sink_valid         (play_btn_in_s1_agent_rp_valid),               \n\t\t.sink_data          (play_btn_in_s1_agent_rp_data),                \n\t\t.sink_startofpacket (play_btn_in_s1_agent_rp_startofpacket),       \n\t\t.sink_endofpacket   (play_btn_in_s1_agent_rp_endofpacket),         \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_012_src_ready),                        \n\t\t.src_valid          (router_012_src_valid),                        \n\t\t.src_data           (router_012_src_data),                         \n\t\t.src_channel        (router_012_src_channel),                      \n\t\t.src_startofpacket  (router_012_src_startofpacket),                \n\t\t.src_endofpacket    (router_012_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_013 (\n\t\t.sink_ready         (record_btn_in_s1_agent_rp_ready),             \n\t\t.sink_valid         (record_btn_in_s1_agent_rp_valid),             \n\t\t.sink_data          (record_btn_in_s1_agent_rp_data),              \n\t\t.sink_startofpacket (record_btn_in_s1_agent_rp_startofpacket),     \n\t\t.sink_endofpacket   (record_btn_in_s1_agent_rp_endofpacket),       \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_013_src_ready),                        \n\t\t.src_valid          (router_013_src_valid),                        \n\t\t.src_data           (router_013_src_data),                         \n\t\t.src_channel        (router_013_src_channel),                      \n\t\t.src_startofpacket  (router_013_src_startofpacket),                \n\t\t.src_endofpacket    (router_013_src_endofpacket)                   \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_BEGIN_BURST           (64),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_BURST_SIZE_H          (59),\n\t\t.PKT_BURST_SIZE_L          (57),\n\t\t.PKT_BURST_TYPE_H          (61),\n\t\t.PKT_BURST_TYPE_L          (60),\n\t\t.PKT_BURSTWRAP_H           (56),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (0),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (87),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.OUT_BYTE_CNT_H            (52),\n\t\t.OUT_BURSTWRAP_H           (56),\n\t\t.COMPRESSED_READ_SUPPORT   (0),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (7),\n\t\t.BURSTWRAP_CONST_VALUE     (7),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) sdram_s1_burst_adapter (\n\t\t.clk                   (pll_outclk0_clk),                              \n\t\t.reset                 (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.sink0_valid           (sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.sink0_data            (sdram_s1_cmd_width_adapter_src_data),          \n\t\t.sink0_channel         (sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.sink0_startofpacket   (sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket     (sdram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.sink0_ready           (sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.source0_valid         (sdram_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (sdram_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (sdram_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (sdram_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (sdram_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (sdram_s1_burst_adapter_source0_ready)          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_demux cmd_demux (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready          (router_src_ready),                               \n\t\t.sink_channel        (router_src_channel),                             \n\t\t.sink_data           (router_src_data),                                \n\t\t.sink_startofpacket  (router_src_startofpacket),                       \n\t\t.sink_endofpacket    (router_src_endofpacket),                         \n\t\t.sink_valid          (router_src_valid),                               \n\t\t.src0_ready          (cmd_demux_src0_ready),                           \n\t\t.src0_valid          (cmd_demux_src0_valid),                           \n\t\t.src0_data           (cmd_demux_src0_data),                            \n\t\t.src0_channel        (cmd_demux_src0_channel),                         \n\t\t.src0_startofpacket  (cmd_demux_src0_startofpacket),                   \n\t\t.src0_endofpacket    (cmd_demux_src0_endofpacket),                     \n\t\t.src1_ready          (cmd_demux_src1_ready),                           \n\t\t.src1_valid          (cmd_demux_src1_valid),                           \n\t\t.src1_data           (cmd_demux_src1_data),                            \n\t\t.src1_channel        (cmd_demux_src1_channel),                         \n\t\t.src1_startofpacket  (cmd_demux_src1_startofpacket),                   \n\t\t.src1_endofpacket    (cmd_demux_src1_endofpacket),                     \n\t\t.src2_ready          (cmd_demux_src2_ready),                           \n\t\t.src2_valid          (cmd_demux_src2_valid),                           \n\t\t.src2_data           (cmd_demux_src2_data),                            \n\t\t.src2_channel        (cmd_demux_src2_channel),                         \n\t\t.src2_startofpacket  (cmd_demux_src2_startofpacket),                   \n\t\t.src2_endofpacket    (cmd_demux_src2_endofpacket),                     \n\t\t.src3_ready          (cmd_demux_src3_ready),                           \n\t\t.src3_valid          (cmd_demux_src3_valid),                           \n\t\t.src3_data           (cmd_demux_src3_data),                            \n\t\t.src3_channel        (cmd_demux_src3_channel),                         \n\t\t.src3_startofpacket  (cmd_demux_src3_startofpacket),                   \n\t\t.src3_endofpacket    (cmd_demux_src3_endofpacket),                     \n\t\t.src4_ready          (cmd_demux_src4_ready),                           \n\t\t.src4_valid          (cmd_demux_src4_valid),                           \n\t\t.src4_data           (cmd_demux_src4_data),                            \n\t\t.src4_channel        (cmd_demux_src4_channel),                         \n\t\t.src4_startofpacket  (cmd_demux_src4_startofpacket),                   \n\t\t.src4_endofpacket    (cmd_demux_src4_endofpacket),                     \n\t\t.src5_ready          (cmd_demux_src5_ready),                           \n\t\t.src5_valid          (cmd_demux_src5_valid),                           \n\t\t.src5_data           (cmd_demux_src5_data),                            \n\t\t.src5_channel        (cmd_demux_src5_channel),                         \n\t\t.src5_startofpacket  (cmd_demux_src5_startofpacket),                   \n\t\t.src5_endofpacket    (cmd_demux_src5_endofpacket),                     \n\t\t.src6_ready          (cmd_demux_src6_ready),                           \n\t\t.src6_valid          (cmd_demux_src6_valid),                           \n\t\t.src6_data           (cmd_demux_src6_data),                            \n\t\t.src6_channel        (cmd_demux_src6_channel),                         \n\t\t.src6_startofpacket  (cmd_demux_src6_startofpacket),                   \n\t\t.src6_endofpacket    (cmd_demux_src6_endofpacket),                     \n\t\t.src7_ready          (cmd_demux_src7_ready),                           \n\t\t.src7_valid          (cmd_demux_src7_valid),                           \n\t\t.src7_data           (cmd_demux_src7_data),                            \n\t\t.src7_channel        (cmd_demux_src7_channel),                         \n\t\t.src7_startofpacket  (cmd_demux_src7_startofpacket),                   \n\t\t.src7_endofpacket    (cmd_demux_src7_endofpacket),                     \n\t\t.src8_ready          (cmd_demux_src8_ready),                           \n\t\t.src8_valid          (cmd_demux_src8_valid),                           \n\t\t.src8_data           (cmd_demux_src8_data),                            \n\t\t.src8_channel        (cmd_demux_src8_channel),                         \n\t\t.src8_startofpacket  (cmd_demux_src8_startofpacket),                   \n\t\t.src8_endofpacket    (cmd_demux_src8_endofpacket),                     \n\t\t.src9_ready          (cmd_demux_src9_ready),                           \n\t\t.src9_valid          (cmd_demux_src9_valid),                           \n\t\t.src9_data           (cmd_demux_src9_data),                            \n\t\t.src9_channel        (cmd_demux_src9_channel),                         \n\t\t.src9_startofpacket  (cmd_demux_src9_startofpacket),                   \n\t\t.src9_endofpacket    (cmd_demux_src9_endofpacket),                     \n\t\t.src10_ready         (cmd_demux_src10_ready),                          \n\t\t.src10_valid         (cmd_demux_src10_valid),                          \n\t\t.src10_data          (cmd_demux_src10_data),                           \n\t\t.src10_channel       (cmd_demux_src10_channel),                        \n\t\t.src10_startofpacket (cmd_demux_src10_startofpacket),                  \n\t\t.src10_endofpacket   (cmd_demux_src10_endofpacket),                    \n\t\t.src11_ready         (cmd_demux_src11_ready),                          \n\t\t.src11_valid         (cmd_demux_src11_valid),                          \n\t\t.src11_data          (cmd_demux_src11_data),                           \n\t\t.src11_channel       (cmd_demux_src11_channel),                        \n\t\t.src11_startofpacket (cmd_demux_src11_startofpacket),                  \n\t\t.src11_endofpacket   (cmd_demux_src11_endofpacket)                     \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_001_src_ready),                           \n\t\t.sink_channel       (router_001_src_channel),                         \n\t\t.sink_data          (router_001_src_data),                            \n\t\t.sink_startofpacket (router_001_src_startofpacket),                   \n\t\t.sink_endofpacket   (router_001_src_endofpacket),                     \n\t\t.sink_valid         (router_001_src_valid),                           \n\t\t.src0_ready         (cmd_demux_001_src0_ready),                       \n\t\t.src0_valid         (cmd_demux_001_src0_valid),                       \n\t\t.src0_data          (cmd_demux_001_src0_data),                        \n\t\t.src0_channel       (cmd_demux_001_src0_channel),                     \n\t\t.src0_startofpacket (cmd_demux_001_src0_startofpacket),               \n\t\t.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                 \n\t\t.src1_ready         (cmd_demux_001_src1_ready),                       \n\t\t.src1_valid         (cmd_demux_001_src1_valid),                       \n\t\t.src1_data          (cmd_demux_001_src1_data),                        \n\t\t.src1_channel       (cmd_demux_001_src1_channel),                     \n\t\t.src1_startofpacket (cmd_demux_001_src1_startofpacket),               \n\t\t.src1_endofpacket   (cmd_demux_001_src1_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_src_ready),                           \n\t\t.src_valid           (cmd_mux_src_valid),                           \n\t\t.src_data            (cmd_mux_src_data),                            \n\t\t.src_channel         (cmd_mux_src_channel),                         \n\t\t.src_startofpacket   (cmd_mux_src_startofpacket),                   \n\t\t.src_endofpacket     (cmd_mux_src_endofpacket),                     \n\t\t.sink0_ready         (cmd_demux_src0_ready),                        \n\t\t.sink0_valid         (cmd_demux_src0_valid),                        \n\t\t.sink0_channel       (cmd_demux_src0_channel),                      \n\t\t.sink0_data          (cmd_demux_src0_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src0_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src0_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_001_src_ready),                       \n\t\t.src_valid           (cmd_mux_001_src_valid),                       \n\t\t.src_data            (cmd_mux_001_src_data),                        \n\t\t.src_channel         (cmd_mux_001_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_001_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_001_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src1_ready),                        \n\t\t.sink0_valid         (cmd_demux_src1_valid),                        \n\t\t.sink0_channel       (cmd_demux_src1_channel),                      \n\t\t.sink0_data          (cmd_demux_src1_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src1_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src1_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002 cmd_mux_002 (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_002_src_ready),                          \n\t\t.src_valid           (cmd_mux_002_src_valid),                          \n\t\t.src_data            (cmd_mux_002_src_data),                           \n\t\t.src_channel         (cmd_mux_002_src_channel),                        \n\t\t.src_startofpacket   (cmd_mux_002_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_mux_002_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_demux_src2_ready),                           \n\t\t.sink0_valid         (cmd_demux_src2_valid),                           \n\t\t.sink0_channel       (cmd_demux_src2_channel),                         \n\t\t.sink0_data          (cmd_demux_src2_data),                            \n\t\t.sink0_startofpacket (cmd_demux_src2_startofpacket),                   \n\t\t.sink0_endofpacket   (cmd_demux_src2_endofpacket),                     \n\t\t.sink1_ready         (cmd_demux_001_src0_ready),                       \n\t\t.sink1_valid         (cmd_demux_001_src0_valid),                       \n\t\t.sink1_channel       (cmd_demux_001_src0_channel),                     \n\t\t.sink1_data          (cmd_demux_001_src0_data),                        \n\t\t.sink1_startofpacket (cmd_demux_001_src0_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002 cmd_mux_003 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_003_src_ready),                       \n\t\t.src_valid           (cmd_mux_003_src_valid),                       \n\t\t.src_data            (cmd_mux_003_src_data),                        \n\t\t.src_channel         (cmd_mux_003_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_003_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_003_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src3_ready),                        \n\t\t.sink0_valid         (cmd_demux_src3_valid),                        \n\t\t.sink0_channel       (cmd_demux_src3_channel),                      \n\t\t.sink0_data          (cmd_demux_src3_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src3_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src3_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src1_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src1_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src1_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src1_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src1_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_004 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_004_src_ready),                       \n\t\t.src_valid           (cmd_mux_004_src_valid),                       \n\t\t.src_data            (cmd_mux_004_src_data),                        \n\t\t.src_channel         (cmd_mux_004_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_004_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_004_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src4_ready),                        \n\t\t.sink0_valid         (cmd_demux_src4_valid),                        \n\t\t.sink0_channel       (cmd_demux_src4_channel),                      \n\t\t.sink0_data          (cmd_demux_src4_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src4_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src4_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_005 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_005_src_ready),                       \n\t\t.src_valid           (cmd_mux_005_src_valid),                       \n\t\t.src_data            (cmd_mux_005_src_data),                        \n\t\t.src_channel         (cmd_mux_005_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_005_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_005_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src5_ready),                        \n\t\t.sink0_valid         (cmd_demux_src5_valid),                        \n\t\t.sink0_channel       (cmd_demux_src5_channel),                      \n\t\t.sink0_data          (cmd_demux_src5_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src5_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src5_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_006 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_006_src_ready),                       \n\t\t.src_valid           (cmd_mux_006_src_valid),                       \n\t\t.src_data            (cmd_mux_006_src_data),                        \n\t\t.src_channel         (cmd_mux_006_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_006_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_006_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src6_ready),                        \n\t\t.sink0_valid         (cmd_demux_src6_valid),                        \n\t\t.sink0_channel       (cmd_demux_src6_channel),                      \n\t\t.sink0_data          (cmd_demux_src6_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src6_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src6_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_007 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_007_src_ready),                       \n\t\t.src_valid           (cmd_mux_007_src_valid),                       \n\t\t.src_data            (cmd_mux_007_src_data),                        \n\t\t.src_channel         (cmd_mux_007_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_007_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_007_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src7_ready),                        \n\t\t.sink0_valid         (cmd_demux_src7_valid),                        \n\t\t.sink0_channel       (cmd_demux_src7_channel),                      \n\t\t.sink0_data          (cmd_demux_src7_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src7_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src7_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_008 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_008_src_ready),                       \n\t\t.src_valid           (cmd_mux_008_src_valid),                       \n\t\t.src_data            (cmd_mux_008_src_data),                        \n\t\t.src_channel         (cmd_mux_008_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_008_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_008_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src8_ready),                        \n\t\t.sink0_valid         (cmd_demux_src8_valid),                        \n\t\t.sink0_channel       (cmd_demux_src8_channel),                      \n\t\t.sink0_data          (cmd_demux_src8_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src8_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src8_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_009 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_009_src_ready),                       \n\t\t.src_valid           (cmd_mux_009_src_valid),                       \n\t\t.src_data            (cmd_mux_009_src_data),                        \n\t\t.src_channel         (cmd_mux_009_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_009_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_009_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src9_ready),                        \n\t\t.sink0_valid         (cmd_demux_src9_valid),                        \n\t\t.sink0_channel       (cmd_demux_src9_channel),                      \n\t\t.sink0_data          (cmd_demux_src9_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src9_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src9_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_010 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_010_src_ready),                       \n\t\t.src_valid           (cmd_mux_010_src_valid),                       \n\t\t.src_data            (cmd_mux_010_src_data),                        \n\t\t.src_channel         (cmd_mux_010_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_010_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_010_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src10_ready),                       \n\t\t.sink0_valid         (cmd_demux_src10_valid),                       \n\t\t.sink0_channel       (cmd_demux_src10_channel),                     \n\t\t.sink0_data          (cmd_demux_src10_data),                        \n\t\t.sink0_startofpacket (cmd_demux_src10_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_demux_src10_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_011 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_011_src_ready),                       \n\t\t.src_valid           (cmd_mux_011_src_valid),                       \n\t\t.src_data            (cmd_mux_011_src_data),                        \n\t\t.src_channel         (cmd_mux_011_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_011_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_011_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src11_ready),                       \n\t\t.sink0_valid         (cmd_demux_src11_valid),                       \n\t\t.sink0_channel       (cmd_demux_src11_channel),                     \n\t\t.sink0_data          (cmd_demux_src11_data),                        \n\t\t.sink0_startofpacket (cmd_demux_src11_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_demux_src11_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_002_src_ready),                        \n\t\t.sink_channel       (router_002_src_channel),                      \n\t\t.sink_data          (router_002_src_data),                         \n\t\t.sink_startofpacket (router_002_src_startofpacket),                \n\t\t.sink_endofpacket   (router_002_src_endofpacket),                  \n\t\t.sink_valid         (router_002_src_valid),                        \n\t\t.src0_ready         (rsp_demux_src0_ready),                        \n\t\t.src0_valid         (rsp_demux_src0_valid),                        \n\t\t.src0_data          (rsp_demux_src0_data),                         \n\t\t.src0_channel       (rsp_demux_src0_channel),                      \n\t\t.src0_startofpacket (rsp_demux_src0_startofpacket),                \n\t\t.src0_endofpacket   (rsp_demux_src0_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_003_src_ready),                        \n\t\t.sink_channel       (router_003_src_channel),                      \n\t\t.sink_data          (router_003_src_data),                         \n\t\t.sink_startofpacket (router_003_src_startofpacket),                \n\t\t.sink_endofpacket   (router_003_src_endofpacket),                  \n\t\t.sink_valid         (router_003_src_valid),                        \n\t\t.src0_ready         (rsp_demux_001_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_001_src0_valid),                    \n\t\t.src0_data          (rsp_demux_001_src0_data),                     \n\t\t.src0_channel       (rsp_demux_001_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_001_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_001_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 rsp_demux_002 (\n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_004_src_ready),                           \n\t\t.sink_channel       (router_004_src_channel),                         \n\t\t.sink_data          (router_004_src_data),                            \n\t\t.sink_startofpacket (router_004_src_startofpacket),                   \n\t\t.sink_endofpacket   (router_004_src_endofpacket),                     \n\t\t.sink_valid         (router_004_src_valid),                           \n\t\t.src0_ready         (rsp_demux_002_src0_ready),                       \n\t\t.src0_valid         (rsp_demux_002_src0_valid),                       \n\t\t.src0_data          (rsp_demux_002_src0_data),                        \n\t\t.src0_channel       (rsp_demux_002_src0_channel),                     \n\t\t.src0_startofpacket (rsp_demux_002_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_demux_002_src1_ready),                       \n\t\t.src1_valid         (rsp_demux_002_src1_valid),                       \n\t\t.src1_data          (rsp_demux_002_src1_data),                        \n\t\t.src1_channel       (rsp_demux_002_src1_channel),                     \n\t\t.src1_startofpacket (rsp_demux_002_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_demux_002_src1_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 rsp_demux_003 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_005_src_ready),                        \n\t\t.sink_channel       (router_005_src_channel),                      \n\t\t.sink_data          (router_005_src_data),                         \n\t\t.sink_startofpacket (router_005_src_startofpacket),                \n\t\t.sink_endofpacket   (router_005_src_endofpacket),                  \n\t\t.sink_valid         (router_005_src_valid),                        \n\t\t.src0_ready         (rsp_demux_003_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_003_src0_valid),                    \n\t\t.src0_data          (rsp_demux_003_src0_data),                     \n\t\t.src0_channel       (rsp_demux_003_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_003_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_003_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_003_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_003_src1_valid),                    \n\t\t.src1_data          (rsp_demux_003_src1_data),                     \n\t\t.src1_channel       (rsp_demux_003_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_003_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_003_src1_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_004 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_006_src_ready),                        \n\t\t.sink_channel       (router_006_src_channel),                      \n\t\t.sink_data          (router_006_src_data),                         \n\t\t.sink_startofpacket (router_006_src_startofpacket),                \n\t\t.sink_endofpacket   (router_006_src_endofpacket),                  \n\t\t.sink_valid         (router_006_src_valid),                        \n\t\t.src0_ready         (rsp_demux_004_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_004_src0_valid),                    \n\t\t.src0_data          (rsp_demux_004_src0_data),                     \n\t\t.src0_channel       (rsp_demux_004_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_004_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_004_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_005 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_007_src_ready),                        \n\t\t.sink_channel       (router_007_src_channel),                      \n\t\t.sink_data          (router_007_src_data),                         \n\t\t.sink_startofpacket (router_007_src_startofpacket),                \n\t\t.sink_endofpacket   (router_007_src_endofpacket),                  \n\t\t.sink_valid         (router_007_src_valid),                        \n\t\t.src0_ready         (rsp_demux_005_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_005_src0_valid),                    \n\t\t.src0_data          (rsp_demux_005_src0_data),                     \n\t\t.src0_channel       (rsp_demux_005_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_005_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_005_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_006 (\n\t\t.clk                (pll_outclk0_clk),                              \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.sink_ready         (sdram_s1_rsp_width_adapter_src_ready),         \n\t\t.sink_channel       (sdram_s1_rsp_width_adapter_src_channel),       \n\t\t.sink_data          (sdram_s1_rsp_width_adapter_src_data),          \n\t\t.sink_startofpacket (sdram_s1_rsp_width_adapter_src_startofpacket), \n\t\t.sink_endofpacket   (sdram_s1_rsp_width_adapter_src_endofpacket),   \n\t\t.sink_valid         (sdram_s1_rsp_width_adapter_src_valid),         \n\t\t.src0_ready         (rsp_demux_006_src0_ready),                     \n\t\t.src0_valid         (rsp_demux_006_src0_valid),                     \n\t\t.src0_data          (rsp_demux_006_src0_data),                      \n\t\t.src0_channel       (rsp_demux_006_src0_channel),                   \n\t\t.src0_startofpacket (rsp_demux_006_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_demux_006_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_007 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_009_src_ready),                        \n\t\t.sink_channel       (router_009_src_channel),                      \n\t\t.sink_data          (router_009_src_data),                         \n\t\t.sink_startofpacket (router_009_src_startofpacket),                \n\t\t.sink_endofpacket   (router_009_src_endofpacket),                  \n\t\t.sink_valid         (router_009_src_valid),                        \n\t\t.src0_ready         (rsp_demux_007_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_007_src0_valid),                    \n\t\t.src0_data          (rsp_demux_007_src0_data),                     \n\t\t.src0_channel       (rsp_demux_007_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_007_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_007_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_008 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_010_src_ready),                        \n\t\t.sink_channel       (router_010_src_channel),                      \n\t\t.sink_data          (router_010_src_data),                         \n\t\t.sink_startofpacket (router_010_src_startofpacket),                \n\t\t.sink_endofpacket   (router_010_src_endofpacket),                  \n\t\t.sink_valid         (router_010_src_valid),                        \n\t\t.src0_ready         (rsp_demux_008_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_008_src0_valid),                    \n\t\t.src0_data          (rsp_demux_008_src0_data),                     \n\t\t.src0_channel       (rsp_demux_008_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_008_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_008_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_009 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_011_src_ready),                        \n\t\t.sink_channel       (router_011_src_channel),                      \n\t\t.sink_data          (router_011_src_data),                         \n\t\t.sink_startofpacket (router_011_src_startofpacket),                \n\t\t.sink_endofpacket   (router_011_src_endofpacket),                  \n\t\t.sink_valid         (router_011_src_valid),                        \n\t\t.src0_ready         (rsp_demux_009_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_009_src0_valid),                    \n\t\t.src0_data          (rsp_demux_009_src0_data),                     \n\t\t.src0_channel       (rsp_demux_009_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_009_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_009_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_010 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_012_src_ready),                        \n\t\t.sink_channel       (router_012_src_channel),                      \n\t\t.sink_data          (router_012_src_data),                         \n\t\t.sink_startofpacket (router_012_src_startofpacket),                \n\t\t.sink_endofpacket   (router_012_src_endofpacket),                  \n\t\t.sink_valid         (router_012_src_valid),                        \n\t\t.src0_ready         (rsp_demux_010_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_010_src0_valid),                    \n\t\t.src0_data          (rsp_demux_010_src0_data),                     \n\t\t.src0_channel       (rsp_demux_010_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_010_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_010_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_011 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_013_src_ready),                        \n\t\t.sink_channel       (router_013_src_channel),                      \n\t\t.sink_data          (router_013_src_data),                         \n\t\t.sink_startofpacket (router_013_src_startofpacket),                \n\t\t.sink_endofpacket   (router_013_src_endofpacket),                  \n\t\t.sink_valid         (router_013_src_valid),                        \n\t\t.src0_ready         (rsp_demux_011_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_011_src0_valid),                    \n\t\t.src0_data          (rsp_demux_011_src0_data),                     \n\t\t.src0_channel       (rsp_demux_011_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_011_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_011_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_mux rsp_mux (\n\t\t.clk                  (pll_outclk0_clk),                                \n\t\t.reset                (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready            (rsp_mux_src_ready),                              \n\t\t.src_valid            (rsp_mux_src_valid),                              \n\t\t.src_data             (rsp_mux_src_data),                               \n\t\t.src_channel          (rsp_mux_src_channel),                            \n\t\t.src_startofpacket    (rsp_mux_src_startofpacket),                      \n\t\t.src_endofpacket      (rsp_mux_src_endofpacket),                        \n\t\t.sink0_ready          (rsp_demux_src0_ready),                           \n\t\t.sink0_valid          (rsp_demux_src0_valid),                           \n\t\t.sink0_channel        (rsp_demux_src0_channel),                         \n\t\t.sink0_data           (rsp_demux_src0_data),                            \n\t\t.sink0_startofpacket  (rsp_demux_src0_startofpacket),                   \n\t\t.sink0_endofpacket    (rsp_demux_src0_endofpacket),                     \n\t\t.sink1_ready          (rsp_demux_001_src0_ready),                       \n\t\t.sink1_valid          (rsp_demux_001_src0_valid),                       \n\t\t.sink1_channel        (rsp_demux_001_src0_channel),                     \n\t\t.sink1_data           (rsp_demux_001_src0_data),                        \n\t\t.sink1_startofpacket  (rsp_demux_001_src0_startofpacket),               \n\t\t.sink1_endofpacket    (rsp_demux_001_src0_endofpacket),                 \n\t\t.sink2_ready          (rsp_demux_002_src0_ready),                       \n\t\t.sink2_valid          (rsp_demux_002_src0_valid),                       \n\t\t.sink2_channel        (rsp_demux_002_src0_channel),                     \n\t\t.sink2_data           (rsp_demux_002_src0_data),                        \n\t\t.sink2_startofpacket  (rsp_demux_002_src0_startofpacket),               \n\t\t.sink2_endofpacket    (rsp_demux_002_src0_endofpacket),                 \n\t\t.sink3_ready          (rsp_demux_003_src0_ready),                       \n\t\t.sink3_valid          (rsp_demux_003_src0_valid),                       \n\t\t.sink3_channel        (rsp_demux_003_src0_channel),                     \n\t\t.sink3_data           (rsp_demux_003_src0_data),                        \n\t\t.sink3_startofpacket  (rsp_demux_003_src0_startofpacket),               \n\t\t.sink3_endofpacket    (rsp_demux_003_src0_endofpacket),                 \n\t\t.sink4_ready          (rsp_demux_004_src0_ready),                       \n\t\t.sink4_valid          (rsp_demux_004_src0_valid),                       \n\t\t.sink4_channel        (rsp_demux_004_src0_channel),                     \n\t\t.sink4_data           (rsp_demux_004_src0_data),                        \n\t\t.sink4_startofpacket  (rsp_demux_004_src0_startofpacket),               \n\t\t.sink4_endofpacket    (rsp_demux_004_src0_endofpacket),                 \n\t\t.sink5_ready          (rsp_demux_005_src0_ready),                       \n\t\t.sink5_valid          (rsp_demux_005_src0_valid),                       \n\t\t.sink5_channel        (rsp_demux_005_src0_channel),                     \n\t\t.sink5_data           (rsp_demux_005_src0_data),                        \n\t\t.sink5_startofpacket  (rsp_demux_005_src0_startofpacket),               \n\t\t.sink5_endofpacket    (rsp_demux_005_src0_endofpacket),                 \n\t\t.sink6_ready          (rsp_demux_006_src0_ready),                       \n\t\t.sink6_valid          (rsp_demux_006_src0_valid),                       \n\t\t.sink6_channel        (rsp_demux_006_src0_channel),                     \n\t\t.sink6_data           (rsp_demux_006_src0_data),                        \n\t\t.sink6_startofpacket  (rsp_demux_006_src0_startofpacket),               \n\t\t.sink6_endofpacket    (rsp_demux_006_src0_endofpacket),                 \n\t\t.sink7_ready          (rsp_demux_007_src0_ready),                       \n\t\t.sink7_valid          (rsp_demux_007_src0_valid),                       \n\t\t.sink7_channel        (rsp_demux_007_src0_channel),                     \n\t\t.sink7_data           (rsp_demux_007_src0_data),                        \n\t\t.sink7_startofpacket  (rsp_demux_007_src0_startofpacket),               \n\t\t.sink7_endofpacket    (rsp_demux_007_src0_endofpacket),                 \n\t\t.sink8_ready          (rsp_demux_008_src0_ready),                       \n\t\t.sink8_valid          (rsp_demux_008_src0_valid),                       \n\t\t.sink8_channel        (rsp_demux_008_src0_channel),                     \n\t\t.sink8_data           (rsp_demux_008_src0_data),                        \n\t\t.sink8_startofpacket  (rsp_demux_008_src0_startofpacket),               \n\t\t.sink8_endofpacket    (rsp_demux_008_src0_endofpacket),                 \n\t\t.sink9_ready          (rsp_demux_009_src0_ready),                       \n\t\t.sink9_valid          (rsp_demux_009_src0_valid),                       \n\t\t.sink9_channel        (rsp_demux_009_src0_channel),                     \n\t\t.sink9_data           (rsp_demux_009_src0_data),                        \n\t\t.sink9_startofpacket  (rsp_demux_009_src0_startofpacket),               \n\t\t.sink9_endofpacket    (rsp_demux_009_src0_endofpacket),                 \n\t\t.sink10_ready         (rsp_demux_010_src0_ready),                       \n\t\t.sink10_valid         (rsp_demux_010_src0_valid),                       \n\t\t.sink10_channel       (rsp_demux_010_src0_channel),                     \n\t\t.sink10_data          (rsp_demux_010_src0_data),                        \n\t\t.sink10_startofpacket (rsp_demux_010_src0_startofpacket),               \n\t\t.sink10_endofpacket   (rsp_demux_010_src0_endofpacket),                 \n\t\t.sink11_ready         (rsp_demux_011_src0_ready),                       \n\t\t.sink11_valid         (rsp_demux_011_src0_valid),                       \n\t\t.sink11_channel       (rsp_demux_011_src0_channel),                     \n\t\t.sink11_data          (rsp_demux_011_src0_data),                        \n\t\t.sink11_startofpacket (rsp_demux_011_src0_startofpacket),               \n\t\t.sink11_endofpacket   (rsp_demux_011_src0_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_001_src_ready),                          \n\t\t.src_valid           (rsp_mux_001_src_valid),                          \n\t\t.src_data            (rsp_mux_001_src_data),                           \n\t\t.src_channel         (rsp_mux_001_src_channel),                        \n\t\t.src_startofpacket   (rsp_mux_001_src_startofpacket),                  \n\t\t.src_endofpacket     (rsp_mux_001_src_endofpacket),                    \n\t\t.sink0_ready         (rsp_demux_002_src1_ready),                       \n\t\t.sink0_valid         (rsp_demux_002_src1_valid),                       \n\t\t.sink0_channel       (rsp_demux_002_src1_channel),                     \n\t\t.sink0_data          (rsp_demux_002_src1_data),                        \n\t\t.sink0_startofpacket (rsp_demux_002_src1_startofpacket),               \n\t\t.sink0_endofpacket   (rsp_demux_002_src1_endofpacket),                 \n\t\t.sink1_ready         (rsp_demux_003_src1_ready),                       \n\t\t.sink1_valid         (rsp_demux_003_src1_valid),                       \n\t\t.sink1_channel       (rsp_demux_003_src1_channel),                     \n\t\t.sink1_data          (rsp_demux_003_src1_data),                        \n\t\t.sink1_startofpacket (rsp_demux_003_src1_startofpacket),               \n\t\t.sink1_endofpacket   (rsp_demux_003_src1_endofpacket)                  \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (44),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (53),\n\t\t.IN_PKT_BYTE_CNT_L             (51),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (45),\n\t\t.IN_PKT_TRANS_WRITE            (47),\n\t\t.IN_PKT_BURSTWRAP_H            (56),\n\t\t.IN_PKT_BURSTWRAP_L            (54),\n\t\t.IN_PKT_BURST_SIZE_H           (59),\n\t\t.IN_PKT_BURST_SIZE_L           (57),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (83),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (82),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (50),\n\t\t.IN_PKT_BURST_TYPE_H           (61),\n\t\t.IN_PKT_BURST_TYPE_L           (60),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (84),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (86),\n\t\t.IN_ST_DATA_W                  (87),\n\t\t.OUT_PKT_ADDR_H                (62),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (71),\n\t\t.OUT_PKT_BYTE_CNT_L            (69),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (63),\n\t\t.OUT_PKT_BURST_SIZE_H          (77),\n\t\t.OUT_PKT_BURST_SIZE_L          (75),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (101),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (100),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (68),\n\t\t.OUT_PKT_BURST_TYPE_H          (79),\n\t\t.OUT_PKT_BURST_TYPE_L          (78),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (102),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (104),\n\t\t.OUT_ST_DATA_W                 (105),\n\t\t.ST_CHANNEL_W                  (12),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (1),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (0)\n\t) sdram_s1_rsp_width_adapter (\n\t\t.clk                  (pll_outclk0_clk),                              \n\t\t.reset                (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.in_valid             (router_008_src_valid),                         \n\t\t.in_channel           (router_008_src_channel),                       \n\t\t.in_startofpacket     (router_008_src_startofpacket),                 \n\t\t.in_endofpacket       (router_008_src_endofpacket),                   \n\t\t.in_ready             (router_008_src_ready),                         \n\t\t.in_data              (router_008_src_data),                          \n\t\t.out_endofpacket      (sdram_s1_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (sdram_s1_rsp_width_adapter_src_data),          \n\t\t.out_channel          (sdram_s1_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (sdram_s1_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (sdram_s1_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (sdram_s1_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                        \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (62),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (71),\n\t\t.IN_PKT_BYTE_CNT_L             (69),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (63),\n\t\t.IN_PKT_TRANS_WRITE            (65),\n\t\t.IN_PKT_BURSTWRAP_H            (74),\n\t\t.IN_PKT_BURSTWRAP_L            (72),\n\t\t.IN_PKT_BURST_SIZE_H           (77),\n\t\t.IN_PKT_BURST_SIZE_L           (75),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (101),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (100),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (68),\n\t\t.IN_PKT_BURST_TYPE_H           (79),\n\t\t.IN_PKT_BURST_TYPE_L           (78),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (102),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (104),\n\t\t.IN_ST_DATA_W                  (105),\n\t\t.OUT_PKT_ADDR_H                (44),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (53),\n\t\t.OUT_PKT_BYTE_CNT_L            (51),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (45),\n\t\t.OUT_PKT_BURST_SIZE_H          (59),\n\t\t.OUT_PKT_BURST_SIZE_L          (57),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (83),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (82),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (50),\n\t\t.OUT_PKT_BURST_TYPE_H          (61),\n\t\t.OUT_PKT_BURST_TYPE_L          (60),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (84),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (86),\n\t\t.OUT_ST_DATA_W                 (87),\n\t\t.ST_CHANNEL_W                  (12),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (1),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (0)\n\t) sdram_s1_cmd_width_adapter (\n\t\t.clk                  (pll_outclk0_clk),                              \n\t\t.reset                (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.in_valid             (cmd_mux_006_src_valid),                        \n\t\t.in_channel           (cmd_mux_006_src_channel),                      \n\t\t.in_startofpacket     (cmd_mux_006_src_startofpacket),                \n\t\t.in_endofpacket       (cmd_mux_006_src_endofpacket),                  \n\t\t.in_ready             (cmd_mux_006_src_ready),                        \n\t\t.in_data              (cmd_mux_006_src_data),                         \n\t\t.out_endofpacket      (sdram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (sdram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                        \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                                        \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset),            \n\t\t.in_0_data      (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),  \n\t\t.in_0_valid     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid), \n\t\t.in_0_ready     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready), \n\t\t.out_0_data     (avalon_st_adapter_out_0_data),                           \n\t\t.out_0_valid    (avalon_st_adapter_out_0_valid),                          \n\t\t.out_0_ready    (avalon_st_adapter_out_0_ready),                          \n\t\t.out_0_error    (avalon_st_adapter_out_0_error)                           \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_001 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                                     \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset),         \n\t\t.in_0_data      (sysid_qsys_control_slave_agent_rdata_fifo_src_data),  \n\t\t.in_0_valid     (sysid_qsys_control_slave_agent_rdata_fifo_src_valid), \n\t\t.in_0_ready     (sysid_qsys_control_slave_agent_rdata_fifo_src_ready), \n\t\t.out_0_data     (avalon_st_adapter_001_out_0_data),                    \n\t\t.out_0_valid    (avalon_st_adapter_001_out_0_valid),                   \n\t\t.out_0_ready    (avalon_st_adapter_001_out_0_ready),                   \n\t\t.out_0_error    (avalon_st_adapter_001_out_0_error)                    \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_002 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                                         \n\t\t.in_rst_0_reset (nios2_qsys_reset_n_reset_bridge_in_reset_reset),          \n\t\t.in_0_data      (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_data),  \n\t\t.in_0_valid     (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_valid), \n\t\t.in_0_ready     (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_ready), \n\t\t.out_0_data     (avalon_st_adapter_002_out_0_data),                        \n\t\t.out_0_valid    (avalon_st_adapter_002_out_0_valid),                       \n\t\t.out_0_ready    (avalon_st_adapter_002_out_0_ready),                       \n\t\t.out_0_error    (avalon_st_adapter_002_out_0_error)                        \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_003 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                              \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.in_0_data      (onchip_memory2_s1_agent_rdata_fifo_src_data),  \n\t\t.in_0_valid     (onchip_memory2_s1_agent_rdata_fifo_src_valid), \n\t\t.in_0_ready     (onchip_memory2_s1_agent_rdata_fifo_src_ready), \n\t\t.out_0_data     (avalon_st_adapter_003_out_0_data),             \n\t\t.out_0_valid    (avalon_st_adapter_003_out_0_valid),            \n\t\t.out_0_ready    (avalon_st_adapter_003_out_0_ready),            \n\t\t.out_0_error    (avalon_st_adapter_003_out_0_error)             \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_004 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (timer_s1_agent_rdata_fifo_src_data),          \n\t\t.in_0_valid     (timer_s1_agent_rdata_fifo_src_valid),         \n\t\t.in_0_ready     (timer_s1_agent_rdata_fifo_src_ready),         \n\t\t.out_0_data     (avalon_st_adapter_004_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_004_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_004_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_004_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_005 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (key_s1_agent_rdata_fifo_src_data),            \n\t\t.in_0_valid     (key_s1_agent_rdata_fifo_src_valid),           \n\t\t.in_0_ready     (key_s1_agent_rdata_fifo_src_ready),           \n\t\t.out_0_data     (avalon_st_adapter_005_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_005_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_005_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_005_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006 #(\n\t\t.inBitsPerSymbol (18),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (18),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (18),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_006 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (sdram_s1_agent_rdata_fifo_out_data),          \n\t\t.in_0_valid     (sdram_s1_agent_rdata_fifo_out_valid),         \n\t\t.in_0_ready     (sdram_s1_agent_rdata_fifo_out_ready),         \n\t\t.out_0_data     (avalon_st_adapter_006_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_006_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_006_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_006_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_007 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (sync_in_s1_agent_rdata_fifo_src_data),        \n\t\t.in_0_valid     (sync_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.in_0_ready     (sync_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.out_0_data     (avalon_st_adapter_007_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_007_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_007_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_007_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_008 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (data_out_s1_agent_rdata_fifo_src_data),       \n\t\t.in_0_valid     (data_out_s1_agent_rdata_fifo_src_valid),      \n\t\t.in_0_ready     (data_out_s1_agent_rdata_fifo_src_ready),      \n\t\t.out_0_data     (avalon_st_adapter_008_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_008_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_008_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_008_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_009 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (data_in_s1_agent_rdata_fifo_src_data),        \n\t\t.in_0_valid     (data_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.in_0_ready     (data_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.out_0_data     (avalon_st_adapter_009_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_009_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_009_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_009_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_010 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (play_btn_in_s1_agent_rdata_fifo_src_data),    \n\t\t.in_0_valid     (play_btn_in_s1_agent_rdata_fifo_src_valid),   \n\t\t.in_0_ready     (play_btn_in_s1_agent_rdata_fifo_src_ready),   \n\t\t.out_0_data     (avalon_st_adapter_010_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_010_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_010_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_010_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_011 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (record_btn_in_s1_agent_rdata_fifo_src_data),  \n\t\t.in_0_valid     (record_btn_in_s1_agent_rdata_fifo_src_valid), \n\t\t.in_0_ready     (record_btn_in_s1_agent_rdata_fifo_src_ready), \n\t\t.out_0_data     (avalon_st_adapter_011_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_011_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_011_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_011_out_0_error)            \n\t);\n\nendmodule\n```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: DE1_SoC_QSYS_mm_interconnect_0. Module specification: This module serves as an interconnect component for a System-on-Chip (SoC) design, likely implemented on a DE1-SoC FPGA board. It manages communication between various system components, including the NIOS II processor, memory interfaces (SDRAM, on-chip memory), and peripheral devices (JTAG UART, timer, buttons, etc.). The module has numerous input and output ports, including clock and reset signals, address, control, and data signals for the NIOS II processor's data and instruction masters, and various slave components. It utilizes internal signals for Avalon interfaces, response multiplexers, and agent communications. The module is structured with several key sections, including master and slave agents, routers, demultiplexers, multiplexers, and width adapters"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: DE1_SoC_QSYS_mm_interconnect_0\n\nExplanation: This module appears to be an interconnect component for a System-on-Chip (SoC) design, likely implemented on a DE1-SoC FPGA board. It manages communication between various components of the system, such as the NIOS II processor, memory interfaces (SDRAM, on-chip memory), and peripheral devices (JTAG UART, timer, buttons, etc.). The module includes logic for address decoding, data width adaptation, and arbitration between multiple masters and slaves in the system. It utilizes Avalon interfaces for communication and implements features like burst adapters, command/response demultiplexers, and width adapters to ensure proper data transfer between components with different interface specifications."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nBased on the given Verilog code, here are the input and output ports of the DE1_SoC_QSYS_mm_interconnect_0 module:\n\nInput ports:\n- pll_outclk0_clk\n- jtag_uart_reset_reset_bridge_in_reset_reset\n- nios2_qsys_reset_n_reset_bridge_in_reset_reset\n- nios2_qsys_data_master_address\n- nios2_qsys_data_master_byteenable\n- nios2_qsys_data_master_read\n- nios2_qsys_data_master_write\n- nios2_qsys_data_master_writedata\n- nios2_qsys_data_master_debugaccess\n- nios2_qsys_instruction_master_address\n- nios2_qsys_instruction_master_read\n\nExplanation: These input ports include clock and reset signals, as well as address, control, and data signals from the NIOS II processor's data and instruction masters.\n\nOutput ports:\n- nios2_qsys_data_master_waitrequest\n- nios2_qsys_data_master_readdata\n- nios2_qsys_instruction_master_waitrequest\n- nios2_qsys_instruction_master_readdata\n- jtag_uart_avalon_jtag_slave_address\n- jtag_uart_avalon_jtag_slave_write\n- jtag_uart_avalon_jtag_slave_read\n- jtag_uart_avalon_jtag_slave_writedata\n- jtag_uart_avalon_jtag_slave_chipselect\n- sysid_qsys_control_slave_address\n- nios2_qsys_jtag_debug_module_address\n- nios2_qsys_jtag_debug_module_write\n- nios2_qsys_jtag_debug_module_read\n- nios2_qsys_jtag_debug_module_writedata\n- nios2_qsys_jtag_debug_module_byteenable\n- nios2_qsys_jtag_debug_module_debugaccess\n- onchip_memory2_s1_address\n- onchip_memory2_s1_write\n- onchip_memory2_s1_writedata\n- onchip_memory2_s1_byteenable\n- onchip_memory2_s1_chipselect\n- onchip_memory2_s1_clken\n- timer_s1_address\n- timer_s1_write\n- timer_s1_writedata\n- timer_s1_chipselect\n- key_s1_address\n- key_s1_write\n- key_s1_writedata\n- key_s1_chipselect\n- sdram_s1_address\n- sdram_s1_write\n- sdram_s1_read\n- sdram_s1_writedata\n- sdram_s1_byteenable\n- sdram_s1_chipselect\n- sync_in_s1_address\n- sync_in_s1_write\n- sync_in_s1_writedata\n- sync_in_s1_chipselect\n- data_out_s1_address\n- data_out_s1_write\n- data_out_s1_writedata\n- data_out_s1_chipselect\n- data_in_s1_address\n- PLAY_BTN_IN_s1_address\n- PLAY_BTN_IN_s1_write\n- PLAY_BTN_IN_s1_writedata\n- PLAY_BTN_IN_s1_chipselect\n- RECORD_BTN_IN_s1_address\n- RECORD_BTN_IN_s1_write\n- RECORD_BTN_IN_s1_writedata\n- RECORD_BTN_IN_s1_chipselect\n\nExplanation: These output ports include control and data signals for various slave components in the system, such as JTAG UART, system ID, on-chip memory, timer, buttons, SDRAM, and other peripherals. They provide address, read/write control, data, and chip select signals to interface with these components."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code, here are the internal signals and their explanations:\n\nInternal signals: nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest, nios2_qsys_data_master_translator_avalon_universal_master_0_readdata, nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess, nios2_qsys_data_master_translator_avalon_universal_master_0_address, nios2_qsys_data_master_translator_avalon_universal_master_0_read, nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable, nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid, nios2_qsys_data_master_translator_avalon_universal_master_0_lock, nios2_qsys_data_master_translator_avalon_universal_master_0_write, nios2_qsys_data_master_translator_avalon_universal_master_0_writedata, nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount.\n\nExplanation: These signals are part of the Avalon-MM interface for the NIOS II processor's data master. They handle data transfer, addressing, and control between the processor and other components in the system.\n\nInternal signals: rsp_mux_src_valid, rsp_mux_src_data, rsp_mux_src_ready, rsp_mux_src_channel, rsp_mux_src_startofpacket, rsp_mux_src_endofpacket.\n\nExplanation: These signals are part of the response multiplexer, which combines responses from multiple slaves and sends them back to the master.\n\nInternal signals: nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest, nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata, nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess, nios2_qsys_instruction_master_translator_avalon_universal_master_0_address, nios2_qsys_instruction_master_translator_avalon_universal_master_0_read, nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable, nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid, nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock, nios2_qsys_instruction_master_translator_avalon_universal_master_0_write, nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata, nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount.\n\nExplanation: Similar to the data master signals, these handle the instruction fetch interface for the NIOS II processor.\n\nInternal signals: rsp_mux_001_src_valid, rsp_mux_001_src_data, rsp_mux_001_src_ready, rsp_mux_001_src_channel, rsp_mux_001_src_startofpacket, rsp_mux_001_src_endofpacket.\n\nExplanation: These signals are part of another response multiplexer, likely for the instruction master.\n\nInternal signals: jtag_uart_avalon_jtag_slave_agent_m0_readdata, jtag_uart_avalon_jtag_slave_agent_m0_waitrequest, jtag_uart_avalon_jtag_slave_agent_m0_debugaccess, jtag_uart_avalon_jtag_slave_agent_m0_address, jtag_uart_avalon_jtag_slave_agent_m0_byteenable, jtag_uart_avalon_jtag_slave_agent_m0_read, jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid, jtag_uart_avalon_jtag_slave_agent_m0_lock, jtag_uart_avalon_jtag_slave_agent_m0_writedata, jtag_uart_avalon_jtag_slave_agent_m0_write, jtag_uart_avalon_jtag_slave_agent_m0_burstcount.\n\nExplanation: These signals are part of the JTAG UART slave interface, handling communication between the interconnect and the JTAG UART component.\n\nThe module contains many more similar internal signals for other components like SDRAM, on-chip memory, timer, and various input/output peripherals, following the same pattern of interface signals for each component."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule DE1_SoC_QSYS_mm_interconnect_0 (\n\t\tinput  wire        pll_outclk0_clk,                                \n\t\tinput  wire        jtag_uart_reset_reset_bridge_in_reset_reset,    \n\t\tinput  wire        nios2_qsys_reset_n_reset_bridge_in_reset_reset, \n\t\tinput  wire [26:0] nios2_qsys_data_master_address,                 \n\t\toutput wire        nios2_qsys_data_master_waitrequest,             \n\t\tinput  wire [3:0]  nios2_qsys_data_master_byteenable,              \n\t\tinput  wire        nios2_qsys_data_master_read,                    \n\t\toutput wire [31:0] nios2_qsys_data_master_readdata,                \n\t\tinput  wire        nios2_qsys_data_master_write,                   \n\t\tinput  wire [31:0] nios2_qsys_data_master_writedata,               \n\t\tinput  wire        nios2_qsys_data_master_debugaccess,             \n\t\tinput  wire [26:0] nios2_qsys_instruction_master_address,          \n\t\toutput wire        nios2_qsys_instruction_master_waitrequest,      \n\t\tinput  wire        nios2_qsys_instruction_master_read,             \n\t\toutput wire [31:0] nios2_qsys_instruction_master_readdata,         \n\t\toutput wire [1:0]  data_in_s1_address,                             \n\t\tinput  wire [31:0] data_in_s1_readdata,                            \n\t\toutput wire [1:0]  data_out_s1_address,                            \n\t\toutput wire        data_out_s1_write,                              \n\t\tinput  wire [31:0] data_out_s1_readdata,                           \n\t\toutput wire [31:0] data_out_s1_writedata,                          \n\t\toutput wire        data_out_s1_chipselect,                         \n\t\toutput wire [0:0]  jtag_uart_avalon_jtag_slave_address,            \n\t\toutput wire        jtag_uart_avalon_jtag_slave_write,              \n\t\toutput wire        jtag_uart_avalon_jtag_slave_read,               \n\t\tinput  wire [31:0] jtag_uart_avalon_jtag_slave_readdata,           \n\t\toutput wire [31:0] jtag_uart_avalon_jtag_slave_writedata,          \n\t\tinput  wire        jtag_uart_avalon_jtag_slave_waitrequest,        \n\t\toutput wire        jtag_uart_avalon_jtag_slave_chipselect,         \n\t\toutput wire [1:0]  key_s1_address,                                 \n\t\toutput wire        key_s1_write,                                   \n\t\tinput  wire [31:0] key_s1_readdata,                                \n\t\toutput wire [31:0] key_s1_writedata,                               \n\t\toutput wire        key_s1_chipselect,                              \n\t\toutput wire [8:0]  nios2_qsys_jtag_debug_module_address,           \n\t\toutput wire        nios2_qsys_jtag_debug_module_write,             \n\t\toutput wire        nios2_qsys_jtag_debug_module_read,              \n\t\tinput  wire [31:0] nios2_qsys_jtag_debug_module_readdata,          \n\t\toutput wire [31:0] nios2_qsys_jtag_debug_module_writedata,         \n\t\toutput wire [3:0]  nios2_qsys_jtag_debug_module_byteenable,        \n\t\tinput  wire        nios2_qsys_jtag_debug_module_waitrequest,       \n\t\toutput wire        nios2_qsys_jtag_debug_module_debugaccess,       \n\t\toutput wire [14:0] onchip_memory2_s1_address,                      \n\t\toutput wire        onchip_memory2_s1_write,                        \n\t\tinput  wire [31:0] onchip_memory2_s1_readdata,                     \n\t\toutput wire [31:0] onchip_memory2_s1_writedata,                    \n\t\toutput wire [3:0]  onchip_memory2_s1_byteenable,                   \n\t\toutput wire        onchip_memory2_s1_chipselect,                   \n\t\toutput wire        onchip_memory2_s1_clken,                        \n\t\toutput wire [1:0]  PLAY_BTN_IN_s1_address,                         \n\t\toutput wire        PLAY_BTN_IN_s1_write,                           \n\t\tinput  wire [31:0] PLAY_BTN_IN_s1_readdata,                        \n\t\toutput wire [31:0] PLAY_BTN_IN_s1_writedata,                       \n\t\toutput wire        PLAY_BTN_IN_s1_chipselect,                      \n\t\toutput wire [1:0]  RECORD_BTN_IN_s1_address,                       \n\t\toutput wire        RECORD_BTN_IN_s1_write,                         \n\t\tinput  wire [31:0] RECORD_BTN_IN_s1_readdata,                      \n\t\toutput wire [31:0] RECORD_BTN_IN_s1_writedata,                     \n\t\toutput wire        RECORD_BTN_IN_s1_chipselect,                    \n\t\toutput wire [24:0] sdram_s1_address,                               \n\t\toutput wire        sdram_s1_write,                                 \n\t\toutput wire        sdram_s1_read,                                  \n\t\tinput  wire [15:0] sdram_s1_readdata,                              \n\t\toutput wire [15:0] sdram_s1_writedata,                             \n\t\toutput wire [1:0]  sdram_s1_byteenable,                            \n\t\tinput  wire        sdram_s1_readdatavalid,                         \n\t\tinput  wire        sdram_s1_waitrequest,                           \n\t\toutput wire        sdram_s1_chipselect,                            \n\t\toutput wire [1:0]  sync_in_s1_address,                             \n\t\toutput wire        sync_in_s1_write,                               \n\t\tinput  wire [31:0] sync_in_s1_readdata,                            \n\t\toutput wire [31:0] sync_in_s1_writedata,                           \n\t\toutput wire        sync_in_s1_chipselect,                          \n\t\toutput wire [0:0]  sysid_qsys_control_slave_address,               \n\t\tinput  wire [31:0] sysid_qsys_control_slave_readdata,              \n\t\toutput wire [2:0]  timer_s1_address,                               \n\t\toutput wire        timer_s1_write,                                 \n\t\tinput  wire [15:0] timer_s1_readdata,                              \n\t\toutput wire [15:0] timer_s1_writedata,                             \n\t\toutput wire        timer_s1_chipselect                             \n\t);\n\n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest;          \n\twire   [31:0] nios2_qsys_data_master_translator_avalon_universal_master_0_readdata;             \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess;          \n\twire   [26:0] nios2_qsys_data_master_translator_avalon_universal_master_0_address;              \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_read;                 \n\twire    [3:0] nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable;           \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid;        \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_lock;                 \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_write;                \n\twire   [31:0] nios2_qsys_data_master_translator_avalon_universal_master_0_writedata;            \n\twire    [2:0] nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount;           \n\twire          rsp_mux_src_valid;                                                                \n\twire  [104:0] rsp_mux_src_data;                                                                 \n\twire          rsp_mux_src_ready;                                                                \n\twire   [11:0] rsp_mux_src_channel;                                                              \n\twire          rsp_mux_src_startofpacket;                                                        \n\twire          rsp_mux_src_endofpacket;                                                          \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest;   \n\twire   [31:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata;      \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess;   \n\twire   [26:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_address;       \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_read;          \n\twire    [3:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable;    \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid; \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock;          \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_write;         \n\twire   [31:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata;     \n\twire    [2:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount;    \n\twire          rsp_mux_001_src_valid;                                                            \n\twire  [104:0] rsp_mux_001_src_data;                                                             \n\twire          rsp_mux_001_src_ready;                                                            \n\twire   [11:0] rsp_mux_001_src_channel;                                                          \n\twire          rsp_mux_001_src_startofpacket;                                                    \n\twire          rsp_mux_001_src_endofpacket;                                                      \n\twire   [31:0] jtag_uart_avalon_jtag_slave_agent_m0_readdata;                                    \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_waitrequest;                                 \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_debugaccess;                                 \n\twire   [26:0] jtag_uart_avalon_jtag_slave_agent_m0_address;                                     \n\twire    [3:0] jtag_uart_avalon_jtag_slave_agent_m0_byteenable;                                  \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_read;                                        \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid;                               \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_lock;                                        \n\twire   [31:0] jtag_uart_avalon_jtag_slave_agent_m0_writedata;                                   \n\twire          jtag_uart_avalon_jtag_slave_agent_m0_write;                                       \n\twire    [2:0] jtag_uart_avalon_jtag_slave_agent_m0_burstcount;                                  \n\twire          jtag_uart_avalon_jtag_slave_agent_rf_source_valid;                                \n\twire  [105:0] jtag_uart_avalon_jtag_slave_agent_rf_source_data;                                 \n\twire          jtag_uart_avalon_jtag_slave_agent_rf_source_ready;                                \n\twire          jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket;                        \n\twire          jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket;                          \n\twire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid;                             \n\twire  [105:0] jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data;                              \n\twire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready;                             \n\twire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;                     \n\twire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;                       \n\twire          cmd_mux_src_valid;                                                                \n\twire  [104:0] cmd_mux_src_data;                                                                 \n\twire          cmd_mux_src_ready;                                                                \n\twire   [11:0] cmd_mux_src_channel;                                                              \n\twire          cmd_mux_src_startofpacket;                                                        \n\twire          cmd_mux_src_endofpacket;                                                          \n\twire   [31:0] sysid_qsys_control_slave_agent_m0_readdata;                                       \n\twire          sysid_qsys_control_slave_agent_m0_waitrequest;                                    \n\twire          sysid_qsys_control_slave_agent_m0_debugaccess;                                    \n\twire   [26:0] sysid_qsys_control_slave_agent_m0_address;                                        \n\twire    [3:0] sysid_qsys_control_slave_agent_m0_byteenable;                                     \n\twire          sysid_qsys_control_slave_agent_m0_read;                                           \n\twire          sysid_qsys_control_slave_agent_m0_readdatavalid;                                  \n\twire          sysid_qsys_control_slave_agent_m0_lock;                                           \n\twire   [31:0] sysid_qsys_control_slave_agent_m0_writedata;                                      \n\twire          sysid_qsys_control_slave_agent_m0_write;                                          \n\twire    [2:0] sysid_qsys_control_slave_agent_m0_burstcount;                                     \n\twire          sysid_qsys_control_slave_agent_rf_source_valid;                                   \n\twire  [105:0] sysid_qsys_control_slave_agent_rf_source_data;                                    \n\twire          sysid_qsys_control_slave_agent_rf_source_ready;                                   \n\twire          sysid_qsys_control_slave_agent_rf_source_startofpacket;                           \n\twire          sysid_qsys_control_slave_agent_rf_source_endofpacket;                             \n\twire          sysid_qsys_control_slave_agent_rsp_fifo_out_valid;                                \n\twire  [105:0] sysid_qsys_control_slave_agent_rsp_fifo_out_data;                                 \n\twire          sysid_qsys_control_slave_agent_rsp_fifo_out_ready;                                \n\twire          sysid_qsys_control_slave_agent_rsp_fifo_out_startofpacket;                        \n\twire          sysid_qsys_control_slave_agent_rsp_fifo_out_endofpacket;                          \n\twire          cmd_mux_001_src_valid;                                                            \n\twire  [104:0] cmd_mux_001_src_data;                                                             \n\twire          cmd_mux_001_src_ready;                                                            \n\twire   [11:0] cmd_mux_001_src_channel;                                                          \n\twire          cmd_mux_001_src_startofpacket;                                                    \n\twire          cmd_mux_001_src_endofpacket;                                                      \n\twire   [31:0] nios2_qsys_jtag_debug_module_agent_m0_readdata;                                   \n\twire          nios2_qsys_jtag_debug_module_agent_m0_waitrequest;                                \n\twire          nios2_qsys_jtag_debug_module_agent_m0_debugaccess;                                \n\twire   [26:0] nios2_qsys_jtag_debug_module_agent_m0_address;                                    \n\twire    [3:0] nios2_qsys_jtag_debug_module_agent_m0_byteenable;                                 \n\twire          nios2_qsys_jtag_debug_module_agent_m0_read;                                       \n\twire          nios2_qsys_jtag_debug_module_agent_m0_readdatavalid;                              \n\twire          nios2_qsys_jtag_debug_module_agent_m0_lock;                                       \n\twire   [31:0] nios2_qsys_jtag_debug_module_agent_m0_writedata;                                  \n\twire          nios2_qsys_jtag_debug_module_agent_m0_write;                                      \n\twire    [2:0] nios2_qsys_jtag_debug_module_agent_m0_burstcount;                                 \n\twire          nios2_qsys_jtag_debug_module_agent_rf_source_valid;                               \n\twire  [105:0] nios2_qsys_jtag_debug_module_agent_rf_source_data;                                \n\twire          nios2_qsys_jtag_debug_module_agent_rf_source_ready;                               \n\twire          nios2_qsys_jtag_debug_module_agent_rf_source_startofpacket;                       \n\twire          nios2_qsys_jtag_debug_module_agent_rf_source_endofpacket;                         \n\twire          nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_valid;                            \n\twire  [105:0] nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_data;                             \n\twire          nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_ready;                            \n\twire          nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_startofpacket;                    \n\twire          nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_endofpacket;                      \n\twire          cmd_mux_002_src_valid;                                                            \n\twire  [104:0] cmd_mux_002_src_data;                                                             \n\twire          cmd_mux_002_src_ready;                                                            \n\twire   [11:0] cmd_mux_002_src_channel;                                                          \n\twire          cmd_mux_002_src_startofpacket;                                                    \n\twire          cmd_mux_002_src_endofpacket;                                                      \n\twire   [31:0] onchip_memory2_s1_agent_m0_readdata;                                              \n\twire          onchip_memory2_s1_agent_m0_waitrequest;                                           \n\twire          onchip_memory2_s1_agent_m0_debugaccess;                                           \n\twire   [26:0] onchip_memory2_s1_agent_m0_address;                                               \n\twire    [3:0] onchip_memory2_s1_agent_m0_byteenable;                                            \n\twire          onchip_memory2_s1_agent_m0_read;                                                  \n\twire          onchip_memory2_s1_agent_m0_readdatavalid;                                         \n\twire          onchip_memory2_s1_agent_m0_lock;                                                  \n\twire   [31:0] onchip_memory2_s1_agent_m0_writedata;                                             \n\twire          onchip_memory2_s1_agent_m0_write;                                                 \n\twire    [2:0] onchip_memory2_s1_agent_m0_burstcount;                                            \n\twire          onchip_memory2_s1_agent_rf_source_valid;                                          \n\twire  [105:0] onchip_memory2_s1_agent_rf_source_data;                                           \n\twire          onchip_memory2_s1_agent_rf_source_ready;                                          \n\twire          onchip_memory2_s1_agent_rf_source_startofpacket;                                  \n\twire          onchip_memory2_s1_agent_rf_source_endofpacket;                                    \n\twire          onchip_memory2_s1_agent_rsp_fifo_out_valid;                                       \n\twire  [105:0] onchip_memory2_s1_agent_rsp_fifo_out_data;                                        \n\twire          onchip_memory2_s1_agent_rsp_fifo_out_ready;                                       \n\twire          onchip_memory2_s1_agent_rsp_fifo_out_startofpacket;                               \n\twire          onchip_memory2_s1_agent_rsp_fifo_out_endofpacket;                                 \n\twire          cmd_mux_003_src_valid;                                                            \n\twire  [104:0] cmd_mux_003_src_data;                                                             \n\twire          cmd_mux_003_src_ready;                                                            \n\twire   [11:0] cmd_mux_003_src_channel;                                                          \n\twire          cmd_mux_003_src_startofpacket;                                                    \n\twire          cmd_mux_003_src_endofpacket;                                                      \n\twire   [31:0] timer_s1_agent_m0_readdata;                                                       \n\twire          timer_s1_agent_m0_waitrequest;                                                    \n\twire          timer_s1_agent_m0_debugaccess;                                                    \n\twire   [26:0] timer_s1_agent_m0_address;                                                        \n\twire    [3:0] timer_s1_agent_m0_byteenable;                                                     \n\twire          timer_s1_agent_m0_read;                                                           \n\twire          timer_s1_agent_m0_readdatavalid;                                                  \n\twire          timer_s1_agent_m0_lock;                                                           \n\twire   [31:0] timer_s1_agent_m0_writedata;                                                      \n\twire          timer_s1_agent_m0_write;                                                          \n\twire    [2:0] timer_s1_agent_m0_burstcount;                                                     \n\twire          timer_s1_agent_rf_source_valid;                                                   \n\twire  [105:0] timer_s1_agent_rf_source_data;                                                    \n\twire          timer_s1_agent_rf_source_ready;                                                   \n\twire          timer_s1_agent_rf_source_startofpacket;                                           \n\twire          timer_s1_agent_rf_source_endofpacket;                                             \n\twire          timer_s1_agent_rsp_fifo_out_valid;                                                \n\twire  [105:0] timer_s1_agent_rsp_fifo_out_data;                                                 \n\twire          timer_s1_agent_rsp_fifo_out_ready;                                                \n\twire          timer_s1_agent_rsp_fifo_out_startofpacket;                                        \n\twire          timer_s1_agent_rsp_fifo_out_endofpacket;                                          \n\twire          cmd_mux_004_src_valid;                                                            \n\twire  [104:0] cmd_mux_004_src_data;                                                             \n\twire          cmd_mux_004_src_ready;                                                            \n\twire   [11:0] cmd_mux_004_src_channel;                                                          \n\twire          cmd_mux_004_src_startofpacket;                                                    \n\twire          cmd_mux_004_src_endofpacket;                                                      \n\twire   [31:0] key_s1_agent_m0_readdata;                                                         \n\twire          key_s1_agent_m0_waitrequest;                                                      \n\twire          key_s1_agent_m0_debugaccess;                                                      \n\twire   [26:0] key_s1_agent_m0_address;                                                          \n\twire    [3:0] key_s1_agent_m0_byteenable;                                                       \n\twire          key_s1_agent_m0_read;                                                             \n\twire          key_s1_agent_m0_readdatavalid;                                                    \n\twire          key_s1_agent_m0_lock;                                                             \n\twire   [31:0] key_s1_agent_m0_writedata;                                                        \n\twire          key_s1_agent_m0_write;                                                            \n\twire    [2:0] key_s1_agent_m0_burstcount;                                                       \n\twire          key_s1_agent_rf_source_valid;                                                     \n\twire  [105:0] key_s1_agent_rf_source_data;                                                      \n\twire          key_s1_agent_rf_source_ready;                                                     \n\twire          key_s1_agent_rf_source_startofpacket;                                             \n\twire          key_s1_agent_rf_source_endofpacket;                                               \n\twire          key_s1_agent_rsp_fifo_out_valid;                                                  \n\twire  [105:0] key_s1_agent_rsp_fifo_out_data;                                                   \n\twire          key_s1_agent_rsp_fifo_out_ready;                                                  \n\twire          key_s1_agent_rsp_fifo_out_startofpacket;                                          \n\twire          key_s1_agent_rsp_fifo_out_endofpacket;                                            \n\twire          cmd_mux_005_src_valid;                                                            \n\twire  [104:0] cmd_mux_005_src_data;                                                             \n\twire          cmd_mux_005_src_ready;                                                            \n\twire   [11:0] cmd_mux_005_src_channel;                                                          \n\twire          cmd_mux_005_src_startofpacket;                                                    \n\twire          cmd_mux_005_src_endofpacket;                                                      \n\twire   [15:0] sdram_s1_agent_m0_readdata;                                                       \n\twire          sdram_s1_agent_m0_waitrequest;                                                    \n\twire          sdram_s1_agent_m0_debugaccess;                                                    \n\twire   [26:0] sdram_s1_agent_m0_address;                                                        \n\twire    [1:0] sdram_s1_agent_m0_byteenable;                                                     \n\twire          sdram_s1_agent_m0_read;                                                           \n\twire          sdram_s1_agent_m0_readdatavalid;                                                  \n\twire          sdram_s1_agent_m0_lock;                                                           \n\twire   [15:0] sdram_s1_agent_m0_writedata;                                                      \n\twire          sdram_s1_agent_m0_write;                                                          \n\twire    [1:0] sdram_s1_agent_m0_burstcount;                                                     \n\twire          sdram_s1_agent_rf_source_valid;                                                   \n\twire   [87:0] sdram_s1_agent_rf_source_data;                                                    \n\twire          sdram_s1_agent_rf_source_ready;                                                   \n\twire          sdram_s1_agent_rf_source_startofpacket;                                           \n\twire          sdram_s1_agent_rf_source_endofpacket;                                             \n\twire          sdram_s1_agent_rsp_fifo_out_valid;                                                \n\twire   [87:0] sdram_s1_agent_rsp_fifo_out_data;                                                 \n\twire          sdram_s1_agent_rsp_fifo_out_ready;                                                \n\twire          sdram_s1_agent_rsp_fifo_out_startofpacket;                                        \n\twire          sdram_s1_agent_rsp_fifo_out_endofpacket;                                          \n\twire          sdram_s1_agent_rdata_fifo_src_valid;                                              \n\twire   [17:0] sdram_s1_agent_rdata_fifo_src_data;                                               \n\twire          sdram_s1_agent_rdata_fifo_src_ready;                                              \n\twire   [31:0] sync_in_s1_agent_m0_readdata;                                                     \n\twire          sync_in_s1_agent_m0_waitrequest;                                                  \n\twire          sync_in_s1_agent_m0_debugaccess;                                                  \n\twire   [26:0] sync_in_s1_agent_m0_address;                                                      \n\twire    [3:0] sync_in_s1_agent_m0_byteenable;                                                   \n\twire          sync_in_s1_agent_m0_read;                                                         \n\twire          sync_in_s1_agent_m0_readdatavalid;                                                \n\twire          sync_in_s1_agent_m0_lock;                                                         \n\twire   [31:0] sync_in_s1_agent_m0_writedata;                                                    \n\twire          sync_in_s1_agent_m0_write;                                                        \n\twire    [2:0] sync_in_s1_agent_m0_burstcount;                                                   \n\twire          sync_in_s1_agent_rf_source_valid;                                                 \n\twire  [105:0] sync_in_s1_agent_rf_source_data;                                                  \n\twire          sync_in_s1_agent_rf_source_ready;                                                 \n\twire          sync_in_s1_agent_rf_source_startofpacket;                                         \n\twire          sync_in_s1_agent_rf_source_endofpacket;                                           \n\twire          sync_in_s1_agent_rsp_fifo_out_valid;                                              \n\twire  [105:0] sync_in_s1_agent_rsp_fifo_out_data;                                               \n\twire          sync_in_s1_agent_rsp_fifo_out_ready;                                              \n\twire          sync_in_s1_agent_rsp_fifo_out_startofpacket;                                      \n\twire          sync_in_s1_agent_rsp_fifo_out_endofpacket;                                        \n\twire          cmd_mux_007_src_valid;                                                            \n\twire  [104:0] cmd_mux_007_src_data;                                                             \n\twire          cmd_mux_007_src_ready;                                                            \n\twire   [11:0] cmd_mux_007_src_channel;                                                          \n\twire          cmd_mux_007_src_startofpacket;                                                    \n\twire          cmd_mux_007_src_endofpacket;                                                      \n\twire   [31:0] data_out_s1_agent_m0_readdata;                                                    \n\twire          data_out_s1_agent_m0_waitrequest;                                                 \n\twire          data_out_s1_agent_m0_debugaccess;                                                 \n\twire   [26:0] data_out_s1_agent_m0_address;                                                     \n\twire    [3:0] data_out_s1_agent_m0_byteenable;                                                  \n\twire          data_out_s1_agent_m0_read;                                                        \n\twire          data_out_s1_agent_m0_readdatavalid;                                               \n\twire          data_out_s1_agent_m0_lock;                                                        \n\twire   [31:0] data_out_s1_agent_m0_writedata;                                                   \n\twire          data_out_s1_agent_m0_write;                                                       \n\twire    [2:0] data_out_s1_agent_m0_burstcount;                                                  \n\twire          data_out_s1_agent_rf_source_valid;                                                \n\twire  [105:0] data_out_s1_agent_rf_source_data;                                                 \n\twire          data_out_s1_agent_rf_source_ready;                                                \n\twire          data_out_s1_agent_rf_source_startofpacket;                                        \n\twire          data_out_s1_agent_rf_source_endofpacket;                                          \n\twire          data_out_s1_agent_rsp_fifo_out_valid;                                             \n\twire  [105:0] data_out_s1_agent_rsp_fifo_out_data;                                              \n\twire          data_out_s1_agent_rsp_fifo_out_ready;                                             \n\twire          data_out_s1_agent_rsp_fifo_out_startofpacket;                                     \n\twire          data_out_s1_agent_rsp_fifo_out_endofpacket;                                       \n\twire          cmd_mux_008_src_valid;                                                            \n\twire  [104:0] cmd_mux_008_src_data;                                                             \n\twire          cmd_mux_008_src_ready;                                                            \n\twire   [11:0] cmd_mux_008_src_channel;                                                          \n\twire          cmd_mux_008_src_startofpacket;                                                    \n\twire          cmd_mux_008_src_endofpacket;                                                      \n\twire   [31:0] data_in_s1_agent_m0_readdata;                                                     \n\twire          data_in_s1_agent_m0_waitrequest;                                                  \n\twire          data_in_s1_agent_m0_debugaccess;                                                  \n\twire   [26:0] data_in_s1_agent_m0_address;                                                      \n\twire    [3:0] data_in_s1_agent_m0_byteenable;                                                   \n\twire          data_in_s1_agent_m0_read;                                                         \n\twire          data_in_s1_agent_m0_readdatavalid;                                                \n\twire          data_in_s1_agent_m0_lock;                                                         \n\twire   [31:0] data_in_s1_agent_m0_writedata;                                                    \n\twire          data_in_s1_agent_m0_write;                                                        \n\twire    [2:0] data_in_s1_agent_m0_burstcount;                                                   \n\twire          data_in_s1_agent_rf_source_valid;                                                 \n\twire  [105:0] data_in_s1_agent_rf_source_data;                                                  \n\twire          data_in_s1_agent_rf_source_ready;                                                 \n\twire          data_in_s1_agent_rf_source_startofpacket;                                         \n\twire          data_in_s1_agent_rf_source_endofpacket;                                           \n\twire          data_in_s1_agent_rsp_fifo_out_valid;                                              \n\twire  [105:0] data_in_s1_agent_rsp_fifo_out_data;                                               \n\twire          data_in_s1_agent_rsp_fifo_out_ready;                                              \n\twire          data_in_s1_agent_rsp_fifo_out_startofpacket;                                      \n\twire          data_in_s1_agent_rsp_fifo_out_endofpacket;                                        \n\twire          cmd_mux_009_src_valid;                                                            \n\twire  [104:0] cmd_mux_009_src_data;                                                             \n\twire          cmd_mux_009_src_ready;                                                            \n\twire   [11:0] cmd_mux_009_src_channel;                                                          \n\twire          cmd_mux_009_src_startofpacket;                                                    \n\twire          cmd_mux_009_src_endofpacket;                                                      \n\twire   [31:0] play_btn_in_s1_agent_m0_readdata;                                                 \n\twire          play_btn_in_s1_agent_m0_waitrequest;                                              \n\twire          play_btn_in_s1_agent_m0_debugaccess;                                              \n\twire   [26:0] play_btn_in_s1_agent_m0_address;                                                  \n\twire    [3:0] play_btn_in_s1_agent_m0_byteenable;                                               \n\twire          play_btn_in_s1_agent_m0_read;                                                     \n\twire          play_btn_in_s1_agent_m0_readdatavalid;                                            \n\twire          play_btn_in_s1_agent_m0_lock;                                                     \n\twire   [31:0] play_btn_in_s1_agent_m0_writedata;                                                \n\twire          play_btn_in_s1_agent_m0_write;                                                    \n\twire    [2:0] play_btn_in_s1_agent_m0_burstcount;                                               \n\twire          play_btn_in_s1_agent_rf_source_valid;                                             \n\twire  [105:0] play_btn_in_s1_agent_rf_source_data;                                              \n\twire          play_btn_in_s1_agent_rf_source_ready;                                             \n\twire          play_btn_in_s1_agent_rf_source_startofpacket;                                     \n\twire          play_btn_in_s1_agent_rf_source_endofpacket;                                       \n\twire          play_btn_in_s1_agent_rsp_fifo_out_valid;                                          \n\twire  [105:0] play_btn_in_s1_agent_rsp_fifo_out_data;                                           \n\twire          play_btn_in_s1_agent_rsp_fifo_out_ready;                                          \n\twire          play_btn_in_s1_agent_rsp_fifo_out_startofpacket;                                  \n\twire          play_btn_in_s1_agent_rsp_fifo_out_endofpacket;                                    \n\twire          cmd_mux_010_src_valid;                                                            \n\twire  [104:0] cmd_mux_010_src_data;                                                             \n\twire          cmd_mux_010_src_ready;                                                            \n\twire   [11:0] cmd_mux_010_src_channel;                                                          \n\twire          cmd_mux_010_src_startofpacket;                                                    \n\twire          cmd_mux_010_src_endofpacket;                                                      \n\twire   [31:0] record_btn_in_s1_agent_m0_readdata;                                               \n\twire          record_btn_in_s1_agent_m0_waitrequest;                                            \n\twire          record_btn_in_s1_agent_m0_debugaccess;                                            \n\twire   [26:0] record_btn_in_s1_agent_m0_address;                                                \n\twire    [3:0] record_btn_in_s1_agent_m0_byteenable;                                             \n\twire          record_btn_in_s1_agent_m0_read;                                                   \n\twire          record_btn_in_s1_agent_m0_readdatavalid;                                          \n\twire          record_btn_in_s1_agent_m0_lock;                                                   \n\twire   [31:0] record_btn_in_s1_agent_m0_writedata;                                              \n\twire          record_btn_in_s1_agent_m0_write;                                                  \n\twire    [2:0] record_btn_in_s1_agent_m0_burstcount;                                             \n\twire          record_btn_in_s1_agent_rf_source_valid;                                           \n\twire  [105:0] record_btn_in_s1_agent_rf_source_data;                                            \n\twire          record_btn_in_s1_agent_rf_source_ready;                                           \n\twire          record_btn_in_s1_agent_rf_source_startofpacket;                                   \n\twire          record_btn_in_s1_agent_rf_source_endofpacket;                                     \n\twire          record_btn_in_s1_agent_rsp_fifo_out_valid;                                        \n\twire  [105:0] record_btn_in_s1_agent_rsp_fifo_out_data;                                         \n\twire          record_btn_in_s1_agent_rsp_fifo_out_ready;                                        \n\twire          record_btn_in_s1_agent_rsp_fifo_out_startofpacket;                                \n\twire          record_btn_in_s1_agent_rsp_fifo_out_endofpacket;                                  \n\twire          cmd_mux_011_src_valid;                                                            \n\twire  [104:0] cmd_mux_011_src_data;                                                             \n\twire          cmd_mux_011_src_ready;                                                            \n\twire   [11:0] cmd_mux_011_src_channel;                                                          \n\twire          cmd_mux_011_src_startofpacket;                                                    \n\twire          cmd_mux_011_src_endofpacket;                                                      \n\twire          nios2_qsys_data_master_agent_cp_valid;                                            \n\twire  [104:0] nios2_qsys_data_master_agent_cp_data;                                             \n\twire          nios2_qsys_data_master_agent_cp_ready;                                            \n\twire          nios2_qsys_data_master_agent_cp_startofpacket;                                    \n\twire          nios2_qsys_data_master_agent_cp_endofpacket;                                      \n\twire          router_src_valid;                                                                 \n\twire  [104:0] router_src_data;                                                                  \n\twire          router_src_ready;                                                                 \n\twire   [11:0] router_src_channel;                                                               \n\twire          router_src_startofpacket;                                                         \n\twire          router_src_endofpacket;                                                           \n\twire          nios2_qsys_instruction_master_agent_cp_valid;                                     \n\twire  [104:0] nios2_qsys_instruction_master_agent_cp_data;                                      \n\twire          nios2_qsys_instruction_master_agent_cp_ready;                                     \n\twire          nios2_qsys_instruction_master_agent_cp_startofpacket;                             \n\twire          nios2_qsys_instruction_master_agent_cp_endofpacket;                               \n\twire          router_001_src_valid;                                                             \n\twire  [104:0] router_001_src_data;                                                              \n\twire          router_001_src_ready;                                                             \n\twire   [11:0] router_001_src_channel;                                                           \n\twire          router_001_src_startofpacket;                                                     \n\twire          router_001_src_endofpacket;                                                       \n\twire          jtag_uart_avalon_jtag_slave_agent_rp_valid;                                       \n\twire  [104:0] jtag_uart_avalon_jtag_slave_agent_rp_data;                                        \n\twire          jtag_uart_avalon_jtag_slave_agent_rp_ready;                                       \n\twire          jtag_uart_avalon_jtag_slave_agent_rp_startofpacket;                               \n\twire          jtag_uart_avalon_jtag_slave_agent_rp_endofpacket;                                 \n\twire          router_002_src_valid;                                                             \n\twire  [104:0] router_002_src_data;                                                              \n\twire          router_002_src_ready;                                                             \n\twire   [11:0] router_002_src_channel;                                                           \n\twire          router_002_src_startofpacket;                                                     \n\twire          router_002_src_endofpacket;                                                       \n\twire          sysid_qsys_control_slave_agent_rp_valid;                                          \n\twire  [104:0] sysid_qsys_control_slave_agent_rp_data;                                           \n\twire          sysid_qsys_control_slave_agent_rp_ready;                                          \n\twire          sysid_qsys_control_slave_agent_rp_startofpacket;                                  \n\twire          sysid_qsys_control_slave_agent_rp_endofpacket;                                    \n\twire          router_003_src_valid;                                                             \n\twire  [104:0] router_003_src_data;                                                              \n\twire          router_003_src_ready;                                                             \n\twire   [11:0] router_003_src_channel;                                                           \n\twire          router_003_src_startofpacket;                                                     \n\twire          router_003_src_endofpacket;                                                       \n\twire          nios2_qsys_jtag_debug_module_agent_rp_valid;                                      \n\twire  [104:0] nios2_qsys_jtag_debug_module_agent_rp_data;                                       \n\twire          nios2_qsys_jtag_debug_module_agent_rp_ready;                                      \n\twire          nios2_qsys_jtag_debug_module_agent_rp_startofpacket;                              \n\twire          nios2_qsys_jtag_debug_module_agent_rp_endofpacket;                                \n\twire          router_004_src_valid;                                                             \n\twire  [104:0] router_004_src_data;                                                              \n\twire          router_004_src_ready;                                                             \n\twire   [11:0] router_004_src_channel;                                                           \n\twire          router_004_src_startofpacket;                                                     \n\twire          router_004_src_endofpacket;                                                       \n\twire          onchip_memory2_s1_agent_rp_valid;                                                 \n\twire  [104:0] onchip_memory2_s1_agent_rp_data;                                                  \n\twire          onchip_memory2_s1_agent_rp_ready;                                                 \n\twire          onchip_memory2_s1_agent_rp_startofpacket;                                         \n\twire          onchip_memory2_s1_agent_rp_endofpacket;                                           \n\twire          router_005_src_valid;                                                             \n\twire  [104:0] router_005_src_data;                                                              \n\twire          router_005_src_ready;                                                             \n\twire   [11:0] router_005_src_channel;                                                           \n\twire          router_005_src_startofpacket;                                                     \n\twire          router_005_src_endofpacket;                                                       \n\twire          timer_s1_agent_rp_valid;                                                          \n\twire  [104:0] timer_s1_agent_rp_data;                                                           \n\twire          timer_s1_agent_rp_ready;                                                          \n\twire          timer_s1_agent_rp_startofpacket;                                                  \n\twire          timer_s1_agent_rp_endofpacket;                                                    \n\twire          router_006_src_valid;                                                             \n\twire  [104:0] router_006_src_data;                                                              \n\twire          router_006_src_ready;                                                             \n\twire   [11:0] router_006_src_channel;                                                           \n\twire          router_006_src_startofpacket;                                                     \n\twire          router_006_src_endofpacket;                                                       \n\twire          key_s1_agent_rp_valid;                                                            \n\twire  [104:0] key_s1_agent_rp_data;                                                             \n\twire          key_s1_agent_rp_ready;                                                            \n\twire          key_s1_agent_rp_startofpacket;                                                    \n\twire          key_s1_agent_rp_endofpacket;                                                      \n\twire          router_007_src_valid;                                                             \n\twire  [104:0] router_007_src_data;                                                              \n\twire          router_007_src_ready;                                                             \n\twire   [11:0] router_007_src_channel;                                                           \n\twire          router_007_src_startofpacket;                                                     \n\twire          router_007_src_endofpacket;                                                       \n\twire          sdram_s1_agent_rp_valid;                                                          \n\twire   [86:0] sdram_s1_agent_rp_data;                                                           \n\twire          sdram_s1_agent_rp_ready;                                                          \n\twire          sdram_s1_agent_rp_startofpacket;                                                  \n\twire          sdram_s1_agent_rp_endofpacket;                                                    \n\twire          sync_in_s1_agent_rp_valid;                                                        \n\twire  [104:0] sync_in_s1_agent_rp_data;                                                         \n\twire          sync_in_s1_agent_rp_ready;                                                        \n\twire          sync_in_s1_agent_rp_startofpacket;                                                \n\twire          sync_in_s1_agent_rp_endofpacket;                                                  \n\twire          router_009_src_valid;                                                             \n\twire  [104:0] router_009_src_data;                                                              \n\twire          router_009_src_ready;                                                             \n\twire   [11:0] router_009_src_channel;                                                           \n\twire          router_009_src_startofpacket;                                                     \n\twire          router_009_src_endofpacket;                                                       \n\twire          data_out_s1_agent_rp_valid;                                                       \n\twire  [104:0] data_out_s1_agent_rp_data;                                                        \n\twire          data_out_s1_agent_rp_ready;                                                       \n\twire          data_out_s1_agent_rp_startofpacket;                                               \n\twire          data_out_s1_agent_rp_endofpacket;                                                 \n\twire          router_010_src_valid;                                                             \n\twire  [104:0] router_010_src_data;                                                              \n\twire          router_010_src_ready;                                                             \n\twire   [11:0] router_010_src_channel;                                                           \n\twire          router_010_src_startofpacket;                                                     \n\twire          router_010_src_endofpacket;                                                       \n\twire          data_in_s1_agent_rp_valid;                                                        \n\twire  [104:0] data_in_s1_agent_rp_data;                                                         \n\twire          data_in_s1_agent_rp_ready;                                                        \n\twire          data_in_s1_agent_rp_startofpacket;                                                \n\twire          data_in_s1_agent_rp_endofpacket;                                                  \n\twire          router_011_src_valid;                                                             \n\twire  [104:0] router_011_src_data;                                                              \n\twire          router_011_src_ready;                                                             \n\twire   [11:0] router_011_src_channel;                                                           \n\twire          router_011_src_startofpacket;                                                     \n\twire          router_011_src_endofpacket;                                                       \n\twire          play_btn_in_s1_agent_rp_valid;                                                    \n\twire  [104:0] play_btn_in_s1_agent_rp_data;                                                     \n\twire          play_btn_in_s1_agent_rp_ready;                                                    \n\twire          play_btn_in_s1_agent_rp_startofpacket;                                            \n\twire          play_btn_in_s1_agent_rp_endofpacket;                                              \n\twire          router_012_src_valid;                                                             \n\twire  [104:0] router_012_src_data;                                                              \n\twire          router_012_src_ready;                                                             \n\twire   [11:0] router_012_src_channel;                                                           \n\twire          router_012_src_startofpacket;                                                     \n\twire          router_012_src_endofpacket;                                                       \n\twire          record_btn_in_s1_agent_rp_valid;                                                  \n\twire  [104:0] record_btn_in_s1_agent_rp_data;                                                   \n\twire          record_btn_in_s1_agent_rp_ready;                                                  \n\twire          record_btn_in_s1_agent_rp_startofpacket;                                          \n\twire          record_btn_in_s1_agent_rp_endofpacket;                                            \n\twire          router_013_src_valid;                                                             \n\twire  [104:0] router_013_src_data;                                                              \n\twire          router_013_src_ready;                                                             \n\twire   [11:0] router_013_src_channel;                                                           \n\twire          router_013_src_startofpacket;                                                     \n\twire          router_013_src_endofpacket;                                                       \n\twire          sdram_s1_burst_adapter_source0_valid;                                             \n\twire   [86:0] sdram_s1_burst_adapter_source0_data;                                              \n\twire          sdram_s1_burst_adapter_source0_ready;                                             \n\twire   [11:0] sdram_s1_burst_adapter_source0_channel;                                           \n\twire          sdram_s1_burst_adapter_source0_startofpacket;                                     \n\twire          sdram_s1_burst_adapter_source0_endofpacket;                                       \n\twire          cmd_demux_src0_valid;                                                             \n\twire  [104:0] cmd_demux_src0_data;                                                              \n\twire          cmd_demux_src0_ready;                                                             \n\twire   [11:0] cmd_demux_src0_channel;                                                           \n\twire          cmd_demux_src0_startofpacket;                                                     \n\twire          cmd_demux_src0_endofpacket;                                                       \n\twire          cmd_demux_src1_valid;                                                             \n\twire  [104:0] cmd_demux_src1_data;                                                              \n\twire          cmd_demux_src1_ready;                                                             \n\twire   [11:0] cmd_demux_src1_channel;                                                           \n\twire          cmd_demux_src1_startofpacket;                                                     \n\twire          cmd_demux_src1_endofpacket;                                                       \n\twire          cmd_demux_src2_valid;                                                             \n\twire  [104:0] cmd_demux_src2_data;                                                              \n\twire          cmd_demux_src2_ready;                                                             \n\twire   [11:0] cmd_demux_src2_channel;                                                           \n\twire          cmd_demux_src2_startofpacket;                                                     \n\twire          cmd_demux_src2_endofpacket;                                                       \n\twire          cmd_demux_src3_valid;                                                             \n\twire  [104:0] cmd_demux_src3_data;                                                              \n\twire          cmd_demux_src3_ready;                                                             \n\twire   [11:0] cmd_demux_src3_channel;                                                           \n\twire          cmd_demux_src3_startofpacket;                                                     \n\twire          cmd_demux_src3_endofpacket;                                                       \n\twire          cmd_demux_src4_valid;                                                             \n\twire  [104:0] cmd_demux_src4_data;                                                              \n\twire          cmd_demux_src4_ready;                                                             \n\twire   [11:0] cmd_demux_src4_channel;                                                           \n\twire          cmd_demux_src4_startofpacket;                                                     \n\twire          cmd_demux_src4_endofpacket;                                                       \n\twire          cmd_demux_src5_valid;                                                             \n\twire  [104:0] cmd_demux_src5_data;                                                              \n\twire          cmd_demux_src5_ready;                                                             \n\twire   [11:0] cmd_demux_src5_channel;                                                           \n\twire          cmd_demux_src5_startofpacket;                                                     \n\twire          cmd_demux_src5_endofpacket;                                                       \n\twire          cmd_demux_src6_valid;                                                             \n\twire  [104:0] cmd_demux_src6_data;                                                              \n\twire          cmd_demux_src6_ready;                                                             \n\twire   [11:0] cmd_demux_src6_channel;                                                           \n\twire          cmd_demux_src6_startofpacket;                                                     \n\twire          cmd_demux_src6_endofpacket;                                                       \n\twire          cmd_demux_src7_valid;                                                             \n\twire  [104:0] cmd_demux_src7_data;                                                              \n\twire          cmd_demux_src7_ready;                                                             \n\twire   [11:0] cmd_demux_src7_channel;                                                           \n\twire          cmd_demux_src7_startofpacket;                                                     \n\twire          cmd_demux_src7_endofpacket;                                                       \n\twire          cmd_demux_src8_valid;                                                             \n\twire  [104:0] cmd_demux_src8_data;                                                              \n\twire          cmd_demux_src8_ready;                                                             \n\twire   [11:0] cmd_demux_src8_channel;                                                           \n\twire          cmd_demux_src8_startofpacket;                                                     \n\twire          cmd_demux_src8_endofpacket;                                                       \n\twire          cmd_demux_src9_valid;                                                             \n\twire  [104:0] cmd_demux_src9_data;                                                              \n\twire          cmd_demux_src9_ready;                                                             \n\twire   [11:0] cmd_demux_src9_channel;                                                           \n\twire          cmd_demux_src9_startofpacket;                                                     \n\twire          cmd_demux_src9_endofpacket;                                                       \n\twire          cmd_demux_src10_valid;                                                            \n\twire  [104:0] cmd_demux_src10_data;                                                             \n\twire          cmd_demux_src10_ready;                                                            \n\twire   [11:0] cmd_demux_src10_channel;                                                          \n\twire          cmd_demux_src10_startofpacket;                                                    \n\twire          cmd_demux_src10_endofpacket;                                                      \n\twire          cmd_demux_src11_valid;                                                            \n\twire  [104:0] cmd_demux_src11_data;                                                             \n\twire          cmd_demux_src11_ready;                                                            \n\twire   [11:0] cmd_demux_src11_channel;                                                          \n\twire          cmd_demux_src11_startofpacket;                                                    \n\twire          cmd_demux_src11_endofpacket;                                                      \n\twire          cmd_demux_001_src0_valid;                                                         \n\twire  [104:0] cmd_demux_001_src0_data;                                                          \n\twire          cmd_demux_001_src0_ready;                                                         \n\twire   [11:0] cmd_demux_001_src0_channel;                                                       \n\twire          cmd_demux_001_src0_startofpacket;                                                 \n\twire          cmd_demux_001_src0_endofpacket;                                                   \n\twire          cmd_demux_001_src1_valid;                                                         \n\twire  [104:0] cmd_demux_001_src1_data;                                                          \n\twire          cmd_demux_001_src1_ready;                                                         \n\twire   [11:0] cmd_demux_001_src1_channel;                                                       \n\twire          cmd_demux_001_src1_startofpacket;                                                 \n\twire          cmd_demux_001_src1_endofpacket;                                                   \n\twire          rsp_demux_src0_valid;                                                             \n\twire  [104:0] rsp_demux_src0_data;                                                              \n\twire          rsp_demux_src0_ready;                                                             \n\twire   [11:0] rsp_demux_src0_channel;                                                           \n\twire          rsp_demux_src0_startofpacket;                                                     \n\twire          rsp_demux_src0_endofpacket;                                                       \n\twire          rsp_demux_001_src0_valid;                                                         \n\twire  [104:0] rsp_demux_001_src0_data;                                                          \n\twire          rsp_demux_001_src0_ready;                                                         \n\twire   [11:0] rsp_demux_001_src0_channel;                                                       \n\twire          rsp_demux_001_src0_startofpacket;                                                 \n\twire          rsp_demux_001_src0_endofpacket;                                                   \n\twire          rsp_demux_002_src0_valid;                                                         \n\twire  [104:0] rsp_demux_002_src0_data;                                                          \n\twire          rsp_demux_002_src0_ready;                                                         \n\twire   [11:0] rsp_demux_002_src0_channel;                                                       \n\twire          rsp_demux_002_src0_startofpacket;                                                 \n\twire          rsp_demux_002_src0_endofpacket;                                                   \n\twire          rsp_demux_002_src1_valid;                                                         \n\twire  [104:0] rsp_demux_002_src1_data;                                                          \n\twire          rsp_demux_002_src1_ready;                                                         \n\twire   [11:0] rsp_demux_002_src1_channel;                                                       \n\twire          rsp_demux_002_src1_startofpacket;                                                 \n\twire          rsp_demux_002_src1_endofpacket;                                                   \n\twire          rsp_demux_003_src0_valid;                                                         \n\twire  [104:0] rsp_demux_003_src0_data;                                                          \n\twire          rsp_demux_003_src0_ready;                                                         \n\twire   [11:0] rsp_demux_003_src0_channel;                                                       \n\twire          rsp_demux_003_src0_startofpacket;                                                 \n\twire          rsp_demux_003_src0_endofpacket;                                                   \n\twire          rsp_demux_003_src1_valid;                                                         \n\twire  [104:0] rsp_demux_003_src1_data;                                                          \n\twire          rsp_demux_003_src1_ready;                                                         \n\twire   [11:0] rsp_demux_003_src1_channel;                                                       \n\twire          rsp_demux_003_src1_startofpacket;                                                 \n\twire          rsp_demux_003_src1_endofpacket;                                                   \n\twire          rsp_demux_004_src0_valid;                                                         \n\twire  [104:0] rsp_demux_004_src0_data;                                                          \n\twire          rsp_demux_004_src0_ready;                                                         \n\twire   [11:0] rsp_demux_004_src0_channel;                                                       \n\twire          rsp_demux_004_src0_startofpacket;                                                 \n\twire          rsp_demux_004_src0_endofpacket;                                                   \n\twire          rsp_demux_005_src0_valid;                                                         \n\twire  [104:0] rsp_demux_005_src0_data;                                                          \n\twire          rsp_demux_005_src0_ready;                                                         \n\twire   [11:0] rsp_demux_005_src0_channel;                                                       \n\twire          rsp_demux_005_src0_startofpacket;                                                 \n\twire          rsp_demux_005_src0_endofpacket;                                                   \n\twire          rsp_demux_006_src0_valid;                                                         \n\twire  [104:0] rsp_demux_006_src0_data;                                                          \n\twire          rsp_demux_006_src0_ready;                                                         \n\twire   [11:0] rsp_demux_006_src0_channel;                                                       \n\twire          rsp_demux_006_src0_startofpacket;                                                 \n\twire          rsp_demux_006_src0_endofpacket;                                                   \n\twire          rsp_demux_007_src0_valid;                                                         \n\twire  [104:0] rsp_demux_007_src0_data;                                                          \n\twire          rsp_demux_007_src0_ready;                                                         \n\twire   [11:0] rsp_demux_007_src0_channel;                                                       \n\twire          rsp_demux_007_src0_startofpacket;                                                 \n\twire          rsp_demux_007_src0_endofpacket;                                                   \n\twire          rsp_demux_008_src0_valid;                                                         \n\twire  [104:0] rsp_demux_008_src0_data;                                                          \n\twire          rsp_demux_008_src0_ready;                                                         \n\twire   [11:0] rsp_demux_008_src0_channel;                                                       \n\twire          rsp_demux_008_src0_startofpacket;                                                 \n\twire          rsp_demux_008_src0_endofpacket;                                                   \n\twire          rsp_demux_009_src0_valid;                                                         \n\twire  [104:0] rsp_demux_009_src0_data;                                                          \n\twire          rsp_demux_009_src0_ready;                                                         \n\twire   [11:0] rsp_demux_009_src0_channel;                                                       \n\twire          rsp_demux_009_src0_startofpacket;                                                 \n\twire          rsp_demux_009_src0_endofpacket;                                                   \n\twire          rsp_demux_010_src0_valid;                                                         \n\twire  [104:0] rsp_demux_010_src0_data;                                                          \n\twire          rsp_demux_010_src0_ready;                                                         \n\twire   [11:0] rsp_demux_010_src0_channel;                                                       \n\twire          rsp_demux_010_src0_startofpacket;                                                 \n\twire          rsp_demux_010_src0_endofpacket;                                                   \n\twire          rsp_demux_011_src0_valid;                                                         \n\twire  [104:0] rsp_demux_011_src0_data;                                                          \n\twire          rsp_demux_011_src0_ready;                                                         \n\twire   [11:0] rsp_demux_011_src0_channel;                                                       \n\twire          rsp_demux_011_src0_startofpacket;                                                 \n\twire          rsp_demux_011_src0_endofpacket;                                                   \n\twire          router_008_src_valid;                                                             \n\twire   [86:0] router_008_src_data;                                                              \n\twire          router_008_src_ready;                                                             \n\twire   [11:0] router_008_src_channel;                                                           \n\twire          router_008_src_startofpacket;                                                     \n\twire          router_008_src_endofpacket;                                                       \n\twire          sdram_s1_rsp_width_adapter_src_valid;                                             \n\twire  [104:0] sdram_s1_rsp_width_adapter_src_data;                                              \n\twire          sdram_s1_rsp_width_adapter_src_ready;                                             \n\twire   [11:0] sdram_s1_rsp_width_adapter_src_channel;                                           \n\twire          sdram_s1_rsp_width_adapter_src_startofpacket;                                     \n\twire          sdram_s1_rsp_width_adapter_src_endofpacket;                                       \n\twire          cmd_mux_006_src_valid;                                                            \n\twire  [104:0] cmd_mux_006_src_data;                                                             \n\twire          cmd_mux_006_src_ready;                                                            \n\twire   [11:0] cmd_mux_006_src_channel;                                                          \n\twire          cmd_mux_006_src_startofpacket;                                                    \n\twire          cmd_mux_006_src_endofpacket;                                                      \n\twire          sdram_s1_cmd_width_adapter_src_valid;                                             \n\twire   [86:0] sdram_s1_cmd_width_adapter_src_data;                                              \n\twire          sdram_s1_cmd_width_adapter_src_ready;                                             \n\twire   [11:0] sdram_s1_cmd_width_adapter_src_channel;                                           \n\twire          sdram_s1_cmd_width_adapter_src_startofpacket;                                     \n\twire          sdram_s1_cmd_width_adapter_src_endofpacket;                                       \n\twire          jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid;                           \n\twire   [33:0] jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data;                            \n\twire          jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready;                           \n\twire          avalon_st_adapter_out_0_valid;                                                    \n\twire   [33:0] avalon_st_adapter_out_0_data;                                                     \n\twire          avalon_st_adapter_out_0_ready;                                                    \n\twire    [0:0] avalon_st_adapter_out_0_error;                                                    \n\twire          sysid_qsys_control_slave_agent_rdata_fifo_src_valid;                              \n\twire   [33:0] sysid_qsys_control_slave_agent_rdata_fifo_src_data;                               \n\twire          sysid_qsys_control_slave_agent_rdata_fifo_src_ready;                              \n\twire          avalon_st_adapter_001_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_001_out_0_data;                                                 \n\twire          avalon_st_adapter_001_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_001_out_0_error;                                                \n\twire          nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_valid;                          \n\twire   [33:0] nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_data;                           \n\twire          nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_ready;                          \n\twire          avalon_st_adapter_002_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_002_out_0_data;                                                 \n\twire          avalon_st_adapter_002_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_002_out_0_error;                                                \n\twire          onchip_memory2_s1_agent_rdata_fifo_src_valid;                                     \n\twire   [33:0] onchip_memory2_s1_agent_rdata_fifo_src_data;                                      \n\twire          onchip_memory2_s1_agent_rdata_fifo_src_ready;                                     \n\twire          avalon_st_adapter_003_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_003_out_0_data;                                                 \n\twire          avalon_st_adapter_003_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_003_out_0_error;                                                \n\twire          timer_s1_agent_rdata_fifo_src_valid;                                              \n\twire   [33:0] timer_s1_agent_rdata_fifo_src_data;                                               \n\twire          timer_s1_agent_rdata_fifo_src_ready;                                              \n\twire          avalon_st_adapter_004_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_004_out_0_data;                                                 \n\twire          avalon_st_adapter_004_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_004_out_0_error;                                                \n\twire          key_s1_agent_rdata_fifo_src_valid;                                                \n\twire   [33:0] key_s1_agent_rdata_fifo_src_data;                                                 \n\twire          key_s1_agent_rdata_fifo_src_ready;                                                \n\twire          avalon_st_adapter_005_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_005_out_0_data;                                                 \n\twire          avalon_st_adapter_005_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_005_out_0_error;                                                \n\twire          sdram_s1_agent_rdata_fifo_out_valid;                                              \n\twire   [17:0] sdram_s1_agent_rdata_fifo_out_data;                                               \n\twire          sdram_s1_agent_rdata_fifo_out_ready;                                              \n\twire          avalon_st_adapter_006_out_0_valid;                                                \n\twire   [17:0] avalon_st_adapter_006_out_0_data;                                                 \n\twire          avalon_st_adapter_006_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_006_out_0_error;                                                \n\twire          sync_in_s1_agent_rdata_fifo_src_valid;                                            \n\twire   [33:0] sync_in_s1_agent_rdata_fifo_src_data;                                             \n\twire          sync_in_s1_agent_rdata_fifo_src_ready;                                            \n\twire          avalon_st_adapter_007_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_007_out_0_data;                                                 \n\twire          avalon_st_adapter_007_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_007_out_0_error;                                                \n\twire          data_out_s1_agent_rdata_fifo_src_valid;                                           \n\twire   [33:0] data_out_s1_agent_rdata_fifo_src_data;                                            \n\twire          data_out_s1_agent_rdata_fifo_src_ready;                                           \n\twire          avalon_st_adapter_008_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_008_out_0_data;                                                 \n\twire          avalon_st_adapter_008_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_008_out_0_error;                                                \n\twire          data_in_s1_agent_rdata_fifo_src_valid;                                            \n\twire   [33:0] data_in_s1_agent_rdata_fifo_src_data;                                             \n\twire          data_in_s1_agent_rdata_fifo_src_ready;                                            \n\twire          avalon_st_adapter_009_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_009_out_0_data;                                                 \n\twire          avalon_st_adapter_009_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_009_out_0_error;                                                \n\twire          play_btn_in_s1_agent_rdata_fifo_src_valid;                                        \n\twire   [33:0] play_btn_in_s1_agent_rdata_fifo_src_data;                                         \n\twire          play_btn_in_s1_agent_rdata_fifo_src_ready;                                        \n\twire          avalon_st_adapter_010_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_010_out_0_data;                                                 \n\twire          avalon_st_adapter_010_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_010_out_0_error;                                                \n\twire          record_btn_in_s1_agent_rdata_fifo_src_valid;                                      \n\twire   [33:0] record_btn_in_s1_agent_rdata_fifo_src_data;                                       \n\twire          record_btn_in_s1_agent_rdata_fifo_src_ready;                                      \n\twire          avalon_st_adapter_011_out_0_valid;                                                \n\twire   [33:0] avalon_st_adapter_011_out_0_data;                                                 \n\twire          avalon_st_adapter_011_out_0_ready;                                                \n\twire    [0:0] avalon_st_adapter_011_out_0_error;                                                \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (27),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (27),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (0),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (1)\n\t) nios2_qsys_data_master_translator (\n\t\t.clk                    (pll_outclk0_clk),                                                           \n\t\t.reset                  (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                            \n\t\t.uav_address            (nios2_qsys_data_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount         (nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read               (nios2_qsys_data_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write              (nios2_qsys_data_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest        (nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid      (nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable         (nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata           (nios2_qsys_data_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata          (nios2_qsys_data_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock               (nios2_qsys_data_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess        (nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address             (nios2_qsys_data_master_address),                                            \n\t\t.av_waitrequest         (nios2_qsys_data_master_waitrequest),                                        \n\t\t.av_byteenable          (nios2_qsys_data_master_byteenable),                                         \n\t\t.av_read                (nios2_qsys_data_master_read),                                               \n\t\t.av_readdata            (nios2_qsys_data_master_readdata),                                           \n\t\t.av_write               (nios2_qsys_data_master_write),                                              \n\t\t.av_writedata           (nios2_qsys_data_master_writedata),                                          \n\t\t.av_debugaccess         (nios2_qsys_data_master_debugaccess),                                        \n\t\t.av_burstcount          (1'b1),                                                                      \n\t\t.av_beginbursttransfer  (1'b0),                                                                      \n\t\t.av_begintransfer       (1'b0),                                                                      \n\t\t.av_chipselect          (1'b0),                                                                      \n\t\t.av_readdatavalid       (),                                                                          \n\t\t.av_lock                (1'b0),                                                                      \n\t\t.uav_clken              (),                                                                          \n\t\t.av_clken               (1'b1),                                                                      \n\t\t.uav_response           (2'b00),                                                                     \n\t\t.av_response            (),                                                                          \n\t\t.uav_writeresponsevalid (1'b0),                                                                      \n\t\t.av_writeresponsevalid  ()                                                                           \n\t);\n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (27),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (27),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (0),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (0),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (1),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) nios2_qsys_instruction_master_translator (\n\t\t.clk                    (pll_outclk0_clk),                                                                  \n\t\t.reset                  (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                   \n\t\t.uav_address            (nios2_qsys_instruction_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read               (nios2_qsys_instruction_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write              (nios2_qsys_instruction_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid      (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock               (nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address             (nios2_qsys_instruction_master_address),                                            \n\t\t.av_waitrequest         (nios2_qsys_instruction_master_waitrequest),                                        \n\t\t.av_read                (nios2_qsys_instruction_master_read),                                               \n\t\t.av_readdata            (nios2_qsys_instruction_master_readdata),                                           \n\t\t.av_burstcount          (1'b1),                                                                             \n\t\t.av_byteenable          (4'b1111),                                                                          \n\t\t.av_beginbursttransfer  (1'b0),                                                                             \n\t\t.av_begintransfer       (1'b0),                                                                             \n\t\t.av_chipselect          (1'b0),                                                                             \n\t\t.av_readdatavalid       (),                                                                                 \n\t\t.av_write               (1'b0),                                                                             \n\t\t.av_writedata           (32'b00000000000000000000000000000000),                                             \n\t\t.av_lock                (1'b0),                                                                             \n\t\t.av_debugaccess         (1'b0),                                                                             \n\t\t.uav_clken              (),                                                                                 \n\t\t.av_clken               (1'b1),                                                                             \n\t\t.uav_response           (2'b00),                                                                            \n\t\t.av_response            (),                                                                                 \n\t\t.uav_writeresponsevalid (1'b0),                                                                             \n\t\t.av_writeresponsevalid  ()                                                                                  \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) jtag_uart_avalon_jtag_slave_translator (\n\t\t.clk                    (pll_outclk0_clk),                                    \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset),        \n\t\t.uav_address            (jtag_uart_avalon_jtag_slave_agent_m0_address),       \n\t\t.uav_burstcount         (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),    \n\t\t.uav_read               (jtag_uart_avalon_jtag_slave_agent_m0_read),          \n\t\t.uav_write              (jtag_uart_avalon_jtag_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (jtag_uart_avalon_jtag_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (jtag_uart_avalon_jtag_slave_agent_m0_writedata),     \n\t\t.uav_lock               (jtag_uart_avalon_jtag_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),   \n\t\t.av_address             (jtag_uart_avalon_jtag_slave_address),                \n\t\t.av_write               (jtag_uart_avalon_jtag_slave_write),                  \n\t\t.av_read                (jtag_uart_avalon_jtag_slave_read),                   \n\t\t.av_readdata            (jtag_uart_avalon_jtag_slave_readdata),               \n\t\t.av_writedata           (jtag_uart_avalon_jtag_slave_writedata),              \n\t\t.av_waitrequest         (jtag_uart_avalon_jtag_slave_waitrequest),            \n\t\t.av_chipselect          (jtag_uart_avalon_jtag_slave_chipselect),             \n\t\t.av_begintransfer       (),                                                   \n\t\t.av_beginbursttransfer  (),                                                   \n\t\t.av_burstcount          (),                                                   \n\t\t.av_byteenable          (),                                                   \n\t\t.av_readdatavalid       (1'b0),                                               \n\t\t.av_writebyteenable     (),                                                   \n\t\t.av_lock                (),                                                   \n\t\t.av_clken               (),                                                   \n\t\t.uav_clken              (1'b0),                                               \n\t\t.av_debugaccess         (),                                                   \n\t\t.av_outputenable        (),                                                   \n\t\t.uav_response           (),                                                   \n\t\t.av_response            (2'b00),                                              \n\t\t.uav_writeresponsevalid (),                                                   \n\t\t.av_writeresponsevalid  (1'b0)                                                \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_qsys_control_slave_translator (\n\t\t.clk                    (pll_outclk0_clk),                                 \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset),     \n\t\t.uav_address            (sysid_qsys_control_slave_agent_m0_address),       \n\t\t.uav_burstcount         (sysid_qsys_control_slave_agent_m0_burstcount),    \n\t\t.uav_read               (sysid_qsys_control_slave_agent_m0_read),          \n\t\t.uav_write              (sysid_qsys_control_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (sysid_qsys_control_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (sysid_qsys_control_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (sysid_qsys_control_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (sysid_qsys_control_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (sysid_qsys_control_slave_agent_m0_writedata),     \n\t\t.uav_lock               (sysid_qsys_control_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (sysid_qsys_control_slave_agent_m0_debugaccess),   \n\t\t.av_address             (sysid_qsys_control_slave_address),                \n\t\t.av_readdata            (sysid_qsys_control_slave_readdata),               \n\t\t.av_write               (),                                                \n\t\t.av_read                (),                                                \n\t\t.av_writedata           (),                                                \n\t\t.av_begintransfer       (),                                                \n\t\t.av_beginbursttransfer  (),                                                \n\t\t.av_burstcount          (),                                                \n\t\t.av_byteenable          (),                                                \n\t\t.av_readdatavalid       (1'b0),                                            \n\t\t.av_waitrequest         (1'b0),                                            \n\t\t.av_writebyteenable     (),                                                \n\t\t.av_lock                (),                                                \n\t\t.av_chipselect          (),                                                \n\t\t.av_clken               (),                                                \n\t\t.uav_clken              (1'b0),                                            \n\t\t.av_debugaccess         (),                                                \n\t\t.av_outputenable        (),                                                \n\t\t.uav_response           (),                                                \n\t\t.av_response            (2'b00),                                           \n\t\t.uav_writeresponsevalid (),                                                \n\t\t.av_writeresponsevalid  (1'b0)                                             \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (9),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) nios2_qsys_jtag_debug_module_translator (\n\t\t.clk                    (pll_outclk0_clk),                                     \n\t\t.reset                  (nios2_qsys_reset_n_reset_bridge_in_reset_reset),      \n\t\t.uav_address            (nios2_qsys_jtag_debug_module_agent_m0_address),       \n\t\t.uav_burstcount         (nios2_qsys_jtag_debug_module_agent_m0_burstcount),    \n\t\t.uav_read               (nios2_qsys_jtag_debug_module_agent_m0_read),          \n\t\t.uav_write              (nios2_qsys_jtag_debug_module_agent_m0_write),         \n\t\t.uav_waitrequest        (nios2_qsys_jtag_debug_module_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (nios2_qsys_jtag_debug_module_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (nios2_qsys_jtag_debug_module_agent_m0_byteenable),    \n\t\t.uav_readdata           (nios2_qsys_jtag_debug_module_agent_m0_readdata),      \n\t\t.uav_writedata          (nios2_qsys_jtag_debug_module_agent_m0_writedata),     \n\t\t.uav_lock               (nios2_qsys_jtag_debug_module_agent_m0_lock),          \n\t\t.uav_debugaccess        (nios2_qsys_jtag_debug_module_agent_m0_debugaccess),   \n\t\t.av_address             (nios2_qsys_jtag_debug_module_address),                \n\t\t.av_write               (nios2_qsys_jtag_debug_module_write),                  \n\t\t.av_read                (nios2_qsys_jtag_debug_module_read),                   \n\t\t.av_readdata            (nios2_qsys_jtag_debug_module_readdata),               \n\t\t.av_writedata           (nios2_qsys_jtag_debug_module_writedata),              \n\t\t.av_byteenable          (nios2_qsys_jtag_debug_module_byteenable),             \n\t\t.av_waitrequest         (nios2_qsys_jtag_debug_module_waitrequest),            \n\t\t.av_debugaccess         (nios2_qsys_jtag_debug_module_debugaccess),            \n\t\t.av_begintransfer       (),                                                    \n\t\t.av_beginbursttransfer  (),                                                    \n\t\t.av_burstcount          (),                                                    \n\t\t.av_readdatavalid       (1'b0),                                                \n\t\t.av_writebyteenable     (),                                                    \n\t\t.av_lock                (),                                                    \n\t\t.av_chipselect          (),                                                    \n\t\t.av_clken               (),                                                    \n\t\t.uav_clken              (1'b0),                                                \n\t\t.av_outputenable        (),                                                    \n\t\t.uav_response           (),                                                    \n\t\t.av_response            (2'b00),                                               \n\t\t.uav_writeresponsevalid (),                                                    \n\t\t.av_writeresponsevalid  (1'b0)                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (15),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_memory2_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (onchip_memory2_s1_agent_m0_address),          \n\t\t.uav_burstcount         (onchip_memory2_s1_agent_m0_burstcount),       \n\t\t.uav_read               (onchip_memory2_s1_agent_m0_read),             \n\t\t.uav_write              (onchip_memory2_s1_agent_m0_write),            \n\t\t.uav_waitrequest        (onchip_memory2_s1_agent_m0_waitrequest),      \n\t\t.uav_readdatavalid      (onchip_memory2_s1_agent_m0_readdatavalid),    \n\t\t.uav_byteenable         (onchip_memory2_s1_agent_m0_byteenable),       \n\t\t.uav_readdata           (onchip_memory2_s1_agent_m0_readdata),         \n\t\t.uav_writedata          (onchip_memory2_s1_agent_m0_writedata),        \n\t\t.uav_lock               (onchip_memory2_s1_agent_m0_lock),             \n\t\t.uav_debugaccess        (onchip_memory2_s1_agent_m0_debugaccess),      \n\t\t.av_address             (onchip_memory2_s1_address),                   \n\t\t.av_write               (onchip_memory2_s1_write),                     \n\t\t.av_readdata            (onchip_memory2_s1_readdata),                  \n\t\t.av_writedata           (onchip_memory2_s1_writedata),                 \n\t\t.av_byteenable          (onchip_memory2_s1_byteenable),                \n\t\t.av_chipselect          (onchip_memory2_s1_chipselect),                \n\t\t.av_clken               (onchip_memory2_s1_clken),                     \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) timer_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (timer_s1_agent_m0_address),                   \n\t\t.uav_burstcount         (timer_s1_agent_m0_burstcount),                \n\t\t.uav_read               (timer_s1_agent_m0_read),                      \n\t\t.uav_write              (timer_s1_agent_m0_write),                     \n\t\t.uav_waitrequest        (timer_s1_agent_m0_waitrequest),               \n\t\t.uav_readdatavalid      (timer_s1_agent_m0_readdatavalid),             \n\t\t.uav_byteenable         (timer_s1_agent_m0_byteenable),                \n\t\t.uav_readdata           (timer_s1_agent_m0_readdata),                  \n\t\t.uav_writedata          (timer_s1_agent_m0_writedata),                 \n\t\t.uav_lock               (timer_s1_agent_m0_lock),                      \n\t\t.uav_debugaccess        (timer_s1_agent_m0_debugaccess),               \n\t\t.av_address             (timer_s1_address),                            \n\t\t.av_write               (timer_s1_write),                              \n\t\t.av_readdata            (timer_s1_readdata),                           \n\t\t.av_writedata           (timer_s1_writedata),                          \n\t\t.av_chipselect          (timer_s1_chipselect),                         \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) key_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (key_s1_agent_m0_address),                     \n\t\t.uav_burstcount         (key_s1_agent_m0_burstcount),                  \n\t\t.uav_read               (key_s1_agent_m0_read),                        \n\t\t.uav_write              (key_s1_agent_m0_write),                       \n\t\t.uav_waitrequest        (key_s1_agent_m0_waitrequest),                 \n\t\t.uav_readdatavalid      (key_s1_agent_m0_readdatavalid),               \n\t\t.uav_byteenable         (key_s1_agent_m0_byteenable),                  \n\t\t.uav_readdata           (key_s1_agent_m0_readdata),                    \n\t\t.uav_writedata          (key_s1_agent_m0_writedata),                   \n\t\t.uav_lock               (key_s1_agent_m0_lock),                        \n\t\t.uav_debugaccess        (key_s1_agent_m0_debugaccess),                 \n\t\t.av_address             (key_s1_address),                              \n\t\t.av_write               (key_s1_write),                                \n\t\t.av_readdata            (key_s1_readdata),                             \n\t\t.av_writedata           (key_s1_writedata),                            \n\t\t.av_chipselect          (key_s1_chipselect),                           \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (25),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (16),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (2),\n\t\t.UAV_BYTEENABLE_W               (2),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (2),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (1),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (2),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sdram_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (sdram_s1_agent_m0_address),                   \n\t\t.uav_burstcount         (sdram_s1_agent_m0_burstcount),                \n\t\t.uav_read               (sdram_s1_agent_m0_read),                      \n\t\t.uav_write              (sdram_s1_agent_m0_write),                     \n\t\t.uav_waitrequest        (sdram_s1_agent_m0_waitrequest),               \n\t\t.uav_readdatavalid      (sdram_s1_agent_m0_readdatavalid),             \n\t\t.uav_byteenable         (sdram_s1_agent_m0_byteenable),                \n\t\t.uav_readdata           (sdram_s1_agent_m0_readdata),                  \n\t\t.uav_writedata          (sdram_s1_agent_m0_writedata),                 \n\t\t.uav_lock               (sdram_s1_agent_m0_lock),                      \n\t\t.uav_debugaccess        (sdram_s1_agent_m0_debugaccess),               \n\t\t.av_address             (sdram_s1_address),                            \n\t\t.av_write               (sdram_s1_write),                              \n\t\t.av_read                (sdram_s1_read),                               \n\t\t.av_readdata            (sdram_s1_readdata),                           \n\t\t.av_writedata           (sdram_s1_writedata),                          \n\t\t.av_byteenable          (sdram_s1_byteenable),                         \n\t\t.av_readdatavalid       (sdram_s1_readdatavalid),                      \n\t\t.av_waitrequest         (sdram_s1_waitrequest),                        \n\t\t.av_chipselect          (sdram_s1_chipselect),                         \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sync_in_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (sync_in_s1_agent_m0_address),                 \n\t\t.uav_burstcount         (sync_in_s1_agent_m0_burstcount),              \n\t\t.uav_read               (sync_in_s1_agent_m0_read),                    \n\t\t.uav_write              (sync_in_s1_agent_m0_write),                   \n\t\t.uav_waitrequest        (sync_in_s1_agent_m0_waitrequest),             \n\t\t.uav_readdatavalid      (sync_in_s1_agent_m0_readdatavalid),           \n\t\t.uav_byteenable         (sync_in_s1_agent_m0_byteenable),              \n\t\t.uav_readdata           (sync_in_s1_agent_m0_readdata),                \n\t\t.uav_writedata          (sync_in_s1_agent_m0_writedata),               \n\t\t.uav_lock               (sync_in_s1_agent_m0_lock),                    \n\t\t.uav_debugaccess        (sync_in_s1_agent_m0_debugaccess),             \n\t\t.av_address             (sync_in_s1_address),                          \n\t\t.av_write               (sync_in_s1_write),                            \n\t\t.av_readdata            (sync_in_s1_readdata),                         \n\t\t.av_writedata           (sync_in_s1_writedata),                        \n\t\t.av_chipselect          (sync_in_s1_chipselect),                       \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) data_out_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (data_out_s1_agent_m0_address),                \n\t\t.uav_burstcount         (data_out_s1_agent_m0_burstcount),             \n\t\t.uav_read               (data_out_s1_agent_m0_read),                   \n\t\t.uav_write              (data_out_s1_agent_m0_write),                  \n\t\t.uav_waitrequest        (data_out_s1_agent_m0_waitrequest),            \n\t\t.uav_readdatavalid      (data_out_s1_agent_m0_readdatavalid),          \n\t\t.uav_byteenable         (data_out_s1_agent_m0_byteenable),             \n\t\t.uav_readdata           (data_out_s1_agent_m0_readdata),               \n\t\t.uav_writedata          (data_out_s1_agent_m0_writedata),              \n\t\t.uav_lock               (data_out_s1_agent_m0_lock),                   \n\t\t.uav_debugaccess        (data_out_s1_agent_m0_debugaccess),            \n\t\t.av_address             (data_out_s1_address),                         \n\t\t.av_write               (data_out_s1_write),                           \n\t\t.av_readdata            (data_out_s1_readdata),                        \n\t\t.av_writedata           (data_out_s1_writedata),                       \n\t\t.av_chipselect          (data_out_s1_chipselect),                      \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) data_in_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (data_in_s1_agent_m0_address),                 \n\t\t.uav_burstcount         (data_in_s1_agent_m0_burstcount),              \n\t\t.uav_read               (data_in_s1_agent_m0_read),                    \n\t\t.uav_write              (data_in_s1_agent_m0_write),                   \n\t\t.uav_waitrequest        (data_in_s1_agent_m0_waitrequest),             \n\t\t.uav_readdatavalid      (data_in_s1_agent_m0_readdatavalid),           \n\t\t.uav_byteenable         (data_in_s1_agent_m0_byteenable),              \n\t\t.uav_readdata           (data_in_s1_agent_m0_readdata),                \n\t\t.uav_writedata          (data_in_s1_agent_m0_writedata),               \n\t\t.uav_lock               (data_in_s1_agent_m0_lock),                    \n\t\t.uav_debugaccess        (data_in_s1_agent_m0_debugaccess),             \n\t\t.av_address             (data_in_s1_address),                          \n\t\t.av_readdata            (data_in_s1_readdata),                         \n\t\t.av_write               (),                                            \n\t\t.av_read                (),                                            \n\t\t.av_writedata           (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_chipselect          (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) play_btn_in_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (play_btn_in_s1_agent_m0_address),             \n\t\t.uav_burstcount         (play_btn_in_s1_agent_m0_burstcount),          \n\t\t.uav_read               (play_btn_in_s1_agent_m0_read),                \n\t\t.uav_write              (play_btn_in_s1_agent_m0_write),               \n\t\t.uav_waitrequest        (play_btn_in_s1_agent_m0_waitrequest),         \n\t\t.uav_readdatavalid      (play_btn_in_s1_agent_m0_readdatavalid),       \n\t\t.uav_byteenable         (play_btn_in_s1_agent_m0_byteenable),          \n\t\t.uav_readdata           (play_btn_in_s1_agent_m0_readdata),            \n\t\t.uav_writedata          (play_btn_in_s1_agent_m0_writedata),           \n\t\t.uav_lock               (play_btn_in_s1_agent_m0_lock),                \n\t\t.uav_debugaccess        (play_btn_in_s1_agent_m0_debugaccess),         \n\t\t.av_address             (PLAY_BTN_IN_s1_address),                      \n\t\t.av_write               (PLAY_BTN_IN_s1_write),                        \n\t\t.av_readdata            (PLAY_BTN_IN_s1_readdata),                     \n\t\t.av_writedata           (PLAY_BTN_IN_s1_writedata),                    \n\t\t.av_chipselect          (PLAY_BTN_IN_s1_chipselect),                   \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) record_btn_in_s1_translator (\n\t\t.clk                    (pll_outclk0_clk),                             \n\t\t.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (record_btn_in_s1_agent_m0_address),           \n\t\t.uav_burstcount         (record_btn_in_s1_agent_m0_burstcount),        \n\t\t.uav_read               (record_btn_in_s1_agent_m0_read),              \n\t\t.uav_write              (record_btn_in_s1_agent_m0_write),             \n\t\t.uav_waitrequest        (record_btn_in_s1_agent_m0_waitrequest),       \n\t\t.uav_readdatavalid      (record_btn_in_s1_agent_m0_readdatavalid),     \n\t\t.uav_byteenable         (record_btn_in_s1_agent_m0_byteenable),        \n\t\t.uav_readdata           (record_btn_in_s1_agent_m0_readdata),          \n\t\t.uav_writedata          (record_btn_in_s1_agent_m0_writedata),         \n\t\t.uav_lock               (record_btn_in_s1_agent_m0_lock),              \n\t\t.uav_debugaccess        (record_btn_in_s1_agent_m0_debugaccess),       \n\t\t.av_address             (RECORD_BTN_IN_s1_address),                    \n\t\t.av_write               (RECORD_BTN_IN_s1_write),                      \n\t\t.av_readdata            (RECORD_BTN_IN_s1_readdata),                   \n\t\t.av_writedata           (RECORD_BTN_IN_s1_writedata),                  \n\t\t.av_chipselect          (RECORD_BTN_IN_s1_chipselect),                 \n\t\t.av_read                (),                                            \n\t\t.av_begintransfer       (),                                            \n\t\t.av_beginbursttransfer  (),                                            \n\t\t.av_burstcount          (),                                            \n\t\t.av_byteenable          (),                                            \n\t\t.av_readdatavalid       (1'b0),                                        \n\t\t.av_waitrequest         (1'b0),                                        \n\t\t.av_writebyteenable     (),                                            \n\t\t.av_lock                (),                                            \n\t\t.av_clken               (),                                            \n\t\t.uav_clken              (1'b0),                                        \n\t\t.av_debugaccess         (),                                            \n\t\t.av_outputenable        (),                                            \n\t\t.uav_response           (),                                            \n\t\t.av_response            (2'b00),                                       \n\t\t.uav_writeresponsevalid (),                                            \n\t\t.av_writeresponsevalid  (1'b0)                                         \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_QOS_H                 (83),\n\t\t.PKT_QOS_L                 (83),\n\t\t.PKT_DATA_SIDEBAND_H       (81),\n\t\t.PKT_DATA_SIDEBAND_L       (81),\n\t\t.PKT_ADDR_SIDEBAND_H       (80),\n\t\t.PKT_ADDR_SIDEBAND_L       (80),\n\t\t.PKT_BURST_TYPE_H          (79),\n\t\t.PKT_BURST_TYPE_L          (78),\n\t\t.PKT_CACHE_H               (99),\n\t\t.PKT_CACHE_L               (96),\n\t\t.PKT_THREAD_ID_H           (92),\n\t\t.PKT_THREAD_ID_L           (92),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_EXCLUSIVE       (68),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.ST_DATA_W                 (105),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (0),\n\t\t.BURSTWRAP_VALUE           (7),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) nios2_qsys_data_master_agent (\n\t\t.clk                   (pll_outclk0_clk),                                                           \n\t\t.reset                 (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                            \n\t\t.av_address            (nios2_qsys_data_master_translator_avalon_universal_master_0_address),       \n\t\t.av_write              (nios2_qsys_data_master_translator_avalon_universal_master_0_write),         \n\t\t.av_read               (nios2_qsys_data_master_translator_avalon_universal_master_0_read),          \n\t\t.av_writedata          (nios2_qsys_data_master_translator_avalon_universal_master_0_writedata),     \n\t\t.av_readdata           (nios2_qsys_data_master_translator_avalon_universal_master_0_readdata),      \n\t\t.av_waitrequest        (nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.av_readdatavalid      (nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.av_byteenable         (nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.av_burstcount         (nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.av_debugaccess        (nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_lock               (nios2_qsys_data_master_translator_avalon_universal_master_0_lock),          \n\t\t.cp_valid              (nios2_qsys_data_master_agent_cp_valid),                                     \n\t\t.cp_data               (nios2_qsys_data_master_agent_cp_data),                                      \n\t\t.cp_startofpacket      (nios2_qsys_data_master_agent_cp_startofpacket),                             \n\t\t.cp_endofpacket        (nios2_qsys_data_master_agent_cp_endofpacket),                               \n\t\t.cp_ready              (nios2_qsys_data_master_agent_cp_ready),                                     \n\t\t.rp_valid              (rsp_mux_src_valid),                                                         \n\t\t.rp_data               (rsp_mux_src_data),                                                          \n\t\t.rp_channel            (rsp_mux_src_channel),                                                       \n\t\t.rp_startofpacket      (rsp_mux_src_startofpacket),                                                 \n\t\t.rp_endofpacket        (rsp_mux_src_endofpacket),                                                   \n\t\t.rp_ready              (rsp_mux_src_ready),                                                         \n\t\t.av_response           (),                                                                          \n\t\t.av_writeresponsevalid ()                                                                           \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_QOS_H                 (83),\n\t\t.PKT_QOS_L                 (83),\n\t\t.PKT_DATA_SIDEBAND_H       (81),\n\t\t.PKT_DATA_SIDEBAND_L       (81),\n\t\t.PKT_ADDR_SIDEBAND_H       (80),\n\t\t.PKT_ADDR_SIDEBAND_L       (80),\n\t\t.PKT_BURST_TYPE_H          (79),\n\t\t.PKT_BURST_TYPE_L          (78),\n\t\t.PKT_CACHE_H               (99),\n\t\t.PKT_CACHE_L               (96),\n\t\t.PKT_THREAD_ID_H           (92),\n\t\t.PKT_THREAD_ID_L           (92),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_EXCLUSIVE       (68),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.ST_DATA_W                 (105),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (1),\n\t\t.BURSTWRAP_VALUE           (3),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) nios2_qsys_instruction_master_agent (\n\t\t.clk                   (pll_outclk0_clk),                                                                  \n\t\t.reset                 (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                   \n\t\t.av_address            (nios2_qsys_instruction_master_translator_avalon_universal_master_0_address),       \n\t\t.av_write              (nios2_qsys_instruction_master_translator_avalon_universal_master_0_write),         \n\t\t.av_read               (nios2_qsys_instruction_master_translator_avalon_universal_master_0_read),          \n\t\t.av_writedata          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata),     \n\t\t.av_readdata           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata),      \n\t\t.av_waitrequest        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.av_readdatavalid      (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.av_byteenable         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.av_burstcount         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.av_debugaccess        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_lock               (nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock),          \n\t\t.cp_valid              (nios2_qsys_instruction_master_agent_cp_valid),                                     \n\t\t.cp_data               (nios2_qsys_instruction_master_agent_cp_data),                                      \n\t\t.cp_startofpacket      (nios2_qsys_instruction_master_agent_cp_startofpacket),                             \n\t\t.cp_endofpacket        (nios2_qsys_instruction_master_agent_cp_endofpacket),                               \n\t\t.cp_ready              (nios2_qsys_instruction_master_agent_cp_ready),                                     \n\t\t.rp_valid              (rsp_mux_001_src_valid),                                                            \n\t\t.rp_data               (rsp_mux_001_src_data),                                                             \n\t\t.rp_channel            (rsp_mux_001_src_channel),                                                          \n\t\t.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                                    \n\t\t.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                      \n\t\t.rp_ready              (rsp_mux_001_src_ready),                                                            \n\t\t.av_response           (),                                                                                 \n\t\t.av_writeresponsevalid ()                                                                                  \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) jtag_uart_avalon_jtag_slave_agent (\n\t\t.clk                     (pll_outclk0_clk),                                              \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),                  \n\t\t.m0_address              (jtag_uart_avalon_jtag_slave_agent_m0_address),                 \n\t\t.m0_burstcount           (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),              \n\t\t.m0_byteenable           (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),             \n\t\t.m0_lock                 (jtag_uart_avalon_jtag_slave_agent_m0_lock),                    \n\t\t.m0_readdata             (jtag_uart_avalon_jtag_slave_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),           \n\t\t.m0_read                 (jtag_uart_avalon_jtag_slave_agent_m0_read),                    \n\t\t.m0_waitrequest          (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),             \n\t\t.m0_writedata            (jtag_uart_avalon_jtag_slave_agent_m0_writedata),               \n\t\t.m0_write                (jtag_uart_avalon_jtag_slave_agent_m0_write),                   \n\t\t.rp_endofpacket          (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),             \n\t\t.rp_ready                (jtag_uart_avalon_jtag_slave_agent_rp_ready),                   \n\t\t.rp_valid                (jtag_uart_avalon_jtag_slave_agent_rp_valid),                   \n\t\t.rp_data                 (jtag_uart_avalon_jtag_slave_agent_rp_data),                    \n\t\t.rp_startofpacket        (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_src_ready),                                            \n\t\t.cp_valid                (cmd_mux_src_valid),                                            \n\t\t.cp_data                 (cmd_mux_src_data),                                             \n\t\t.cp_startofpacket        (cmd_mux_src_startofpacket),                                    \n\t\t.cp_endofpacket          (cmd_mux_src_endofpacket),                                      \n\t\t.cp_channel              (cmd_mux_src_channel),                                          \n\t\t.rf_sink_ready           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            \n\t\t.rf_source_valid         (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                 \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                \n\t\t.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                        \n\t\t.m0_writeresponsevalid   (1'b0)                                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) jtag_uart_avalon_jtag_slave_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                              \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),                  \n\t\t.in_data           (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             \n\t\t.in_valid          (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            \n\t\t.in_ready          (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                        \n\t\t.csr_read          (1'b0),                                                         \n\t\t.csr_write         (1'b0),                                                         \n\t\t.csr_readdata      (),                                                             \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                         \n\t\t.almost_full_data  (),                                                             \n\t\t.almost_empty_data (),                                                             \n\t\t.in_empty          (1'b0),                                                         \n\t\t.out_empty         (),                                                             \n\t\t.in_error          (1'b0),                                                         \n\t\t.out_error         (),                                                             \n\t\t.in_channel        (1'b0),                                                         \n\t\t.out_channel       ()                                                              \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) sysid_qsys_control_slave_agent (\n\t\t.clk                     (pll_outclk0_clk),                                           \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),               \n\t\t.m0_address              (sysid_qsys_control_slave_agent_m0_address),                 \n\t\t.m0_burstcount           (sysid_qsys_control_slave_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sysid_qsys_control_slave_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sysid_qsys_control_slave_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sysid_qsys_control_slave_agent_m0_lock),                    \n\t\t.m0_readdata             (sysid_qsys_control_slave_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sysid_qsys_control_slave_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sysid_qsys_control_slave_agent_m0_read),                    \n\t\t.m0_waitrequest          (sysid_qsys_control_slave_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sysid_qsys_control_slave_agent_m0_writedata),               \n\t\t.m0_write                (sysid_qsys_control_slave_agent_m0_write),                   \n\t\t.rp_endofpacket          (sysid_qsys_control_slave_agent_rp_endofpacket),             \n\t\t.rp_ready                (sysid_qsys_control_slave_agent_rp_ready),                   \n\t\t.rp_valid                (sysid_qsys_control_slave_agent_rp_valid),                   \n\t\t.rp_data                 (sysid_qsys_control_slave_agent_rp_data),                    \n\t\t.rp_startofpacket        (sysid_qsys_control_slave_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_001_src_ready),                                     \n\t\t.cp_valid                (cmd_mux_001_src_valid),                                     \n\t\t.cp_data                 (cmd_mux_001_src_data),                                      \n\t\t.cp_startofpacket        (cmd_mux_001_src_startofpacket),                             \n\t\t.cp_endofpacket          (cmd_mux_001_src_endofpacket),                               \n\t\t.cp_channel              (cmd_mux_001_src_channel),                                   \n\t\t.rf_sink_ready           (sysid_qsys_control_slave_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sysid_qsys_control_slave_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sysid_qsys_control_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sysid_qsys_control_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sysid_qsys_control_slave_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sysid_qsys_control_slave_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sysid_qsys_control_slave_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sysid_qsys_control_slave_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sysid_qsys_control_slave_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sysid_qsys_control_slave_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                         \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                         \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                          \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                         \n\t\t.rdata_fifo_src_ready    (sysid_qsys_control_slave_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sysid_qsys_control_slave_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sysid_qsys_control_slave_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                     \n\t\t.m0_writeresponsevalid   (1'b0)                                                       \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_qsys_control_slave_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                           \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),               \n\t\t.in_data           (sysid_qsys_control_slave_agent_rf_source_data),             \n\t\t.in_valid          (sysid_qsys_control_slave_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_qsys_control_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_qsys_control_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_qsys_control_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_qsys_control_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_qsys_control_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_qsys_control_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_qsys_control_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_qsys_control_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                     \n\t\t.csr_read          (1'b0),                                                      \n\t\t.csr_write         (1'b0),                                                      \n\t\t.csr_readdata      (),                                                          \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                      \n\t\t.almost_full_data  (),                                                          \n\t\t.almost_empty_data (),                                                          \n\t\t.in_empty          (1'b0),                                                      \n\t\t.out_empty         (),                                                          \n\t\t.in_error          (1'b0),                                                      \n\t\t.out_error         (),                                                          \n\t\t.in_channel        (1'b0),                                                      \n\t\t.out_channel       ()                                                           \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) nios2_qsys_jtag_debug_module_agent (\n\t\t.clk                     (pll_outclk0_clk),                                               \n\t\t.reset                   (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                \n\t\t.m0_address              (nios2_qsys_jtag_debug_module_agent_m0_address),                 \n\t\t.m0_burstcount           (nios2_qsys_jtag_debug_module_agent_m0_burstcount),              \n\t\t.m0_byteenable           (nios2_qsys_jtag_debug_module_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (nios2_qsys_jtag_debug_module_agent_m0_debugaccess),             \n\t\t.m0_lock                 (nios2_qsys_jtag_debug_module_agent_m0_lock),                    \n\t\t.m0_readdata             (nios2_qsys_jtag_debug_module_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (nios2_qsys_jtag_debug_module_agent_m0_readdatavalid),           \n\t\t.m0_read                 (nios2_qsys_jtag_debug_module_agent_m0_read),                    \n\t\t.m0_waitrequest          (nios2_qsys_jtag_debug_module_agent_m0_waitrequest),             \n\t\t.m0_writedata            (nios2_qsys_jtag_debug_module_agent_m0_writedata),               \n\t\t.m0_write                (nios2_qsys_jtag_debug_module_agent_m0_write),                   \n\t\t.rp_endofpacket          (nios2_qsys_jtag_debug_module_agent_rp_endofpacket),             \n\t\t.rp_ready                (nios2_qsys_jtag_debug_module_agent_rp_ready),                   \n\t\t.rp_valid                (nios2_qsys_jtag_debug_module_agent_rp_valid),                   \n\t\t.rp_data                 (nios2_qsys_jtag_debug_module_agent_rp_data),                    \n\t\t.rp_startofpacket        (nios2_qsys_jtag_debug_module_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_002_src_ready),                                         \n\t\t.cp_valid                (cmd_mux_002_src_valid),                                         \n\t\t.cp_data                 (cmd_mux_002_src_data),                                          \n\t\t.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                 \n\t\t.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                   \n\t\t.cp_channel              (cmd_mux_002_src_channel),                                       \n\t\t.rf_sink_ready           (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (nios2_qsys_jtag_debug_module_agent_rf_source_ready),            \n\t\t.rf_source_valid         (nios2_qsys_jtag_debug_module_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (nios2_qsys_jtag_debug_module_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (nios2_qsys_jtag_debug_module_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (nios2_qsys_jtag_debug_module_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                             \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                             \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                              \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                             \n\t\t.rdata_fifo_src_ready    (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                         \n\t\t.m0_writeresponsevalid   (1'b0)                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) nios2_qsys_jtag_debug_module_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                               \n\t\t.reset             (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                \n\t\t.in_data           (nios2_qsys_jtag_debug_module_agent_rf_source_data),             \n\t\t.in_valid          (nios2_qsys_jtag_debug_module_agent_rf_source_valid),            \n\t\t.in_ready          (nios2_qsys_jtag_debug_module_agent_rf_source_ready),            \n\t\t.in_startofpacket  (nios2_qsys_jtag_debug_module_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (nios2_qsys_jtag_debug_module_agent_rf_source_endofpacket),      \n\t\t.out_data          (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (nios2_qsys_jtag_debug_module_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                         \n\t\t.csr_read          (1'b0),                                                          \n\t\t.csr_write         (1'b0),                                                          \n\t\t.csr_readdata      (),                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                          \n\t\t.almost_full_data  (),                                                              \n\t\t.almost_empty_data (),                                                              \n\t\t.in_empty          (1'b0),                                                          \n\t\t.out_empty         (),                                                              \n\t\t.in_error          (1'b0),                                                          \n\t\t.out_error         (),                                                              \n\t\t.in_channel        (1'b0),                                                          \n\t\t.out_channel       ()                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) onchip_memory2_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                                    \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),        \n\t\t.m0_address              (onchip_memory2_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (onchip_memory2_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (onchip_memory2_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (onchip_memory2_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (onchip_memory2_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (onchip_memory2_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (onchip_memory2_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (onchip_memory2_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (onchip_memory2_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (onchip_memory2_s1_agent_m0_writedata),               \n\t\t.m0_write                (onchip_memory2_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (onchip_memory2_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (onchip_memory2_s1_agent_rp_ready),                   \n\t\t.rp_valid                (onchip_memory2_s1_agent_rp_valid),                   \n\t\t.rp_data                 (onchip_memory2_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (onchip_memory2_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_003_src_ready),                              \n\t\t.cp_valid                (cmd_mux_003_src_valid),                              \n\t\t.cp_data                 (cmd_mux_003_src_data),                               \n\t\t.cp_startofpacket        (cmd_mux_003_src_startofpacket),                      \n\t\t.cp_endofpacket          (cmd_mux_003_src_endofpacket),                        \n\t\t.cp_channel              (cmd_mux_003_src_channel),                            \n\t\t.rf_sink_ready           (onchip_memory2_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (onchip_memory2_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (onchip_memory2_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (onchip_memory2_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (onchip_memory2_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (onchip_memory2_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (onchip_memory2_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (onchip_memory2_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (onchip_memory2_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (onchip_memory2_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                  \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                  \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                   \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                  \n\t\t.rdata_fifo_src_ready    (onchip_memory2_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (onchip_memory2_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (onchip_memory2_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_memory2_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                    \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),        \n\t\t.in_data           (onchip_memory2_s1_agent_rf_source_data),             \n\t\t.in_valid          (onchip_memory2_s1_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_memory2_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_memory2_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_memory2_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_memory2_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_memory2_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_memory2_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_memory2_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_memory2_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                              \n\t\t.csr_read          (1'b0),                                               \n\t\t.csr_write         (1'b0),                                               \n\t\t.csr_readdata      (),                                                   \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),               \n\t\t.almost_full_data  (),                                                   \n\t\t.almost_empty_data (),                                                   \n\t\t.in_empty          (1'b0),                                               \n\t\t.out_empty         (),                                                   \n\t\t.in_error          (1'b0),                                               \n\t\t.out_error         (),                                                   \n\t\t.in_channel        (1'b0),                                               \n\t\t.out_channel       ()                                                    \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) timer_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                             \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.m0_address              (timer_s1_agent_m0_address),                   \n\t\t.m0_burstcount           (timer_s1_agent_m0_burstcount),                \n\t\t.m0_byteenable           (timer_s1_agent_m0_byteenable),                \n\t\t.m0_debugaccess          (timer_s1_agent_m0_debugaccess),               \n\t\t.m0_lock                 (timer_s1_agent_m0_lock),                      \n\t\t.m0_readdata             (timer_s1_agent_m0_readdata),                  \n\t\t.m0_readdatavalid        (timer_s1_agent_m0_readdatavalid),             \n\t\t.m0_read                 (timer_s1_agent_m0_read),                      \n\t\t.m0_waitrequest          (timer_s1_agent_m0_waitrequest),               \n\t\t.m0_writedata            (timer_s1_agent_m0_writedata),                 \n\t\t.m0_write                (timer_s1_agent_m0_write),                     \n\t\t.rp_endofpacket          (timer_s1_agent_rp_endofpacket),               \n\t\t.rp_ready                (timer_s1_agent_rp_ready),                     \n\t\t.rp_valid                (timer_s1_agent_rp_valid),                     \n\t\t.rp_data                 (timer_s1_agent_rp_data),                      \n\t\t.rp_startofpacket        (timer_s1_agent_rp_startofpacket),             \n\t\t.cp_ready                (cmd_mux_004_src_ready),                       \n\t\t.cp_valid                (cmd_mux_004_src_valid),                       \n\t\t.cp_data                 (cmd_mux_004_src_data),                        \n\t\t.cp_startofpacket        (cmd_mux_004_src_startofpacket),               \n\t\t.cp_endofpacket          (cmd_mux_004_src_endofpacket),                 \n\t\t.cp_channel              (cmd_mux_004_src_channel),                     \n\t\t.rf_sink_ready           (timer_s1_agent_rsp_fifo_out_ready),           \n\t\t.rf_sink_valid           (timer_s1_agent_rsp_fifo_out_valid),           \n\t\t.rf_sink_startofpacket   (timer_s1_agent_rsp_fifo_out_startofpacket),   \n\t\t.rf_sink_endofpacket     (timer_s1_agent_rsp_fifo_out_endofpacket),     \n\t\t.rf_sink_data            (timer_s1_agent_rsp_fifo_out_data),            \n\t\t.rf_source_ready         (timer_s1_agent_rf_source_ready),              \n\t\t.rf_source_valid         (timer_s1_agent_rf_source_valid),              \n\t\t.rf_source_startofpacket (timer_s1_agent_rf_source_startofpacket),      \n\t\t.rf_source_endofpacket   (timer_s1_agent_rf_source_endofpacket),        \n\t\t.rf_source_data          (timer_s1_agent_rf_source_data),               \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),           \n\t\t.rdata_fifo_src_ready    (timer_s1_agent_rdata_fifo_src_ready),         \n\t\t.rdata_fifo_src_valid    (timer_s1_agent_rdata_fifo_src_valid),         \n\t\t.rdata_fifo_src_data     (timer_s1_agent_rdata_fifo_src_data),          \n\t\t.m0_response             (2'b00),                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) timer_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (timer_s1_agent_rf_source_data),               \n\t\t.in_valid          (timer_s1_agent_rf_source_valid),              \n\t\t.in_ready          (timer_s1_agent_rf_source_ready),              \n\t\t.in_startofpacket  (timer_s1_agent_rf_source_startofpacket),      \n\t\t.in_endofpacket    (timer_s1_agent_rf_source_endofpacket),        \n\t\t.out_data          (timer_s1_agent_rsp_fifo_out_data),            \n\t\t.out_valid         (timer_s1_agent_rsp_fifo_out_valid),           \n\t\t.out_ready         (timer_s1_agent_rsp_fifo_out_ready),           \n\t\t.out_startofpacket (timer_s1_agent_rsp_fifo_out_startofpacket),   \n\t\t.out_endofpacket   (timer_s1_agent_rsp_fifo_out_endofpacket),     \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) key_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                             \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.m0_address              (key_s1_agent_m0_address),                     \n\t\t.m0_burstcount           (key_s1_agent_m0_burstcount),                  \n\t\t.m0_byteenable           (key_s1_agent_m0_byteenable),                  \n\t\t.m0_debugaccess          (key_s1_agent_m0_debugaccess),                 \n\t\t.m0_lock                 (key_s1_agent_m0_lock),                        \n\t\t.m0_readdata             (key_s1_agent_m0_readdata),                    \n\t\t.m0_readdatavalid        (key_s1_agent_m0_readdatavalid),               \n\t\t.m0_read                 (key_s1_agent_m0_read),                        \n\t\t.m0_waitrequest          (key_s1_agent_m0_waitrequest),                 \n\t\t.m0_writedata            (key_s1_agent_m0_writedata),                   \n\t\t.m0_write                (key_s1_agent_m0_write),                       \n\t\t.rp_endofpacket          (key_s1_agent_rp_endofpacket),                 \n\t\t.rp_ready                (key_s1_agent_rp_ready),                       \n\t\t.rp_valid                (key_s1_agent_rp_valid),                       \n\t\t.rp_data                 (key_s1_agent_rp_data),                        \n\t\t.rp_startofpacket        (key_s1_agent_rp_startofpacket),               \n\t\t.cp_ready                (cmd_mux_005_src_ready),                       \n\t\t.cp_valid                (cmd_mux_005_src_valid),                       \n\t\t.cp_data                 (cmd_mux_005_src_data),                        \n\t\t.cp_startofpacket        (cmd_mux_005_src_startofpacket),               \n\t\t.cp_endofpacket          (cmd_mux_005_src_endofpacket),                 \n\t\t.cp_channel              (cmd_mux_005_src_channel),                     \n\t\t.rf_sink_ready           (key_s1_agent_rsp_fifo_out_ready),             \n\t\t.rf_sink_valid           (key_s1_agent_rsp_fifo_out_valid),             \n\t\t.rf_sink_startofpacket   (key_s1_agent_rsp_fifo_out_startofpacket),     \n\t\t.rf_sink_endofpacket     (key_s1_agent_rsp_fifo_out_endofpacket),       \n\t\t.rf_sink_data            (key_s1_agent_rsp_fifo_out_data),              \n\t\t.rf_source_ready         (key_s1_agent_rf_source_ready),                \n\t\t.rf_source_valid         (key_s1_agent_rf_source_valid),                \n\t\t.rf_source_startofpacket (key_s1_agent_rf_source_startofpacket),        \n\t\t.rf_source_endofpacket   (key_s1_agent_rf_source_endofpacket),          \n\t\t.rf_source_data          (key_s1_agent_rf_source_data),                 \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),           \n\t\t.rdata_fifo_src_ready    (key_s1_agent_rdata_fifo_src_ready),           \n\t\t.rdata_fifo_src_valid    (key_s1_agent_rdata_fifo_src_valid),           \n\t\t.rdata_fifo_src_data     (key_s1_agent_rdata_fifo_src_data),            \n\t\t.m0_response             (2'b00),                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) key_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (key_s1_agent_rf_source_data),                 \n\t\t.in_valid          (key_s1_agent_rf_source_valid),                \n\t\t.in_ready          (key_s1_agent_rf_source_ready),                \n\t\t.in_startofpacket  (key_s1_agent_rf_source_startofpacket),        \n\t\t.in_endofpacket    (key_s1_agent_rf_source_endofpacket),          \n\t\t.out_data          (key_s1_agent_rsp_fifo_out_data),              \n\t\t.out_valid         (key_s1_agent_rsp_fifo_out_valid),             \n\t\t.out_ready         (key_s1_agent_rsp_fifo_out_ready),             \n\t\t.out_startofpacket (key_s1_agent_rsp_fifo_out_startofpacket),     \n\t\t.out_endofpacket   (key_s1_agent_rsp_fifo_out_endofpacket),       \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (86),\n\t\t.PKT_ORI_BURST_SIZE_L      (84),\n\t\t.PKT_RESPONSE_STATUS_H     (83),\n\t\t.PKT_RESPONSE_STATUS_L     (82),\n\t\t.PKT_BURST_SIZE_H          (59),\n\t\t.PKT_BURST_SIZE_L          (57),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_BEGIN_BURST           (64),\n\t\t.PKT_PROTECTION_H          (77),\n\t\t.PKT_PROTECTION_L          (75),\n\t\t.PKT_BURSTWRAP_H           (56),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_DATA_H                (15),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_SRC_ID_H              (69),\n\t\t.PKT_SRC_ID_L              (66),\n\t\t.PKT_DEST_ID_H             (73),\n\t\t.PKT_DEST_ID_L             (70),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (87),\n\t\t.AVS_BURSTCOUNT_W          (2),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) sdram_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                              \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.m0_address              (sdram_s1_agent_m0_address),                    \n\t\t.m0_burstcount           (sdram_s1_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (sdram_s1_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (sdram_s1_agent_m0_debugaccess),                \n\t\t.m0_lock                 (sdram_s1_agent_m0_lock),                       \n\t\t.m0_readdata             (sdram_s1_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (sdram_s1_agent_m0_readdatavalid),              \n\t\t.m0_read                 (sdram_s1_agent_m0_read),                       \n\t\t.m0_waitrequest          (sdram_s1_agent_m0_waitrequest),                \n\t\t.m0_writedata            (sdram_s1_agent_m0_writedata),                  \n\t\t.m0_write                (sdram_s1_agent_m0_write),                      \n\t\t.rp_endofpacket          (sdram_s1_agent_rp_endofpacket),                \n\t\t.rp_ready                (sdram_s1_agent_rp_ready),                      \n\t\t.rp_valid                (sdram_s1_agent_rp_valid),                      \n\t\t.rp_data                 (sdram_s1_agent_rp_data),                       \n\t\t.rp_startofpacket        (sdram_s1_agent_rp_startofpacket),              \n\t\t.cp_ready                (sdram_s1_burst_adapter_source0_ready),         \n\t\t.cp_valid                (sdram_s1_burst_adapter_source0_valid),         \n\t\t.cp_data                 (sdram_s1_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (sdram_s1_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (sdram_s1_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (sdram_s1_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (sdram_s1_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (sdram_s1_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (sdram_s1_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (sdram_s1_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (sdram_s1_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (sdram_s1_agent_rf_source_ready),               \n\t\t.rf_source_valid         (sdram_s1_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (sdram_s1_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (sdram_s1_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (sdram_s1_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),            \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),            \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),             \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),            \n\t\t.rdata_fifo_src_ready    (sdram_s1_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (sdram_s1_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (sdram_s1_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                        \n\t\t.m0_writeresponsevalid   (1'b0)                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (88),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (sdram_s1_agent_rf_source_data),               \n\t\t.in_valid          (sdram_s1_agent_rf_source_valid),              \n\t\t.in_ready          (sdram_s1_agent_rf_source_ready),              \n\t\t.in_startofpacket  (sdram_s1_agent_rf_source_startofpacket),      \n\t\t.in_endofpacket    (sdram_s1_agent_rf_source_endofpacket),        \n\t\t.out_data          (sdram_s1_agent_rsp_fifo_out_data),            \n\t\t.out_valid         (sdram_s1_agent_rsp_fifo_out_valid),           \n\t\t.out_ready         (sdram_s1_agent_rsp_fifo_out_ready),           \n\t\t.out_startofpacket (sdram_s1_agent_rsp_fifo_out_startofpacket),   \n\t\t.out_endofpacket   (sdram_s1_agent_rsp_fifo_out_endofpacket),     \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (18),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (3),\n\t\t.USE_MEMORY_BLOCKS   (1),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_agent_rdata_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (sdram_s1_agent_rdata_fifo_src_data),          \n\t\t.in_valid          (sdram_s1_agent_rdata_fifo_src_valid),         \n\t\t.in_ready          (sdram_s1_agent_rdata_fifo_src_ready),         \n\t\t.out_data          (sdram_s1_agent_rdata_fifo_out_data),          \n\t\t.out_valid         (sdram_s1_agent_rdata_fifo_out_valid),         \n\t\t.out_ready         (sdram_s1_agent_rdata_fifo_out_ready),         \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_startofpacket  (1'b0),                                        \n\t\t.in_endofpacket    (1'b0),                                        \n\t\t.out_startofpacket (),                                            \n\t\t.out_endofpacket   (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) sync_in_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                             \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.m0_address              (sync_in_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (sync_in_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sync_in_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sync_in_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sync_in_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (sync_in_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sync_in_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sync_in_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (sync_in_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sync_in_s1_agent_m0_writedata),               \n\t\t.m0_write                (sync_in_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (sync_in_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (sync_in_s1_agent_rp_ready),                   \n\t\t.rp_valid                (sync_in_s1_agent_rp_valid),                   \n\t\t.rp_data                 (sync_in_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (sync_in_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_007_src_ready),                       \n\t\t.cp_valid                (cmd_mux_007_src_valid),                       \n\t\t.cp_data                 (cmd_mux_007_src_data),                        \n\t\t.cp_startofpacket        (cmd_mux_007_src_startofpacket),               \n\t\t.cp_endofpacket          (cmd_mux_007_src_endofpacket),                 \n\t\t.cp_channel              (cmd_mux_007_src_channel),                     \n\t\t.rf_sink_ready           (sync_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sync_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sync_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sync_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sync_in_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sync_in_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sync_in_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sync_in_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sync_in_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sync_in_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),           \n\t\t.rdata_fifo_src_ready    (sync_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sync_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sync_in_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sync_in_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (sync_in_s1_agent_rf_source_data),             \n\t\t.in_valid          (sync_in_s1_agent_rf_source_valid),            \n\t\t.in_ready          (sync_in_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sync_in_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sync_in_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (sync_in_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sync_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sync_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sync_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sync_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) data_out_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                              \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.m0_address              (data_out_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (data_out_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (data_out_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (data_out_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (data_out_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (data_out_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (data_out_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (data_out_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (data_out_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (data_out_s1_agent_m0_writedata),               \n\t\t.m0_write                (data_out_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (data_out_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (data_out_s1_agent_rp_ready),                   \n\t\t.rp_valid                (data_out_s1_agent_rp_valid),                   \n\t\t.rp_data                 (data_out_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (data_out_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_008_src_ready),                        \n\t\t.cp_valid                (cmd_mux_008_src_valid),                        \n\t\t.cp_data                 (cmd_mux_008_src_data),                         \n\t\t.cp_startofpacket        (cmd_mux_008_src_startofpacket),                \n\t\t.cp_endofpacket          (cmd_mux_008_src_endofpacket),                  \n\t\t.cp_channel              (cmd_mux_008_src_channel),                      \n\t\t.rf_sink_ready           (data_out_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (data_out_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (data_out_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (data_out_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (data_out_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (data_out_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (data_out_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (data_out_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (data_out_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (data_out_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),            \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),            \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),             \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),            \n\t\t.rdata_fifo_src_ready    (data_out_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (data_out_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (data_out_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                        \n\t\t.m0_writeresponsevalid   (1'b0)                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) data_out_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                              \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.in_data           (data_out_s1_agent_rf_source_data),             \n\t\t.in_valid          (data_out_s1_agent_rf_source_valid),            \n\t\t.in_ready          (data_out_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (data_out_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (data_out_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (data_out_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (data_out_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (data_out_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (data_out_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (data_out_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                        \n\t\t.csr_read          (1'b0),                                         \n\t\t.csr_write         (1'b0),                                         \n\t\t.csr_readdata      (),                                             \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),         \n\t\t.almost_full_data  (),                                             \n\t\t.almost_empty_data (),                                             \n\t\t.in_empty          (1'b0),                                         \n\t\t.out_empty         (),                                             \n\t\t.in_error          (1'b0),                                         \n\t\t.out_error         (),                                             \n\t\t.in_channel        (1'b0),                                         \n\t\t.out_channel       ()                                              \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) data_in_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                             \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.m0_address              (data_in_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (data_in_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (data_in_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (data_in_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (data_in_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (data_in_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (data_in_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (data_in_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (data_in_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (data_in_s1_agent_m0_writedata),               \n\t\t.m0_write                (data_in_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (data_in_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (data_in_s1_agent_rp_ready),                   \n\t\t.rp_valid                (data_in_s1_agent_rp_valid),                   \n\t\t.rp_data                 (data_in_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (data_in_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_009_src_ready),                       \n\t\t.cp_valid                (cmd_mux_009_src_valid),                       \n\t\t.cp_data                 (cmd_mux_009_src_data),                        \n\t\t.cp_startofpacket        (cmd_mux_009_src_startofpacket),               \n\t\t.cp_endofpacket          (cmd_mux_009_src_endofpacket),                 \n\t\t.cp_channel              (cmd_mux_009_src_channel),                     \n\t\t.rf_sink_ready           (data_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (data_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (data_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (data_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (data_in_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (data_in_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (data_in_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (data_in_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (data_in_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (data_in_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),           \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),           \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),            \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),           \n\t\t.rdata_fifo_src_ready    (data_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (data_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (data_in_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) data_in_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                             \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_data           (data_in_s1_agent_rf_source_data),             \n\t\t.in_valid          (data_in_s1_agent_rf_source_valid),            \n\t\t.in_ready          (data_in_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (data_in_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (data_in_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (data_in_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (data_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (data_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (data_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (data_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                       \n\t\t.csr_read          (1'b0),                                        \n\t\t.csr_write         (1'b0),                                        \n\t\t.csr_readdata      (),                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),        \n\t\t.almost_full_data  (),                                            \n\t\t.almost_empty_data (),                                            \n\t\t.in_empty          (1'b0),                                        \n\t\t.out_empty         (),                                            \n\t\t.in_error          (1'b0),                                        \n\t\t.out_error         (),                                            \n\t\t.in_channel        (1'b0),                                        \n\t\t.out_channel       ()                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) play_btn_in_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                                 \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),     \n\t\t.m0_address              (play_btn_in_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (play_btn_in_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (play_btn_in_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (play_btn_in_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (play_btn_in_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (play_btn_in_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (play_btn_in_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (play_btn_in_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (play_btn_in_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (play_btn_in_s1_agent_m0_writedata),               \n\t\t.m0_write                (play_btn_in_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (play_btn_in_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (play_btn_in_s1_agent_rp_ready),                   \n\t\t.rp_valid                (play_btn_in_s1_agent_rp_valid),                   \n\t\t.rp_data                 (play_btn_in_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (play_btn_in_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_010_src_ready),                           \n\t\t.cp_valid                (cmd_mux_010_src_valid),                           \n\t\t.cp_data                 (cmd_mux_010_src_data),                            \n\t\t.cp_startofpacket        (cmd_mux_010_src_startofpacket),                   \n\t\t.cp_endofpacket          (cmd_mux_010_src_endofpacket),                     \n\t\t.cp_channel              (cmd_mux_010_src_channel),                         \n\t\t.rf_sink_ready           (play_btn_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (play_btn_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (play_btn_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (play_btn_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (play_btn_in_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (play_btn_in_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (play_btn_in_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (play_btn_in_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (play_btn_in_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (play_btn_in_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_010_out_0_ready),               \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_010_out_0_valid),               \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_010_out_0_data),                \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_010_out_0_error),               \n\t\t.rdata_fifo_src_ready    (play_btn_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (play_btn_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (play_btn_in_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                           \n\t\t.m0_writeresponsevalid   (1'b0)                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) play_btn_in_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                 \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),     \n\t\t.in_data           (play_btn_in_s1_agent_rf_source_data),             \n\t\t.in_valid          (play_btn_in_s1_agent_rf_source_valid),            \n\t\t.in_ready          (play_btn_in_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (play_btn_in_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (play_btn_in_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (play_btn_in_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (play_btn_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (play_btn_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (play_btn_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (play_btn_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                           \n\t\t.csr_read          (1'b0),                                            \n\t\t.csr_write         (1'b0),                                            \n\t\t.csr_readdata      (),                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),            \n\t\t.almost_full_data  (),                                                \n\t\t.almost_empty_data (),                                                \n\t\t.in_empty          (1'b0),                                            \n\t\t.out_empty         (),                                                \n\t\t.in_error          (1'b0),                                            \n\t\t.out_error         (),                                                \n\t\t.in_channel        (1'b0),                                            \n\t\t.out_channel       ()                                                 \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (104),\n\t\t.PKT_ORI_BURST_SIZE_L      (102),\n\t\t.PKT_RESPONSE_STATUS_H     (101),\n\t\t.PKT_RESPONSE_STATUS_L     (100),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_PROTECTION_H          (95),\n\t\t.PKT_PROTECTION_L          (93),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (87),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (91),\n\t\t.PKT_DEST_ID_L             (88),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.ST_DATA_W                 (105),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) record_btn_in_s1_agent (\n\t\t.clk                     (pll_outclk0_clk),                                   \n\t\t.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),       \n\t\t.m0_address              (record_btn_in_s1_agent_m0_address),                 \n\t\t.m0_burstcount           (record_btn_in_s1_agent_m0_burstcount),              \n\t\t.m0_byteenable           (record_btn_in_s1_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (record_btn_in_s1_agent_m0_debugaccess),             \n\t\t.m0_lock                 (record_btn_in_s1_agent_m0_lock),                    \n\t\t.m0_readdata             (record_btn_in_s1_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (record_btn_in_s1_agent_m0_readdatavalid),           \n\t\t.m0_read                 (record_btn_in_s1_agent_m0_read),                    \n\t\t.m0_waitrequest          (record_btn_in_s1_agent_m0_waitrequest),             \n\t\t.m0_writedata            (record_btn_in_s1_agent_m0_writedata),               \n\t\t.m0_write                (record_btn_in_s1_agent_m0_write),                   \n\t\t.rp_endofpacket          (record_btn_in_s1_agent_rp_endofpacket),             \n\t\t.rp_ready                (record_btn_in_s1_agent_rp_ready),                   \n\t\t.rp_valid                (record_btn_in_s1_agent_rp_valid),                   \n\t\t.rp_data                 (record_btn_in_s1_agent_rp_data),                    \n\t\t.rp_startofpacket        (record_btn_in_s1_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_mux_011_src_ready),                             \n\t\t.cp_valid                (cmd_mux_011_src_valid),                             \n\t\t.cp_data                 (cmd_mux_011_src_data),                              \n\t\t.cp_startofpacket        (cmd_mux_011_src_startofpacket),                     \n\t\t.cp_endofpacket          (cmd_mux_011_src_endofpacket),                       \n\t\t.cp_channel              (cmd_mux_011_src_channel),                           \n\t\t.rf_sink_ready           (record_btn_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (record_btn_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (record_btn_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (record_btn_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (record_btn_in_s1_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (record_btn_in_s1_agent_rf_source_ready),            \n\t\t.rf_source_valid         (record_btn_in_s1_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (record_btn_in_s1_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (record_btn_in_s1_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (record_btn_in_s1_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_011_out_0_ready),                 \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_011_out_0_valid),                 \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_011_out_0_data),                  \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_011_out_0_error),                 \n\t\t.rdata_fifo_src_ready    (record_btn_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (record_btn_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (record_btn_in_s1_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                             \n\t\t.m0_writeresponsevalid   (1'b0)                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (106),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) record_btn_in_s1_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                   \n\t\t.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),       \n\t\t.in_data           (record_btn_in_s1_agent_rf_source_data),             \n\t\t.in_valid          (record_btn_in_s1_agent_rf_source_valid),            \n\t\t.in_ready          (record_btn_in_s1_agent_rf_source_ready),            \n\t\t.in_startofpacket  (record_btn_in_s1_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (record_btn_in_s1_agent_rf_source_endofpacket),      \n\t\t.out_data          (record_btn_in_s1_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (record_btn_in_s1_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (record_btn_in_s1_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (record_btn_in_s1_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (record_btn_in_s1_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                             \n\t\t.csr_read          (1'b0),                                              \n\t\t.csr_write         (1'b0),                                              \n\t\t.csr_readdata      (),                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),              \n\t\t.almost_full_data  (),                                                  \n\t\t.almost_empty_data (),                                                  \n\t\t.in_empty          (1'b0),                                              \n\t\t.out_empty         (),                                                  \n\t\t.in_error          (1'b0),                                              \n\t\t.out_error         (),                                                  \n\t\t.in_channel        (1'b0),                                              \n\t\t.out_channel       ()                                                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router router (\n\t\t.sink_ready         (nios2_qsys_data_master_agent_cp_ready),          \n\t\t.sink_valid         (nios2_qsys_data_master_agent_cp_valid),          \n\t\t.sink_data          (nios2_qsys_data_master_agent_cp_data),           \n\t\t.sink_startofpacket (nios2_qsys_data_master_agent_cp_startofpacket),  \n\t\t.sink_endofpacket   (nios2_qsys_data_master_agent_cp_endofpacket),    \n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_src_ready),                               \n\t\t.src_valid          (router_src_valid),                               \n\t\t.src_data           (router_src_data),                                \n\t\t.src_channel        (router_src_channel),                             \n\t\t.src_startofpacket  (router_src_startofpacket),                       \n\t\t.src_endofpacket    (router_src_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_001 router_001 (\n\t\t.sink_ready         (nios2_qsys_instruction_master_agent_cp_ready),         \n\t\t.sink_valid         (nios2_qsys_instruction_master_agent_cp_valid),         \n\t\t.sink_data          (nios2_qsys_instruction_master_agent_cp_data),          \n\t\t.sink_startofpacket (nios2_qsys_instruction_master_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (nios2_qsys_instruction_master_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                      \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset),       \n\t\t.src_ready          (router_001_src_ready),                                 \n\t\t.src_valid          (router_001_src_valid),                                 \n\t\t.src_data           (router_001_src_data),                                  \n\t\t.src_channel        (router_001_src_channel),                               \n\t\t.src_startofpacket  (router_001_src_startofpacket),                         \n\t\t.src_endofpacket    (router_001_src_endofpacket)                            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_002 (\n\t\t.sink_ready         (jtag_uart_avalon_jtag_slave_agent_rp_ready),         \n\t\t.sink_valid         (jtag_uart_avalon_jtag_slave_agent_rp_valid),         \n\t\t.sink_data          (jtag_uart_avalon_jtag_slave_agent_rp_data),          \n\t\t.sink_startofpacket (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                    \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset),        \n\t\t.src_ready          (router_002_src_ready),                               \n\t\t.src_valid          (router_002_src_valid),                               \n\t\t.src_data           (router_002_src_data),                                \n\t\t.src_channel        (router_002_src_channel),                             \n\t\t.src_startofpacket  (router_002_src_startofpacket),                       \n\t\t.src_endofpacket    (router_002_src_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_003 (\n\t\t.sink_ready         (sysid_qsys_control_slave_agent_rp_ready),         \n\t\t.sink_valid         (sysid_qsys_control_slave_agent_rp_valid),         \n\t\t.sink_data          (sysid_qsys_control_slave_agent_rp_data),          \n\t\t.sink_startofpacket (sysid_qsys_control_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sysid_qsys_control_slave_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                 \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset),     \n\t\t.src_ready          (router_003_src_ready),                            \n\t\t.src_valid          (router_003_src_valid),                            \n\t\t.src_data           (router_003_src_data),                             \n\t\t.src_channel        (router_003_src_channel),                          \n\t\t.src_startofpacket  (router_003_src_startofpacket),                    \n\t\t.src_endofpacket    (router_003_src_endofpacket)                       \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_004 router_004 (\n\t\t.sink_ready         (nios2_qsys_jtag_debug_module_agent_rp_ready),         \n\t\t.sink_valid         (nios2_qsys_jtag_debug_module_agent_rp_valid),         \n\t\t.sink_data          (nios2_qsys_jtag_debug_module_agent_rp_data),          \n\t\t.sink_startofpacket (nios2_qsys_jtag_debug_module_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (nios2_qsys_jtag_debug_module_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                     \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset),      \n\t\t.src_ready          (router_004_src_ready),                                \n\t\t.src_valid          (router_004_src_valid),                                \n\t\t.src_data           (router_004_src_data),                                 \n\t\t.src_channel        (router_004_src_channel),                              \n\t\t.src_startofpacket  (router_004_src_startofpacket),                        \n\t\t.src_endofpacket    (router_004_src_endofpacket)                           \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_004 router_005 (\n\t\t.sink_ready         (onchip_memory2_s1_agent_rp_ready),            \n\t\t.sink_valid         (onchip_memory2_s1_agent_rp_valid),            \n\t\t.sink_data          (onchip_memory2_s1_agent_rp_data),             \n\t\t.sink_startofpacket (onchip_memory2_s1_agent_rp_startofpacket),    \n\t\t.sink_endofpacket   (onchip_memory2_s1_agent_rp_endofpacket),      \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_005_src_ready),                        \n\t\t.src_valid          (router_005_src_valid),                        \n\t\t.src_data           (router_005_src_data),                         \n\t\t.src_channel        (router_005_src_channel),                      \n\t\t.src_startofpacket  (router_005_src_startofpacket),                \n\t\t.src_endofpacket    (router_005_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_006 (\n\t\t.sink_ready         (timer_s1_agent_rp_ready),                     \n\t\t.sink_valid         (timer_s1_agent_rp_valid),                     \n\t\t.sink_data          (timer_s1_agent_rp_data),                      \n\t\t.sink_startofpacket (timer_s1_agent_rp_startofpacket),             \n\t\t.sink_endofpacket   (timer_s1_agent_rp_endofpacket),               \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_006_src_ready),                        \n\t\t.src_valid          (router_006_src_valid),                        \n\t\t.src_data           (router_006_src_data),                         \n\t\t.src_channel        (router_006_src_channel),                      \n\t\t.src_startofpacket  (router_006_src_startofpacket),                \n\t\t.src_endofpacket    (router_006_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_007 (\n\t\t.sink_ready         (key_s1_agent_rp_ready),                       \n\t\t.sink_valid         (key_s1_agent_rp_valid),                       \n\t\t.sink_data          (key_s1_agent_rp_data),                        \n\t\t.sink_startofpacket (key_s1_agent_rp_startofpacket),               \n\t\t.sink_endofpacket   (key_s1_agent_rp_endofpacket),                 \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_007_src_ready),                        \n\t\t.src_valid          (router_007_src_valid),                        \n\t\t.src_data           (router_007_src_data),                         \n\t\t.src_channel        (router_007_src_channel),                      \n\t\t.src_startofpacket  (router_007_src_startofpacket),                \n\t\t.src_endofpacket    (router_007_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_008 router_008 (\n\t\t.sink_ready         (sdram_s1_agent_rp_ready),                     \n\t\t.sink_valid         (sdram_s1_agent_rp_valid),                     \n\t\t.sink_data          (sdram_s1_agent_rp_data),                      \n\t\t.sink_startofpacket (sdram_s1_agent_rp_startofpacket),             \n\t\t.sink_endofpacket   (sdram_s1_agent_rp_endofpacket),               \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_008_src_ready),                        \n\t\t.src_valid          (router_008_src_valid),                        \n\t\t.src_data           (router_008_src_data),                         \n\t\t.src_channel        (router_008_src_channel),                      \n\t\t.src_startofpacket  (router_008_src_startofpacket),                \n\t\t.src_endofpacket    (router_008_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_009 (\n\t\t.sink_ready         (sync_in_s1_agent_rp_ready),                   \n\t\t.sink_valid         (sync_in_s1_agent_rp_valid),                   \n\t\t.sink_data          (sync_in_s1_agent_rp_data),                    \n\t\t.sink_startofpacket (sync_in_s1_agent_rp_startofpacket),           \n\t\t.sink_endofpacket   (sync_in_s1_agent_rp_endofpacket),             \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_009_src_ready),                        \n\t\t.src_valid          (router_009_src_valid),                        \n\t\t.src_data           (router_009_src_data),                         \n\t\t.src_channel        (router_009_src_channel),                      \n\t\t.src_startofpacket  (router_009_src_startofpacket),                \n\t\t.src_endofpacket    (router_009_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_010 (\n\t\t.sink_ready         (data_out_s1_agent_rp_ready),                  \n\t\t.sink_valid         (data_out_s1_agent_rp_valid),                  \n\t\t.sink_data          (data_out_s1_agent_rp_data),                   \n\t\t.sink_startofpacket (data_out_s1_agent_rp_startofpacket),          \n\t\t.sink_endofpacket   (data_out_s1_agent_rp_endofpacket),            \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_010_src_ready),                        \n\t\t.src_valid          (router_010_src_valid),                        \n\t\t.src_data           (router_010_src_data),                         \n\t\t.src_channel        (router_010_src_channel),                      \n\t\t.src_startofpacket  (router_010_src_startofpacket),                \n\t\t.src_endofpacket    (router_010_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_011 (\n\t\t.sink_ready         (data_in_s1_agent_rp_ready),                   \n\t\t.sink_valid         (data_in_s1_agent_rp_valid),                   \n\t\t.sink_data          (data_in_s1_agent_rp_data),                    \n\t\t.sink_startofpacket (data_in_s1_agent_rp_startofpacket),           \n\t\t.sink_endofpacket   (data_in_s1_agent_rp_endofpacket),             \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_011_src_ready),                        \n\t\t.src_valid          (router_011_src_valid),                        \n\t\t.src_data           (router_011_src_data),                         \n\t\t.src_channel        (router_011_src_channel),                      \n\t\t.src_startofpacket  (router_011_src_startofpacket),                \n\t\t.src_endofpacket    (router_011_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_012 (\n\t\t.sink_ready         (play_btn_in_s1_agent_rp_ready),               \n\t\t.sink_valid         (play_btn_in_s1_agent_rp_valid),               \n\t\t.sink_data          (play_btn_in_s1_agent_rp_data),                \n\t\t.sink_startofpacket (play_btn_in_s1_agent_rp_startofpacket),       \n\t\t.sink_endofpacket   (play_btn_in_s1_agent_rp_endofpacket),         \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_012_src_ready),                        \n\t\t.src_valid          (router_012_src_valid),                        \n\t\t.src_data           (router_012_src_data),                         \n\t\t.src_channel        (router_012_src_channel),                      \n\t\t.src_startofpacket  (router_012_src_startofpacket),                \n\t\t.src_endofpacket    (router_012_src_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_router_002 router_013 (\n\t\t.sink_ready         (record_btn_in_s1_agent_rp_ready),             \n\t\t.sink_valid         (record_btn_in_s1_agent_rp_valid),             \n\t\t.sink_data          (record_btn_in_s1_agent_rp_data),              \n\t\t.sink_startofpacket (record_btn_in_s1_agent_rp_startofpacket),     \n\t\t.sink_endofpacket   (record_btn_in_s1_agent_rp_endofpacket),       \n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_013_src_ready),                        \n\t\t.src_valid          (router_013_src_valid),                        \n\t\t.src_data           (router_013_src_data),                         \n\t\t.src_channel        (router_013_src_channel),                      \n\t\t.src_startofpacket  (router_013_src_startofpacket),                \n\t\t.src_endofpacket    (router_013_src_endofpacket)                   \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_BEGIN_BURST           (64),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_BURST_SIZE_H          (59),\n\t\t.PKT_BURST_SIZE_L          (57),\n\t\t.PKT_BURST_TYPE_H          (61),\n\t\t.PKT_BURST_TYPE_L          (60),\n\t\t.PKT_BURSTWRAP_H           (56),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (0),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (87),\n\t\t.ST_CHANNEL_W              (12),\n\t\t.OUT_BYTE_CNT_H            (52),\n\t\t.OUT_BURSTWRAP_H           (56),\n\t\t.COMPRESSED_READ_SUPPORT   (0),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (7),\n\t\t.BURSTWRAP_CONST_VALUE     (7),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) sdram_s1_burst_adapter (\n\t\t.clk                   (pll_outclk0_clk),                              \n\t\t.reset                 (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.sink0_valid           (sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.sink0_data            (sdram_s1_cmd_width_adapter_src_data),          \n\t\t.sink0_channel         (sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.sink0_startofpacket   (sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.sink0_endofpacket     (sdram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.sink0_ready           (sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.source0_valid         (sdram_s1_burst_adapter_source0_valid),         \n\t\t.source0_data          (sdram_s1_burst_adapter_source0_data),          \n\t\t.source0_channel       (sdram_s1_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (sdram_s1_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (sdram_s1_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (sdram_s1_burst_adapter_source0_ready)          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_demux cmd_demux (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready          (router_src_ready),                               \n\t\t.sink_channel        (router_src_channel),                             \n\t\t.sink_data           (router_src_data),                                \n\t\t.sink_startofpacket  (router_src_startofpacket),                       \n\t\t.sink_endofpacket    (router_src_endofpacket),                         \n\t\t.sink_valid          (router_src_valid),                               \n\t\t.src0_ready          (cmd_demux_src0_ready),                           \n\t\t.src0_valid          (cmd_demux_src0_valid),                           \n\t\t.src0_data           (cmd_demux_src0_data),                            \n\t\t.src0_channel        (cmd_demux_src0_channel),                         \n\t\t.src0_startofpacket  (cmd_demux_src0_startofpacket),                   \n\t\t.src0_endofpacket    (cmd_demux_src0_endofpacket),                     \n\t\t.src1_ready          (cmd_demux_src1_ready),                           \n\t\t.src1_valid          (cmd_demux_src1_valid),                           \n\t\t.src1_data           (cmd_demux_src1_data),                            \n\t\t.src1_channel        (cmd_demux_src1_channel),                         \n\t\t.src1_startofpacket  (cmd_demux_src1_startofpacket),                   \n\t\t.src1_endofpacket    (cmd_demux_src1_endofpacket),                     \n\t\t.src2_ready          (cmd_demux_src2_ready),                           \n\t\t.src2_valid          (cmd_demux_src2_valid),                           \n\t\t.src2_data           (cmd_demux_src2_data),                            \n\t\t.src2_channel        (cmd_demux_src2_channel),                         \n\t\t.src2_startofpacket  (cmd_demux_src2_startofpacket),                   \n\t\t.src2_endofpacket    (cmd_demux_src2_endofpacket),                     \n\t\t.src3_ready          (cmd_demux_src3_ready),                           \n\t\t.src3_valid          (cmd_demux_src3_valid),                           \n\t\t.src3_data           (cmd_demux_src3_data),                            \n\t\t.src3_channel        (cmd_demux_src3_channel),                         \n\t\t.src3_startofpacket  (cmd_demux_src3_startofpacket),                   \n\t\t.src3_endofpacket    (cmd_demux_src3_endofpacket),                     \n\t\t.src4_ready          (cmd_demux_src4_ready),                           \n\t\t.src4_valid          (cmd_demux_src4_valid),                           \n\t\t.src4_data           (cmd_demux_src4_data),                            \n\t\t.src4_channel        (cmd_demux_src4_channel),                         \n\t\t.src4_startofpacket  (cmd_demux_src4_startofpacket),                   \n\t\t.src4_endofpacket    (cmd_demux_src4_endofpacket),                     \n\t\t.src5_ready          (cmd_demux_src5_ready),                           \n\t\t.src5_valid          (cmd_demux_src5_valid),                           \n\t\t.src5_data           (cmd_demux_src5_data),                            \n\t\t.src5_channel        (cmd_demux_src5_channel),                         \n\t\t.src5_startofpacket  (cmd_demux_src5_startofpacket),                   \n\t\t.src5_endofpacket    (cmd_demux_src5_endofpacket),                     \n\t\t.src6_ready          (cmd_demux_src6_ready),                           \n\t\t.src6_valid          (cmd_demux_src6_valid),                           \n\t\t.src6_data           (cmd_demux_src6_data),                            \n\t\t.src6_channel        (cmd_demux_src6_channel),                         \n\t\t.src6_startofpacket  (cmd_demux_src6_startofpacket),                   \n\t\t.src6_endofpacket    (cmd_demux_src6_endofpacket),                     \n\t\t.src7_ready          (cmd_demux_src7_ready),                           \n\t\t.src7_valid          (cmd_demux_src7_valid),                           \n\t\t.src7_data           (cmd_demux_src7_data),                            \n\t\t.src7_channel        (cmd_demux_src7_channel),                         \n\t\t.src7_startofpacket  (cmd_demux_src7_startofpacket),                   \n\t\t.src7_endofpacket    (cmd_demux_src7_endofpacket),                     \n\t\t.src8_ready          (cmd_demux_src8_ready),                           \n\t\t.src8_valid          (cmd_demux_src8_valid),                           \n\t\t.src8_data           (cmd_demux_src8_data),                            \n\t\t.src8_channel        (cmd_demux_src8_channel),                         \n\t\t.src8_startofpacket  (cmd_demux_src8_startofpacket),                   \n\t\t.src8_endofpacket    (cmd_demux_src8_endofpacket),                     \n\t\t.src9_ready          (cmd_demux_src9_ready),                           \n\t\t.src9_valid          (cmd_demux_src9_valid),                           \n\t\t.src9_data           (cmd_demux_src9_data),                            \n\t\t.src9_channel        (cmd_demux_src9_channel),                         \n\t\t.src9_startofpacket  (cmd_demux_src9_startofpacket),                   \n\t\t.src9_endofpacket    (cmd_demux_src9_endofpacket),                     \n\t\t.src10_ready         (cmd_demux_src10_ready),                          \n\t\t.src10_valid         (cmd_demux_src10_valid),                          \n\t\t.src10_data          (cmd_demux_src10_data),                           \n\t\t.src10_channel       (cmd_demux_src10_channel),                        \n\t\t.src10_startofpacket (cmd_demux_src10_startofpacket),                  \n\t\t.src10_endofpacket   (cmd_demux_src10_endofpacket),                    \n\t\t.src11_ready         (cmd_demux_src11_ready),                          \n\t\t.src11_valid         (cmd_demux_src11_valid),                          \n\t\t.src11_data          (cmd_demux_src11_data),                           \n\t\t.src11_channel       (cmd_demux_src11_channel),                        \n\t\t.src11_startofpacket (cmd_demux_src11_startofpacket),                  \n\t\t.src11_endofpacket   (cmd_demux_src11_endofpacket)                     \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_001_src_ready),                           \n\t\t.sink_channel       (router_001_src_channel),                         \n\t\t.sink_data          (router_001_src_data),                            \n\t\t.sink_startofpacket (router_001_src_startofpacket),                   \n\t\t.sink_endofpacket   (router_001_src_endofpacket),                     \n\t\t.sink_valid         (router_001_src_valid),                           \n\t\t.src0_ready         (cmd_demux_001_src0_ready),                       \n\t\t.src0_valid         (cmd_demux_001_src0_valid),                       \n\t\t.src0_data          (cmd_demux_001_src0_data),                        \n\t\t.src0_channel       (cmd_demux_001_src0_channel),                     \n\t\t.src0_startofpacket (cmd_demux_001_src0_startofpacket),               \n\t\t.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                 \n\t\t.src1_ready         (cmd_demux_001_src1_ready),                       \n\t\t.src1_valid         (cmd_demux_001_src1_valid),                       \n\t\t.src1_data          (cmd_demux_001_src1_data),                        \n\t\t.src1_channel       (cmd_demux_001_src1_channel),                     \n\t\t.src1_startofpacket (cmd_demux_001_src1_startofpacket),               \n\t\t.src1_endofpacket   (cmd_demux_001_src1_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_src_ready),                           \n\t\t.src_valid           (cmd_mux_src_valid),                           \n\t\t.src_data            (cmd_mux_src_data),                            \n\t\t.src_channel         (cmd_mux_src_channel),                         \n\t\t.src_startofpacket   (cmd_mux_src_startofpacket),                   \n\t\t.src_endofpacket     (cmd_mux_src_endofpacket),                     \n\t\t.sink0_ready         (cmd_demux_src0_ready),                        \n\t\t.sink0_valid         (cmd_demux_src0_valid),                        \n\t\t.sink0_channel       (cmd_demux_src0_channel),                      \n\t\t.sink0_data          (cmd_demux_src0_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src0_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src0_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_001_src_ready),                       \n\t\t.src_valid           (cmd_mux_001_src_valid),                       \n\t\t.src_data            (cmd_mux_001_src_data),                        \n\t\t.src_channel         (cmd_mux_001_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_001_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_001_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src1_ready),                        \n\t\t.sink0_valid         (cmd_demux_src1_valid),                        \n\t\t.sink0_channel       (cmd_demux_src1_channel),                      \n\t\t.sink0_data          (cmd_demux_src1_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src1_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src1_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002 cmd_mux_002 (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_002_src_ready),                          \n\t\t.src_valid           (cmd_mux_002_src_valid),                          \n\t\t.src_data            (cmd_mux_002_src_data),                           \n\t\t.src_channel         (cmd_mux_002_src_channel),                        \n\t\t.src_startofpacket   (cmd_mux_002_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_mux_002_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_demux_src2_ready),                           \n\t\t.sink0_valid         (cmd_demux_src2_valid),                           \n\t\t.sink0_channel       (cmd_demux_src2_channel),                         \n\t\t.sink0_data          (cmd_demux_src2_data),                            \n\t\t.sink0_startofpacket (cmd_demux_src2_startofpacket),                   \n\t\t.sink0_endofpacket   (cmd_demux_src2_endofpacket),                     \n\t\t.sink1_ready         (cmd_demux_001_src0_ready),                       \n\t\t.sink1_valid         (cmd_demux_001_src0_valid),                       \n\t\t.sink1_channel       (cmd_demux_001_src0_channel),                     \n\t\t.sink1_data          (cmd_demux_001_src0_data),                        \n\t\t.sink1_startofpacket (cmd_demux_001_src0_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002 cmd_mux_003 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_003_src_ready),                       \n\t\t.src_valid           (cmd_mux_003_src_valid),                       \n\t\t.src_data            (cmd_mux_003_src_data),                        \n\t\t.src_channel         (cmd_mux_003_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_003_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_003_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src3_ready),                        \n\t\t.sink0_valid         (cmd_demux_src3_valid),                        \n\t\t.sink0_channel       (cmd_demux_src3_channel),                      \n\t\t.sink0_data          (cmd_demux_src3_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src3_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src3_endofpacket),                  \n\t\t.sink1_ready         (cmd_demux_001_src1_ready),                    \n\t\t.sink1_valid         (cmd_demux_001_src1_valid),                    \n\t\t.sink1_channel       (cmd_demux_001_src1_channel),                  \n\t\t.sink1_data          (cmd_demux_001_src1_data),                     \n\t\t.sink1_startofpacket (cmd_demux_001_src1_startofpacket),            \n\t\t.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_004 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_004_src_ready),                       \n\t\t.src_valid           (cmd_mux_004_src_valid),                       \n\t\t.src_data            (cmd_mux_004_src_data),                        \n\t\t.src_channel         (cmd_mux_004_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_004_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_004_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src4_ready),                        \n\t\t.sink0_valid         (cmd_demux_src4_valid),                        \n\t\t.sink0_channel       (cmd_demux_src4_channel),                      \n\t\t.sink0_data          (cmd_demux_src4_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src4_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src4_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_005 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_005_src_ready),                       \n\t\t.src_valid           (cmd_mux_005_src_valid),                       \n\t\t.src_data            (cmd_mux_005_src_data),                        \n\t\t.src_channel         (cmd_mux_005_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_005_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_005_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src5_ready),                        \n\t\t.sink0_valid         (cmd_demux_src5_valid),                        \n\t\t.sink0_channel       (cmd_demux_src5_channel),                      \n\t\t.sink0_data          (cmd_demux_src5_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src5_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src5_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_006 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_006_src_ready),                       \n\t\t.src_valid           (cmd_mux_006_src_valid),                       \n\t\t.src_data            (cmd_mux_006_src_data),                        \n\t\t.src_channel         (cmd_mux_006_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_006_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_006_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src6_ready),                        \n\t\t.sink0_valid         (cmd_demux_src6_valid),                        \n\t\t.sink0_channel       (cmd_demux_src6_channel),                      \n\t\t.sink0_data          (cmd_demux_src6_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src6_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src6_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_007 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_007_src_ready),                       \n\t\t.src_valid           (cmd_mux_007_src_valid),                       \n\t\t.src_data            (cmd_mux_007_src_data),                        \n\t\t.src_channel         (cmd_mux_007_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_007_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_007_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src7_ready),                        \n\t\t.sink0_valid         (cmd_demux_src7_valid),                        \n\t\t.sink0_channel       (cmd_demux_src7_channel),                      \n\t\t.sink0_data          (cmd_demux_src7_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src7_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src7_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_008 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_008_src_ready),                       \n\t\t.src_valid           (cmd_mux_008_src_valid),                       \n\t\t.src_data            (cmd_mux_008_src_data),                        \n\t\t.src_channel         (cmd_mux_008_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_008_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_008_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src8_ready),                        \n\t\t.sink0_valid         (cmd_demux_src8_valid),                        \n\t\t.sink0_channel       (cmd_demux_src8_channel),                      \n\t\t.sink0_data          (cmd_demux_src8_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src8_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src8_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_009 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_009_src_ready),                       \n\t\t.src_valid           (cmd_mux_009_src_valid),                       \n\t\t.src_data            (cmd_mux_009_src_data),                        \n\t\t.src_channel         (cmd_mux_009_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_009_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_009_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src9_ready),                        \n\t\t.sink0_valid         (cmd_demux_src9_valid),                        \n\t\t.sink0_channel       (cmd_demux_src9_channel),                      \n\t\t.sink0_data          (cmd_demux_src9_data),                         \n\t\t.sink0_startofpacket (cmd_demux_src9_startofpacket),                \n\t\t.sink0_endofpacket   (cmd_demux_src9_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_010 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_010_src_ready),                       \n\t\t.src_valid           (cmd_mux_010_src_valid),                       \n\t\t.src_data            (cmd_mux_010_src_data),                        \n\t\t.src_channel         (cmd_mux_010_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_010_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_010_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src10_ready),                       \n\t\t.sink0_valid         (cmd_demux_src10_valid),                       \n\t\t.sink0_channel       (cmd_demux_src10_channel),                     \n\t\t.sink0_data          (cmd_demux_src10_data),                        \n\t\t.sink0_startofpacket (cmd_demux_src10_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_demux_src10_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_mux cmd_mux_011 (\n\t\t.clk                 (pll_outclk0_clk),                             \n\t\t.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_011_src_ready),                       \n\t\t.src_valid           (cmd_mux_011_src_valid),                       \n\t\t.src_data            (cmd_mux_011_src_data),                        \n\t\t.src_channel         (cmd_mux_011_src_channel),                     \n\t\t.src_startofpacket   (cmd_mux_011_src_startofpacket),               \n\t\t.src_endofpacket     (cmd_mux_011_src_endofpacket),                 \n\t\t.sink0_ready         (cmd_demux_src11_ready),                       \n\t\t.sink0_valid         (cmd_demux_src11_valid),                       \n\t\t.sink0_channel       (cmd_demux_src11_channel),                     \n\t\t.sink0_data          (cmd_demux_src11_data),                        \n\t\t.sink0_startofpacket (cmd_demux_src11_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_demux_src11_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_002_src_ready),                        \n\t\t.sink_channel       (router_002_src_channel),                      \n\t\t.sink_data          (router_002_src_data),                         \n\t\t.sink_startofpacket (router_002_src_startofpacket),                \n\t\t.sink_endofpacket   (router_002_src_endofpacket),                  \n\t\t.sink_valid         (router_002_src_valid),                        \n\t\t.src0_ready         (rsp_demux_src0_ready),                        \n\t\t.src0_valid         (rsp_demux_src0_valid),                        \n\t\t.src0_data          (rsp_demux_src0_data),                         \n\t\t.src0_channel       (rsp_demux_src0_channel),                      \n\t\t.src0_startofpacket (rsp_demux_src0_startofpacket),                \n\t\t.src0_endofpacket   (rsp_demux_src0_endofpacket)                   \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_003_src_ready),                        \n\t\t.sink_channel       (router_003_src_channel),                      \n\t\t.sink_data          (router_003_src_data),                         \n\t\t.sink_startofpacket (router_003_src_startofpacket),                \n\t\t.sink_endofpacket   (router_003_src_endofpacket),                  \n\t\t.sink_valid         (router_003_src_valid),                        \n\t\t.src0_ready         (rsp_demux_001_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_001_src0_valid),                    \n\t\t.src0_data          (rsp_demux_001_src0_data),                     \n\t\t.src0_channel       (rsp_demux_001_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_001_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_001_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 rsp_demux_002 (\n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_004_src_ready),                           \n\t\t.sink_channel       (router_004_src_channel),                         \n\t\t.sink_data          (router_004_src_data),                            \n\t\t.sink_startofpacket (router_004_src_startofpacket),                   \n\t\t.sink_endofpacket   (router_004_src_endofpacket),                     \n\t\t.sink_valid         (router_004_src_valid),                           \n\t\t.src0_ready         (rsp_demux_002_src0_ready),                       \n\t\t.src0_valid         (rsp_demux_002_src0_valid),                       \n\t\t.src0_data          (rsp_demux_002_src0_data),                        \n\t\t.src0_channel       (rsp_demux_002_src0_channel),                     \n\t\t.src0_startofpacket (rsp_demux_002_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_demux_002_src1_ready),                       \n\t\t.src1_valid         (rsp_demux_002_src1_valid),                       \n\t\t.src1_data          (rsp_demux_002_src1_data),                        \n\t\t.src1_channel       (rsp_demux_002_src1_channel),                     \n\t\t.src1_startofpacket (rsp_demux_002_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_demux_002_src1_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 rsp_demux_003 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_005_src_ready),                        \n\t\t.sink_channel       (router_005_src_channel),                      \n\t\t.sink_data          (router_005_src_data),                         \n\t\t.sink_startofpacket (router_005_src_startofpacket),                \n\t\t.sink_endofpacket   (router_005_src_endofpacket),                  \n\t\t.sink_valid         (router_005_src_valid),                        \n\t\t.src0_ready         (rsp_demux_003_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_003_src0_valid),                    \n\t\t.src0_data          (rsp_demux_003_src0_data),                     \n\t\t.src0_channel       (rsp_demux_003_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_003_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_003_src0_endofpacket),              \n\t\t.src1_ready         (rsp_demux_003_src1_ready),                    \n\t\t.src1_valid         (rsp_demux_003_src1_valid),                    \n\t\t.src1_data          (rsp_demux_003_src1_data),                     \n\t\t.src1_channel       (rsp_demux_003_src1_channel),                  \n\t\t.src1_startofpacket (rsp_demux_003_src1_startofpacket),            \n\t\t.src1_endofpacket   (rsp_demux_003_src1_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_004 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_006_src_ready),                        \n\t\t.sink_channel       (router_006_src_channel),                      \n\t\t.sink_data          (router_006_src_data),                         \n\t\t.sink_startofpacket (router_006_src_startofpacket),                \n\t\t.sink_endofpacket   (router_006_src_endofpacket),                  \n\t\t.sink_valid         (router_006_src_valid),                        \n\t\t.src0_ready         (rsp_demux_004_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_004_src0_valid),                    \n\t\t.src0_data          (rsp_demux_004_src0_data),                     \n\t\t.src0_channel       (rsp_demux_004_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_004_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_004_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_005 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_007_src_ready),                        \n\t\t.sink_channel       (router_007_src_channel),                      \n\t\t.sink_data          (router_007_src_data),                         \n\t\t.sink_startofpacket (router_007_src_startofpacket),                \n\t\t.sink_endofpacket   (router_007_src_endofpacket),                  \n\t\t.sink_valid         (router_007_src_valid),                        \n\t\t.src0_ready         (rsp_demux_005_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_005_src0_valid),                    \n\t\t.src0_data          (rsp_demux_005_src0_data),                     \n\t\t.src0_channel       (rsp_demux_005_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_005_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_005_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_006 (\n\t\t.clk                (pll_outclk0_clk),                              \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.sink_ready         (sdram_s1_rsp_width_adapter_src_ready),         \n\t\t.sink_channel       (sdram_s1_rsp_width_adapter_src_channel),       \n\t\t.sink_data          (sdram_s1_rsp_width_adapter_src_data),          \n\t\t.sink_startofpacket (sdram_s1_rsp_width_adapter_src_startofpacket), \n\t\t.sink_endofpacket   (sdram_s1_rsp_width_adapter_src_endofpacket),   \n\t\t.sink_valid         (sdram_s1_rsp_width_adapter_src_valid),         \n\t\t.src0_ready         (rsp_demux_006_src0_ready),                     \n\t\t.src0_valid         (rsp_demux_006_src0_valid),                     \n\t\t.src0_data          (rsp_demux_006_src0_data),                      \n\t\t.src0_channel       (rsp_demux_006_src0_channel),                   \n\t\t.src0_startofpacket (rsp_demux_006_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_demux_006_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_007 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_009_src_ready),                        \n\t\t.sink_channel       (router_009_src_channel),                      \n\t\t.sink_data          (router_009_src_data),                         \n\t\t.sink_startofpacket (router_009_src_startofpacket),                \n\t\t.sink_endofpacket   (router_009_src_endofpacket),                  \n\t\t.sink_valid         (router_009_src_valid),                        \n\t\t.src0_ready         (rsp_demux_007_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_007_src0_valid),                    \n\t\t.src0_data          (rsp_demux_007_src0_data),                     \n\t\t.src0_channel       (rsp_demux_007_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_007_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_007_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_008 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_010_src_ready),                        \n\t\t.sink_channel       (router_010_src_channel),                      \n\t\t.sink_data          (router_010_src_data),                         \n\t\t.sink_startofpacket (router_010_src_startofpacket),                \n\t\t.sink_endofpacket   (router_010_src_endofpacket),                  \n\t\t.sink_valid         (router_010_src_valid),                        \n\t\t.src0_ready         (rsp_demux_008_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_008_src0_valid),                    \n\t\t.src0_data          (rsp_demux_008_src0_data),                     \n\t\t.src0_channel       (rsp_demux_008_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_008_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_008_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_009 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_011_src_ready),                        \n\t\t.sink_channel       (router_011_src_channel),                      \n\t\t.sink_data          (router_011_src_data),                         \n\t\t.sink_startofpacket (router_011_src_startofpacket),                \n\t\t.sink_endofpacket   (router_011_src_endofpacket),                  \n\t\t.sink_valid         (router_011_src_valid),                        \n\t\t.src0_ready         (rsp_demux_009_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_009_src0_valid),                    \n\t\t.src0_data          (rsp_demux_009_src0_data),                     \n\t\t.src0_channel       (rsp_demux_009_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_009_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_009_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_010 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_012_src_ready),                        \n\t\t.sink_channel       (router_012_src_channel),                      \n\t\t.sink_data          (router_012_src_data),                         \n\t\t.sink_startofpacket (router_012_src_startofpacket),                \n\t\t.sink_endofpacket   (router_012_src_endofpacket),                  \n\t\t.sink_valid         (router_012_src_valid),                        \n\t\t.src0_ready         (rsp_demux_010_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_010_src0_valid),                    \n\t\t.src0_data          (rsp_demux_010_src0_data),                     \n\t\t.src0_channel       (rsp_demux_010_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_010_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_010_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_demux rsp_demux_011 (\n\t\t.clk                (pll_outclk0_clk),                             \n\t\t.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_013_src_ready),                        \n\t\t.sink_channel       (router_013_src_channel),                      \n\t\t.sink_data          (router_013_src_data),                         \n\t\t.sink_startofpacket (router_013_src_startofpacket),                \n\t\t.sink_endofpacket   (router_013_src_endofpacket),                  \n\t\t.sink_valid         (router_013_src_valid),                        \n\t\t.src0_ready         (rsp_demux_011_src0_ready),                    \n\t\t.src0_valid         (rsp_demux_011_src0_valid),                    \n\t\t.src0_data          (rsp_demux_011_src0_data),                     \n\t\t.src0_channel       (rsp_demux_011_src0_channel),                  \n\t\t.src0_startofpacket (rsp_demux_011_src0_startofpacket),            \n\t\t.src0_endofpacket   (rsp_demux_011_src0_endofpacket)               \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_mux rsp_mux (\n\t\t.clk                  (pll_outclk0_clk),                                \n\t\t.reset                (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready            (rsp_mux_src_ready),                              \n\t\t.src_valid            (rsp_mux_src_valid),                              \n\t\t.src_data             (rsp_mux_src_data),                               \n\t\t.src_channel          (rsp_mux_src_channel),                            \n\t\t.src_startofpacket    (rsp_mux_src_startofpacket),                      \n\t\t.src_endofpacket      (rsp_mux_src_endofpacket),                        \n\t\t.sink0_ready          (rsp_demux_src0_ready),                           \n\t\t.sink0_valid          (rsp_demux_src0_valid),                           \n\t\t.sink0_channel        (rsp_demux_src0_channel),                         \n\t\t.sink0_data           (rsp_demux_src0_data),                            \n\t\t.sink0_startofpacket  (rsp_demux_src0_startofpacket),                   \n\t\t.sink0_endofpacket    (rsp_demux_src0_endofpacket),                     \n\t\t.sink1_ready          (rsp_demux_001_src0_ready),                       \n\t\t.sink1_valid          (rsp_demux_001_src0_valid),                       \n\t\t.sink1_channel        (rsp_demux_001_src0_channel),                     \n\t\t.sink1_data           (rsp_demux_001_src0_data),                        \n\t\t.sink1_startofpacket  (rsp_demux_001_src0_startofpacket),               \n\t\t.sink1_endofpacket    (rsp_demux_001_src0_endofpacket),                 \n\t\t.sink2_ready          (rsp_demux_002_src0_ready),                       \n\t\t.sink2_valid          (rsp_demux_002_src0_valid),                       \n\t\t.sink2_channel        (rsp_demux_002_src0_channel),                     \n\t\t.sink2_data           (rsp_demux_002_src0_data),                        \n\t\t.sink2_startofpacket  (rsp_demux_002_src0_startofpacket),               \n\t\t.sink2_endofpacket    (rsp_demux_002_src0_endofpacket),                 \n\t\t.sink3_ready          (rsp_demux_003_src0_ready),                       \n\t\t.sink3_valid          (rsp_demux_003_src0_valid),                       \n\t\t.sink3_channel        (rsp_demux_003_src0_channel),                     \n\t\t.sink3_data           (rsp_demux_003_src0_data),                        \n\t\t.sink3_startofpacket  (rsp_demux_003_src0_startofpacket),               \n\t\t.sink3_endofpacket    (rsp_demux_003_src0_endofpacket),                 \n\t\t.sink4_ready          (rsp_demux_004_src0_ready),                       \n\t\t.sink4_valid          (rsp_demux_004_src0_valid),                       \n\t\t.sink4_channel        (rsp_demux_004_src0_channel),                     \n\t\t.sink4_data           (rsp_demux_004_src0_data),                        \n\t\t.sink4_startofpacket  (rsp_demux_004_src0_startofpacket),               \n\t\t.sink4_endofpacket    (rsp_demux_004_src0_endofpacket),                 \n\t\t.sink5_ready          (rsp_demux_005_src0_ready),                       \n\t\t.sink5_valid          (rsp_demux_005_src0_valid),                       \n\t\t.sink5_channel        (rsp_demux_005_src0_channel),                     \n\t\t.sink5_data           (rsp_demux_005_src0_data),                        \n\t\t.sink5_startofpacket  (rsp_demux_005_src0_startofpacket),               \n\t\t.sink5_endofpacket    (rsp_demux_005_src0_endofpacket),                 \n\t\t.sink6_ready          (rsp_demux_006_src0_ready),                       \n\t\t.sink6_valid          (rsp_demux_006_src0_valid),                       \n\t\t.sink6_channel        (rsp_demux_006_src0_channel),                     \n\t\t.sink6_data           (rsp_demux_006_src0_data),                        \n\t\t.sink6_startofpacket  (rsp_demux_006_src0_startofpacket),               \n\t\t.sink6_endofpacket    (rsp_demux_006_src0_endofpacket),                 \n\t\t.sink7_ready          (rsp_demux_007_src0_ready),                       \n\t\t.sink7_valid          (rsp_demux_007_src0_valid),                       \n\t\t.sink7_channel        (rsp_demux_007_src0_channel),                     \n\t\t.sink7_data           (rsp_demux_007_src0_data),                        \n\t\t.sink7_startofpacket  (rsp_demux_007_src0_startofpacket),               \n\t\t.sink7_endofpacket    (rsp_demux_007_src0_endofpacket),                 \n\t\t.sink8_ready          (rsp_demux_008_src0_ready),                       \n\t\t.sink8_valid          (rsp_demux_008_src0_valid),                       \n\t\t.sink8_channel        (rsp_demux_008_src0_channel),                     \n\t\t.sink8_data           (rsp_demux_008_src0_data),                        \n\t\t.sink8_startofpacket  (rsp_demux_008_src0_startofpacket),               \n\t\t.sink8_endofpacket    (rsp_demux_008_src0_endofpacket),                 \n\t\t.sink9_ready          (rsp_demux_009_src0_ready),                       \n\t\t.sink9_valid          (rsp_demux_009_src0_valid),                       \n\t\t.sink9_channel        (rsp_demux_009_src0_channel),                     \n\t\t.sink9_data           (rsp_demux_009_src0_data),                        \n\t\t.sink9_startofpacket  (rsp_demux_009_src0_startofpacket),               \n\t\t.sink9_endofpacket    (rsp_demux_009_src0_endofpacket),                 \n\t\t.sink10_ready         (rsp_demux_010_src0_ready),                       \n\t\t.sink10_valid         (rsp_demux_010_src0_valid),                       \n\t\t.sink10_channel       (rsp_demux_010_src0_channel),                     \n\t\t.sink10_data          (rsp_demux_010_src0_data),                        \n\t\t.sink10_startofpacket (rsp_demux_010_src0_startofpacket),               \n\t\t.sink10_endofpacket   (rsp_demux_010_src0_endofpacket),                 \n\t\t.sink11_ready         (rsp_demux_011_src0_ready),                       \n\t\t.sink11_valid         (rsp_demux_011_src0_valid),                       \n\t\t.sink11_channel       (rsp_demux_011_src0_channel),                     \n\t\t.sink11_data          (rsp_demux_011_src0_data),                        \n\t\t.sink11_startofpacket (rsp_demux_011_src0_startofpacket),               \n\t\t.sink11_endofpacket   (rsp_demux_011_src0_endofpacket)                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_001_src_ready),                          \n\t\t.src_valid           (rsp_mux_001_src_valid),                          \n\t\t.src_data            (rsp_mux_001_src_data),                           \n\t\t.src_channel         (rsp_mux_001_src_channel),                        \n\t\t.src_startofpacket   (rsp_mux_001_src_startofpacket),                  \n\t\t.src_endofpacket     (rsp_mux_001_src_endofpacket),                    \n\t\t.sink0_ready         (rsp_demux_002_src1_ready),                       \n\t\t.sink0_valid         (rsp_demux_002_src1_valid),                       \n\t\t.sink0_channel       (rsp_demux_002_src1_channel),                     \n\t\t.sink0_data          (rsp_demux_002_src1_data),                        \n\t\t.sink0_startofpacket (rsp_demux_002_src1_startofpacket),               \n\t\t.sink0_endofpacket   (rsp_demux_002_src1_endofpacket),                 \n\t\t.sink1_ready         (rsp_demux_003_src1_ready),                       \n\t\t.sink1_valid         (rsp_demux_003_src1_valid),                       \n\t\t.sink1_channel       (rsp_demux_003_src1_channel),                     \n\t\t.sink1_data          (rsp_demux_003_src1_data),                        \n\t\t.sink1_startofpacket (rsp_demux_003_src1_startofpacket),               \n\t\t.sink1_endofpacket   (rsp_demux_003_src1_endofpacket)                  \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (44),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (53),\n\t\t.IN_PKT_BYTE_CNT_L             (51),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (45),\n\t\t.IN_PKT_TRANS_WRITE            (47),\n\t\t.IN_PKT_BURSTWRAP_H            (56),\n\t\t.IN_PKT_BURSTWRAP_L            (54),\n\t\t.IN_PKT_BURST_SIZE_H           (59),\n\t\t.IN_PKT_BURST_SIZE_L           (57),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (83),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (82),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (50),\n\t\t.IN_PKT_BURST_TYPE_H           (61),\n\t\t.IN_PKT_BURST_TYPE_L           (60),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (84),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (86),\n\t\t.IN_ST_DATA_W                  (87),\n\t\t.OUT_PKT_ADDR_H                (62),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (71),\n\t\t.OUT_PKT_BYTE_CNT_L            (69),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (63),\n\t\t.OUT_PKT_BURST_SIZE_H          (77),\n\t\t.OUT_PKT_BURST_SIZE_L          (75),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (101),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (100),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (68),\n\t\t.OUT_PKT_BURST_TYPE_H          (79),\n\t\t.OUT_PKT_BURST_TYPE_L          (78),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (102),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (104),\n\t\t.OUT_ST_DATA_W                 (105),\n\t\t.ST_CHANNEL_W                  (12),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (1),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (0)\n\t) sdram_s1_rsp_width_adapter (\n\t\t.clk                  (pll_outclk0_clk),                              \n\t\t.reset                (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.in_valid             (router_008_src_valid),                         \n\t\t.in_channel           (router_008_src_channel),                       \n\t\t.in_startofpacket     (router_008_src_startofpacket),                 \n\t\t.in_endofpacket       (router_008_src_endofpacket),                   \n\t\t.in_ready             (router_008_src_ready),                         \n\t\t.in_data              (router_008_src_data),                          \n\t\t.out_endofpacket      (sdram_s1_rsp_width_adapter_src_endofpacket),   \n\t\t.out_data             (sdram_s1_rsp_width_adapter_src_data),          \n\t\t.out_channel          (sdram_s1_rsp_width_adapter_src_channel),       \n\t\t.out_valid            (sdram_s1_rsp_width_adapter_src_valid),         \n\t\t.out_ready            (sdram_s1_rsp_width_adapter_src_ready),         \n\t\t.out_startofpacket    (sdram_s1_rsp_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                        \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (62),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (71),\n\t\t.IN_PKT_BYTE_CNT_L             (69),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (63),\n\t\t.IN_PKT_TRANS_WRITE            (65),\n\t\t.IN_PKT_BURSTWRAP_H            (74),\n\t\t.IN_PKT_BURSTWRAP_L            (72),\n\t\t.IN_PKT_BURST_SIZE_H           (77),\n\t\t.IN_PKT_BURST_SIZE_L           (75),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (101),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (100),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (68),\n\t\t.IN_PKT_BURST_TYPE_H           (79),\n\t\t.IN_PKT_BURST_TYPE_L           (78),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (102),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (104),\n\t\t.IN_ST_DATA_W                  (105),\n\t\t.OUT_PKT_ADDR_H                (44),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (53),\n\t\t.OUT_PKT_BYTE_CNT_L            (51),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (45),\n\t\t.OUT_PKT_BURST_SIZE_H          (59),\n\t\t.OUT_PKT_BURST_SIZE_L          (57),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (83),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (82),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (50),\n\t\t.OUT_PKT_BURST_TYPE_H          (61),\n\t\t.OUT_PKT_BURST_TYPE_L          (60),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (84),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (86),\n\t\t.OUT_ST_DATA_W                 (87),\n\t\t.ST_CHANNEL_W                  (12),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (1),\n\t\t.PACKING                       (1),\n\t\t.ENABLE_ADDRESS_ALIGNMENT      (0)\n\t) sdram_s1_cmd_width_adapter (\n\t\t.clk                  (pll_outclk0_clk),                              \n\t\t.reset                (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.in_valid             (cmd_mux_006_src_valid),                        \n\t\t.in_channel           (cmd_mux_006_src_channel),                      \n\t\t.in_startofpacket     (cmd_mux_006_src_startofpacket),                \n\t\t.in_endofpacket       (cmd_mux_006_src_endofpacket),                  \n\t\t.in_ready             (cmd_mux_006_src_ready),                        \n\t\t.in_data              (cmd_mux_006_src_data),                         \n\t\t.out_endofpacket      (sdram_s1_cmd_width_adapter_src_endofpacket),   \n\t\t.out_data             (sdram_s1_cmd_width_adapter_src_data),          \n\t\t.out_channel          (sdram_s1_cmd_width_adapter_src_channel),       \n\t\t.out_valid            (sdram_s1_cmd_width_adapter_src_valid),         \n\t\t.out_ready            (sdram_s1_cmd_width_adapter_src_ready),         \n\t\t.out_startofpacket    (sdram_s1_cmd_width_adapter_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                                        \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                                        \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset),            \n\t\t.in_0_data      (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),  \n\t\t.in_0_valid     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid), \n\t\t.in_0_ready     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready), \n\t\t.out_0_data     (avalon_st_adapter_out_0_data),                           \n\t\t.out_0_valid    (avalon_st_adapter_out_0_valid),                          \n\t\t.out_0_ready    (avalon_st_adapter_out_0_ready),                          \n\t\t.out_0_error    (avalon_st_adapter_out_0_error)                           \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_001 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                                     \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset),         \n\t\t.in_0_data      (sysid_qsys_control_slave_agent_rdata_fifo_src_data),  \n\t\t.in_0_valid     (sysid_qsys_control_slave_agent_rdata_fifo_src_valid), \n\t\t.in_0_ready     (sysid_qsys_control_slave_agent_rdata_fifo_src_ready), \n\t\t.out_0_data     (avalon_st_adapter_001_out_0_data),                    \n\t\t.out_0_valid    (avalon_st_adapter_001_out_0_valid),                   \n\t\t.out_0_ready    (avalon_st_adapter_001_out_0_ready),                   \n\t\t.out_0_error    (avalon_st_adapter_001_out_0_error)                    \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_002 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                                         \n\t\t.in_rst_0_reset (nios2_qsys_reset_n_reset_bridge_in_reset_reset),          \n\t\t.in_0_data      (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_data),  \n\t\t.in_0_valid     (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_valid), \n\t\t.in_0_ready     (nios2_qsys_jtag_debug_module_agent_rdata_fifo_src_ready), \n\t\t.out_0_data     (avalon_st_adapter_002_out_0_data),                        \n\t\t.out_0_valid    (avalon_st_adapter_002_out_0_valid),                       \n\t\t.out_0_ready    (avalon_st_adapter_002_out_0_ready),                       \n\t\t.out_0_error    (avalon_st_adapter_002_out_0_error)                        \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_003 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                              \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset),  \n\t\t.in_0_data      (onchip_memory2_s1_agent_rdata_fifo_src_data),  \n\t\t.in_0_valid     (onchip_memory2_s1_agent_rdata_fifo_src_valid), \n\t\t.in_0_ready     (onchip_memory2_s1_agent_rdata_fifo_src_ready), \n\t\t.out_0_data     (avalon_st_adapter_003_out_0_data),             \n\t\t.out_0_valid    (avalon_st_adapter_003_out_0_valid),            \n\t\t.out_0_ready    (avalon_st_adapter_003_out_0_ready),            \n\t\t.out_0_error    (avalon_st_adapter_003_out_0_error)             \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_004 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (timer_s1_agent_rdata_fifo_src_data),          \n\t\t.in_0_valid     (timer_s1_agent_rdata_fifo_src_valid),         \n\t\t.in_0_ready     (timer_s1_agent_rdata_fifo_src_ready),         \n\t\t.out_0_data     (avalon_st_adapter_004_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_004_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_004_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_004_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_005 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (key_s1_agent_rdata_fifo_src_data),            \n\t\t.in_0_valid     (key_s1_agent_rdata_fifo_src_valid),           \n\t\t.in_0_ready     (key_s1_agent_rdata_fifo_src_ready),           \n\t\t.out_0_data     (avalon_st_adapter_005_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_005_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_005_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_005_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006 #(\n\t\t.inBitsPerSymbol (18),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (18),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (18),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_006 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (sdram_s1_agent_rdata_fifo_out_data),          \n\t\t.in_0_valid     (sdram_s1_agent_rdata_fifo_out_valid),         \n\t\t.in_0_ready     (sdram_s1_agent_rdata_fifo_out_ready),         \n\t\t.out_0_data     (avalon_st_adapter_006_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_006_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_006_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_006_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_007 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (sync_in_s1_agent_rdata_fifo_src_data),        \n\t\t.in_0_valid     (sync_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.in_0_ready     (sync_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.out_0_data     (avalon_st_adapter_007_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_007_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_007_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_007_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_008 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (data_out_s1_agent_rdata_fifo_src_data),       \n\t\t.in_0_valid     (data_out_s1_agent_rdata_fifo_src_valid),      \n\t\t.in_0_ready     (data_out_s1_agent_rdata_fifo_src_ready),      \n\t\t.out_0_data     (avalon_st_adapter_008_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_008_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_008_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_008_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_009 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (data_in_s1_agent_rdata_fifo_src_data),        \n\t\t.in_0_valid     (data_in_s1_agent_rdata_fifo_src_valid),       \n\t\t.in_0_ready     (data_in_s1_agent_rdata_fifo_src_ready),       \n\t\t.out_0_data     (avalon_st_adapter_009_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_009_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_009_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_009_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_010 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (play_btn_in_s1_agent_rdata_fifo_src_data),    \n\t\t.in_0_valid     (play_btn_in_s1_agent_rdata_fifo_src_valid),   \n\t\t.in_0_ready     (play_btn_in_s1_agent_rdata_fifo_src_ready),   \n\t\t.out_0_data     (avalon_st_adapter_010_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_010_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_010_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_010_out_0_error)            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_011 (\n\t\t.in_clk_0_clk   (pll_outclk0_clk),                             \n\t\t.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset), \n\t\t.in_0_data      (record_btn_in_s1_agent_rdata_fifo_src_data),  \n\t\t.in_0_valid     (record_btn_in_s1_agent_rdata_fifo_src_valid), \n\t\t.in_0_ready     (record_btn_in_s1_agent_rdata_fifo_src_ready), \n\t\t.out_0_data     (avalon_st_adapter_011_out_0_data),            \n\t\t.out_0_valid    (avalon_st_adapter_011_out_0_valid),           \n\t\t.out_0_ready    (avalon_st_adapter_011_out_0_ready),           \n\t\t.out_0_error    (avalon_st_adapter_011_out_0_error)            \n\t);\n\nendmodule\n</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: DE1_SoC_QSYS_mm_interconnect_0. Module specification: This module serves as an interconnect component for a System-on-Chip (SoC) design, likely implemented on a DE1-SoC FPGA board. It manages communication between various system components, including the NIOS II processor, memory interfaces (SDRAM, on-chip memory), and peripheral devices (JTAG UART, timer, buttons, etc.). The module has numerous input and output ports, including clock and reset signals, address, control, and data signals for the NIOS II processor's data and instruction masters, and various slave components. It utilizes internal signals for Avalon interfaces, response multiplexers, and agent communications. The module is structured with several key sections, including master and slave agents, routers, demultiplexers, multiplexers, and width adapters"
                }
            ]
        }
    ]
}