// Seed: 810591386
module module_0 (
    input id_0,
    output logic id_1
);
  type_9(
      1, 1, 1
  );
  assign id_1 = id_0;
  assign id_1 = 1;
  logic id_2;
  id_3(
      id_2 == ~1'd0, 1
  );
  task id_4(id_5, output logic id_6);
    id_5 = id_2;
  endtask
  assign id_6 = id_3;
  logic id_7;
endmodule
