{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.09999999999999999,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.09999999999999999,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.09999999999999999,
        "silk_text_italic": false,
        "silk_text_size_h": 0.6,
        "silk_text_size_v": 0.6,
        "silk_text_thickness": 0.09999999999999999,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.19999999999999998
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        },
        {
          "gap": 0.1,
          "via_gap": 0.15,
          "width": 0.1
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "ignore",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "ignore",
        "silk_overlap": "ignore",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.002,
        "min_clearance": 0.09999999999999999,
        "min_copper_edge_clearance": 0.09999999999999999,
        "min_hole_clearance": 0.09999999999999999,
        "min_hole_to_hole": 0.19999999999999998,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.1,
        0.15,
        0.2,
        0.25,
        0.3,
        0.4,
        0.45,
        0.5,
        0.65,
        0.8,
        1.0,
        2.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.4,
          "drill": 0.2
        }
      ],
      "zones_allow_external_fillets": true,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "XC6SLX25(FTG256)_CoreBoard.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_CTL",
        "nets": [
          "/DDR_A0",
          "/DDR_A1",
          "/DDR_A10",
          "/DDR_A11",
          "/DDR_A12",
          "/DDR_A13",
          "/DDR_A14",
          "/DDR_A2",
          "/DDR_A3",
          "/DDR_A4",
          "/DDR_A5",
          "/DDR_A6",
          "/DDR_A7",
          "/DDR_A8",
          "/DDR_A9",
          "/DDR_BA0",
          "/DDR_BA1",
          "/DDR_BA2",
          "/DDR_CKE",
          "/DDR_CLK+",
          "/DDR_CLK-",
          "/DDR_CS1",
          "/DDR_ODT",
          "/DDR_RESET",
          "/DDR_WE",
          "/DDR_~{CAS}",
          "/DDR_~{RAS}"
        ],
        "pcb_color": "rgba(39, 208, 178, 0.890)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_LD",
        "nets": [
          "/DDR_D0",
          "/DDR_D1",
          "/DDR_D2",
          "/DDR_D3",
          "/DDR_D4",
          "/DDR_D5",
          "/DDR_D6",
          "/DDR_D7",
          "/DDR_LDM",
          "/DDR_LDQS+",
          "/DDR_LDQS-",
          "/DDR_MD0",
          "/DDR_MD1",
          "/DDR_MD2",
          "/DDR_MD3",
          "/DDR_MD4",
          "/DDR_MD5",
          "/DDR_MD6",
          "/DDR_MD7",
          "/DDR_MLDM",
          "/DDR_MLDQS+",
          "/DDR_MLDQS-"
        ],
        "pcb_color": "rgba(244, 116, 255, 0.871)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_UD",
        "nets": [
          "/DDR_D10",
          "/DDR_D11",
          "/DDR_D12",
          "/DDR_D13",
          "/DDR_D14",
          "/DDR_D15",
          "/DDR_D8",
          "/DDR_D9",
          "/DDR_MD10",
          "/DDR_MD11",
          "/DDR_MD12",
          "/DDR_MD13",
          "/DDR_MD14",
          "/DDR_MD15",
          "/DDR_MD8",
          "/DDR_MD9",
          "/DDR_MUDM",
          "/DDR_MUDQS+",
          "/DDR_MUDQS-",
          "/DDR_UDM",
          "/DDR_UDQS+",
          "/DDR_UDQS-"
        ],
        "pcb_color": "rgba(47, 136, 255, 0.871)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FPGA_Bank0",
        "nets": [
          "/Bank0_L1-",
          "/Bank0_L2+",
          "/Bank0_L2-",
          "/Bank0_L3+",
          "/Bank0_L3-",
          "/Bank0_L33+",
          "/Bank0_L33-",
          "/Bank0_L34+",
          "/Bank0_L34-",
          "/Bank0_L35+",
          "/Bank0_L35-",
          "/Bank0_L36+",
          "/Bank0_L36-",
          "/Bank0_L37+",
          "/Bank0_L37-",
          "/Bank0_L38+",
          "/Bank0_L38-",
          "/Bank0_L39+",
          "/Bank0_L39-",
          "/Bank0_L4+",
          "/Bank0_L4-",
          "/Bank0_L40+",
          "/Bank0_L40-",
          "/Bank0_L5+",
          "/Bank0_L5-",
          "/Bank0_L6+",
          "/Bank0_L6-",
          "/Bank0_L62+",
          "/Bank0_L62-",
          "/Bank0_L63+",
          "/Bank0_L63-",
          "/Bank0_L64+",
          "/Bank0_L64-",
          "/Bank0_L65+",
          "/Bank0_L65-",
          "/Bank0_L66+",
          "/Bank0_L66-",
          "/Bank0_L7+",
          "/Bank0_L7-"
        ],
        "pcb_color": "rgba(255, 56, 217, 0.890)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FPGA_Bank1",
        "nets": [
          "/Bank1_L1+",
          "/Bank1_L1-",
          "/Bank1_L29+",
          "/Bank1_L29-",
          "/Bank1_L30+",
          "/Bank1_L30-",
          "/Bank1_L31+",
          "/Bank1_L31-",
          "/Bank1_L32+",
          "/Bank1_L32-",
          "/Bank1_L33+",
          "/Bank1_L33-",
          "/Bank1_L34+",
          "/Bank1_L34-",
          "/Bank1_L35+",
          "/Bank1_L35-",
          "/Bank1_L36+",
          "/Bank1_L36-",
          "/Bank1_L37+",
          "/Bank1_L37-",
          "/Bank1_L38+",
          "/Bank1_L38-",
          "/Bank1_L39+",
          "/Bank1_L39-",
          "/Bank1_L40+",
          "/Bank1_L40-",
          "/Bank1_L41+",
          "/Bank1_L41-",
          "/Bank1_L42+",
          "/Bank1_L42-",
          "/Bank1_L43+",
          "/Bank1_L43-",
          "/Bank1_L44+",
          "/Bank1_L44-",
          "/Bank1_L45+",
          "/Bank1_L45-",
          "/Bank1_L46+",
          "/Bank1_L46-",
          "/Bank1_L47+",
          "/Bank1_L47-",
          "/Bank1_L48+",
          "/Bank1_L48-",
          "/Bank1_L49+",
          "/Bank1_L49-",
          "/Bank1_L50+",
          "/Bank1_L50-",
          "/Bank1_L51+",
          "/Bank1_L51-",
          "/Bank1_L52+",
          "/Bank1_L52-",
          "/Bank1_L53+",
          "/Bank1_L53-",
          "/Bank1_L74+",
          "/Bank1_L74-"
        ],
        "pcb_color": "rgba(0, 189, 255, 0.878)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FPGA_Bank2",
        "nets": [
          "/Bank2_L13-",
          "/Bank2_L14+",
          "/Bank2_L14-",
          "/Bank2_L16+",
          "/Bank2_L16-",
          "/Bank2_L2+",
          "/Bank2_L2-",
          "/Bank2_L23+",
          "/Bank2_L23-",
          "/Bank2_L29+",
          "/Bank2_L29-",
          "/Bank2_L30+",
          "/Bank2_L30-",
          "/Bank2_L31+",
          "/Bank2_L31-",
          "/Bank2_L32+",
          "/Bank2_L47+",
          "/Bank2_L47-",
          "/Bank2_L48+",
          "/Bank2_L48-",
          "/Bank2_L49+",
          "/Bank2_L49-",
          "/Bank2_L62+",
          "/Bank2_L62-",
          "/Bank2_L63+",
          "/Bank2_L63-",
          "/Bank2_L64+",
          "/Bank2_L64-"
        ],
        "pcb_color": "rgba(223, 129, 255, 0.871)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": {
      "+1V2": "rgb(208, 235, 96)",
      "+1V5": "rgb(255, 195, 0)",
      "+2V5": "rgb(255, 130, 0)",
      "+3V3": "rgb(255, 82, 0)",
      "/DDR_VTT": "rgb(242, 101, 90)",
      "5V": "rgb(185, 0, 11)",
      "GND": "rgb(113, 113, 113)"
    }
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "e63e39d7-6ac0-4ffd-8aa3-1841a4541b55",
      ""
    ]
  ],
  "text_variables": {}
}
