$comment
	File created using the following command:
		vcd file Control.msim.vcd -direction
$end
$date
	Thu Mar 21 12:41:34 2024
$end
$version
	ModelSim Version 10.1e
$end
$timescale
	1ps
$end
$scope module Control_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " enable $end
$var reg 32 # INST [31:0] $end
$var reg 1 $ mlck $end
$var reg 1 % statusC $end
$var reg 1 & statusZ $end
$var wire 1 ' A_MUX $end
$var wire 1 ( ALU_op [2] $end
$var wire 1 ) ALU_op [1] $end
$var wire 1 * ALU_op [0] $end
$var wire 1 + B_MUX $end
$var wire 1 , clr_A $end
$var wire 1 - clr_B $end
$var wire 1 . clr_C $end
$var wire 1 / clr_IR $end
$var wire 1 0 clr_Z $end
$var wire 1 1 DATA_Mux [1] $end
$var wire 1 2 DATA_Mux [0] $end
$var wire 1 3 en $end
$var wire 1 4 IM_MUX1 $end
$var wire 1 5 IM_MUX2 [1] $end
$var wire 1 6 IM_MUX2 [0] $end
$var wire 1 7 inc_PC $end
$var wire 1 8 ld_A $end
$var wire 1 9 ld_B $end
$var wire 1 : ld_C $end
$var wire 1 ; ld_IR $end
$var wire 1 < ld_PC $end
$var wire 1 = ld_Z $end
$var wire 1 > REG_Mux $end
$var wire 1 ? T [2] $end
$var wire 1 @ T [1] $end
$var wire 1 A T [0] $end
$var wire 1 B wen $end
$var wire 1 C sampler $end
$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var tri1 1 G devclrn $end
$var tri1 1 H devpor $end
$var tri1 1 I devoe $end
$var wire 1 J mlck~input_o $end
$var wire 1 K INST[0]~input_o $end
$var wire 1 L INST[1]~input_o $end
$var wire 1 M INST[2]~input_o $end
$var wire 1 N INST[3]~input_o $end
$var wire 1 O INST[4]~input_o $end
$var wire 1 P INST[5]~input_o $end
$var wire 1 Q INST[6]~input_o $end
$var wire 1 R INST[7]~input_o $end
$var wire 1 S INST[8]~input_o $end
$var wire 1 T INST[9]~input_o $end
$var wire 1 U INST[10]~input_o $end
$var wire 1 V INST[11]~input_o $end
$var wire 1 W INST[12]~input_o $end
$var wire 1 X INST[13]~input_o $end
$var wire 1 Y INST[14]~input_o $end
$var wire 1 Z INST[15]~input_o $end
$var wire 1 [ INST[16]~input_o $end
$var wire 1 \ INST[17]~input_o $end
$var wire 1 ] INST[18]~input_o $end
$var wire 1 ^ INST[19]~input_o $end
$var wire 1 _ INST[20]~input_o $end
$var wire 1 ` INST[21]~input_o $end
$var wire 1 a INST[22]~input_o $end
$var wire 1 b INST[23]~input_o $end
$var wire 1 c A_MUX~output_o $end
$var wire 1 d B_MUX~output_o $end
$var wire 1 e IM_MUX1~output_o $end
$var wire 1 f REG_Mux~output_o $end
$var wire 1 g IM_MUX2[0]~output_o $end
$var wire 1 h IM_MUX2[1]~output_o $end
$var wire 1 i DATA_Mux[0]~output_o $end
$var wire 1 j DATA_Mux[1]~output_o $end
$var wire 1 k ALU_op[0]~output_o $end
$var wire 1 l ALU_op[1]~output_o $end
$var wire 1 m ALU_op[2]~output_o $end
$var wire 1 n inc_PC~output_o $end
$var wire 1 o ld_PC~output_o $end
$var wire 1 p clr_IR~output_o $end
$var wire 1 q ld_IR~output_o $end
$var wire 1 r clr_A~output_o $end
$var wire 1 s clr_B~output_o $end
$var wire 1 t clr_C~output_o $end
$var wire 1 u clr_Z~output_o $end
$var wire 1 v ld_A~output_o $end
$var wire 1 w ld_B~output_o $end
$var wire 1 x ld_C~output_o $end
$var wire 1 y ld_Z~output_o $end
$var wire 1 z T[0]~output_o $end
$var wire 1 { T[1]~output_o $end
$var wire 1 | T[2]~output_o $end
$var wire 1 } wen~output_o $end
$var wire 1 ~ en~output_o $end
$var wire 1 !! clk~input_o $end
$var wire 1 "! enable~input_o $end
$var wire 1 #! enable~inputclkctrl_outclk $end
$var wire 1 $! present_state.state_2~q $end
$var wire 1 %! present_state.state_0~0_combout $end
$var wire 1 &! present_state.state_0~q $end
$var wire 1 '! present_state.state_1~0_combout $end
$var wire 1 (! present_state.state_1~q $end
$var wire 1 )! INST[28]~input_o $end
$var wire 1 *! INST[31]~input_o $end
$var wire 1 +! INST[30]~input_o $end
$var wire 1 ,! INST[29]~input_o $end
$var wire 1 -! Equal7~0_combout $end
$var wire 1 .! A_MUX~0_combout $end
$var wire 1 /! inc_PC~9_combout $end
$var wire 1 0! Equal3~0_combout $end
$var wire 1 1! INST[26]~input_o $end
$var wire 1 2! INST[25]~input_o $end
$var wire 1 3! Equal9~1_combout $end
$var wire 1 4! INST[27]~input_o $end
$var wire 1 5! INST[24]~input_o $end
$var wire 1 6! Equal9~2_combout $end
$var wire 1 7! Equal9~0_combout $end
$var wire 1 8! Equal11~0_combout $end
$var wire 1 9! ld_A~0_combout $end
$var wire 1 :! Equal8~0_combout $end
$var wire 1 ;! IM_MUX2[1]~5_combout $end
$var wire 1 <! IM_MUX2[1]~6_combout $end
$var wire 1 =! IM_MUX2[0]~7_combout $end
$var wire 1 >! Equal13~0_combout $end
$var wire 1 ?! inc_PC~10_combout $end
$var wire 1 @! A_MUX~3_combout $end
$var wire 1 A! A_MUX~4_combout $end
$var wire 1 B! A_MUX~1_combout $end
$var wire 1 C! A_MUX~2_combout $end
$var wire 1 D! Equal0~0_combout $end
$var wire 1 E! inc_PC~19_combout $end
$var wire 1 F! DATA_Mux[1]~0_combout $end
$var wire 1 G! A_MUX~5_combout $end
$var wire 1 H! A_MUX~6_combout $end
$var wire 1 I! A_MUX$latch~combout $end
$var wire 1 J! IM_MUX2[1]~4_combout $end
$var wire 1 K! IM_MUX2[1]~11_combout $end
$var wire 1 L! IM_MUX2[0]~10_combout $end
$var wire 1 M! ld_A~1_combout $end
$var wire 1 N! IM_MUX1~0_combout $end
$var wire 1 O! IM_MUX1~0clkctrl_outclk $end
$var wire 1 P! IM_MUX1$latch~combout $end
$var wire 1 Q! Equal5~0_combout $end
$var wire 1 R! Equal5~1_combout $end
$var wire 1 S! REG_Mux~0_combout $end
$var wire 1 T! REG_Mux$latch~combout $end
$var wire 1 U! IM_MUX2[0]~8_combout $end
$var wire 1 V! inc_PC~11_combout $end
$var wire 1 W! IM_MUX2[1]~9_combout $end
$var wire 1 X! IM_MUX2[1]~9clkctrl_outclk $end
$var wire 1 Y! IM_MUX2[0]$latch~combout $end
$var wire 1 Z! IM_MUX2[1]$latch~combout $end
$var wire 1 [! wen~0_combout $end
$var wire 1 \! DATA_Mux[0]~1_combout $end
$var wire 1 ]! DATA_Mux[0]~2_combout $end
$var wire 1 ^! DATA_Mux[1]~3_combout $end
$var wire 1 _! DATA_Mux[1]~4_combout $end
$var wire 1 `! DATA_Mux[1]~5_combout $end
$var wire 1 a! DATA_Mux[1]~6_combout $end
$var wire 1 b! DATA_Mux[1]~6clkctrl_outclk $end
$var wire 1 c! DATA_Mux[0]$latch~combout $end
$var wire 1 d! DATA_Mux[1]~8_combout $end
$var wire 1 e! DATA_Mux[1]~7_combout $end
$var wire 1 f! DATA_Mux[1]~9_combout $end
$var wire 1 g! DATA_Mux[1]$latch~combout $end
$var wire 1 h! ALU_op[0]~0_combout $end
$var wire 1 i! ALU_op[0]~1_combout $end
$var wire 1 j! ALU_op[0]$latch~combout $end
$var wire 1 k! Equal9~3_combout $end
$var wire 1 l! ALU_op[1]~2_combout $end
$var wire 1 m! ALU_op[1]~3_combout $end
$var wire 1 n! ALU_op[1]$latch~combout $end
$var wire 1 o! Equal10~0_combout $end
$var wire 1 p! ALU_op[2]~4_combout $end
$var wire 1 q! Equal11~1_combout $end
$var wire 1 r! ALU_op[2]~5_combout $end
$var wire 1 s! ALU_op[2]~6_combout $end
$var wire 1 t! ALU_op[2]$latch~combout $end
$var wire 1 u! inc_PC~4_combout $end
$var wire 1 v! inc_PC~20_combout $end
$var wire 1 w! inc_PC~12_combout $end
$var wire 1 x! inc_PC~13_combout $end
$var wire 1 y! inc_PC~14_combout $end
$var wire 1 z! statusZ~input_o $end
$var wire 1 {! statusC~input_o $end
$var wire 1 |! inc_PC~15_combout $end
$var wire 1 }! inc_PC~16_combout $end
$var wire 1 ~! inc_PC~17_combout $end
$var wire 1 !" inc_PC~17clkctrl_outclk $end
$var wire 1 "" inc_PC$latch~combout $end
$var wire 1 #" inc_PC~18_combout $end
$var wire 1 $" ld_PC~0_combout $end
$var wire 1 %" ld_PC$latch~combout $end
$var wire 1 &" ld_IR$latch~combout $end
$var wire 1 '" clr_A~0_combout $end
$var wire 1 (" clr_A$latch~combout $end
$var wire 1 )" clr_B~1_combout $end
$var wire 1 *" clr_B~0_combout $end
$var wire 1 +" clr_B~2_combout $end
$var wire 1 ," clr_B$latch~combout $end
$var wire 1 -" clr_C~0_combout $end
$var wire 1 ." clr_C$latch~combout $end
$var wire 1 /" clr_Z~2_combout $end
$var wire 1 0" clr_Z$latch~combout $end
$var wire 1 1" ld_A~2_combout $end
$var wire 1 2" ld_A~3_combout $end
$var wire 1 3" ld_A~4_combout $end
$var wire 1 4" ld_A$latch~combout $end
$var wire 1 5" Equal4~0_combout $end
$var wire 1 6" ld_B~0_combout $end
$var wire 1 7" ld_B$latch~combout $end
$var wire 1 8" ld_C~0_combout $end
$var wire 1 9" ld_C$latch~combout $end
$var wire 1 :" wen~1_combout $end
$var wire 1 ;" wen~2_combout $end
$var wire 1 <" wen~2clkctrl_outclk $end
$var wire 1 =" wen$latch~combout $end
$var wire 1 >" en~0_combout $end
$var wire 1 ?" en$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
0$
x%
x&
x'
x*
x)
x(
0+
x,
x-
x.
0/
x0
x2
x1
x3
x4
x6
x5
x7
x8
x9
x:
x;
x<
x=
x>
1A
0@
0?
xB
xC
0D
1E
xF
1G
1H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
xc
0d
xe
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
0p
xq
xr
xs
xt
xu
xv
xw
xx
xy
1z
0{
0|
x}
x~
0!!
0"!
0#!
0$!
1%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
1-!
1.!
1/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
19!
0:!
1;!
1<!
1=!
0>!
1?!
1@!
1A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
xI!
0J!
0K!
1L!
1M!
0N!
0O!
xP!
0Q!
0R!
0S!
xT!
1U!
1V!
0W!
0X!
xY!
xZ!
1[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
xc!
0d!
1e!
0f!
xg!
0h!
1i!
xj!
1k!
1l!
0m!
xn!
0o!
0p!
0q!
1r!
1s!
xt!
0u!
0v!
1w!
0x!
0y!
xz!
x{!
0|!
0}!
0~!
0!"
x""
0#"
0$"
x%"
x&"
0'"
x("
0)"
0*"
0+"
x,"
0-"
x."
0/"
x0"
11"
02"
03"
x4"
05"
06"
x7"
08"
x9"
0:"
0;"
0<"
x="
0>"
x?"
$end
#12500
1$
1J
0C
#25000
1!
0$
1!!
0J
1C
#37500
1$
1J
0C
#50000
0!
0$
0!!
0J
1C
#62500
1$
1J
0C
#75000
1"
b1000000000000000000000000000000 #
b1010000000000000000000000000000 #
b1010000000000001000000000000000 #
b1010000000000001010000000000000 #
b1010000000000001010100000000000 #
b1010000000000001010101000000000 #
b1010000000000001010101010000000 #
b1010000000000001010101010100000 #
b1010000000000001010101010101000 #
b1010000000000001010101010101010 #
1!
0$
1"!
1L
1N
1P
1R
1T
1V
1X
1Z
1)!
1+!
1!!
0J
1#!
1C
1;"
1~!
1_!
01"
1u!
1D!
13!
0-!
1<"
1!"
1a!
0A!
0.!
1b!
0?"
0="
09"
07"
04"
00"
0."
0,"
0("
1&"
0%"
0""
0~
0}
0y
0x
0w
0v
0u
0t
0s
0r
1q
0o
0n
03
0B
0=
0:
09
08
00
0.
0-
0,
1;
0<
07
0g!
0c!
0j
0i
01
02
#87500
1$
1J
0C
#100000
0!
0$
0!!
0J
1C
#112500
1$
1J
0C
#125000
1!
0$
1!!
0J
1C
1&!
1(!
1#"
1v!
0_!
1]!
0'!
0z
1{
0A
1@
0&"
1$"
1y!
0a!
0q
0b!
0;
1c!
1i
12
1%"
1""
1o
1n
1<
17
#137500
1$
1J
0C
#150000
0!
0$
0!!
0J
1C
#162500
1$
1J
0C
#175000
1!
0$
1!!
0J
1C
0(!
1$!
1>"
1:"
0v!
0]!
1G!
0;"
1f!
0%!
0{
1|
0<"
0@
1?
0y!
0""
0n
07
#187500
1$
1J
0C
#200000
0!
0$
0!!
0J
1C
#212500
1$
1J
0C
#225000
b10000000000001010101010101010 #
b1010101010101010 #
b10101010101010 #
b101010101010 #
b1010101010 #
b10101010 #
b101010 #
b1010 #
b10 #
b0 #
1!
0$
0L
0N
0P
0R
0T
0V
0X
0Z
0)!
0+!
1!!
0J
1C
11"
0u!
0D!
03!
1-!
13"
0#"
1F!
1A!
1.!
0$"
1H!
14"
1v
18
0%"
1I!
0o
1c
0<
1'
0&!
0$!
0>"
0:"
03"
1_!
0G!
1'!
1;"
0f!
0F!
1%!
1z
0|
1<"
1A
0?
1&"
1a!
0H!
1q
1b!
1;
04"
0v
08
0c!
0i
02
#237500
1$
1J
0C
#250000
0!
0$
0!!
0J
1C
#262500
1$
1J
0C
#275000
1!
0$
1!!
0J
1C
1&!
1(!
13"
1#"
1v!
0_!
1]!
0'!
01"
0.!
0z
1{
0A
1@
0&"
1$"
1y!
0a!
03"
0q
0b!
0;
14"
1c!
1v
1i
18
12
1%"
1""
04"
1o
1n
0v
1<
17
08
#287500
1$
1J
0C
#300000
0!
0$
0!!
0J
1C
#312500
1$
1J
0C
#325000
1!
0$
1!!
0J
1C
0(!
1$!
1>"
1:"
11"
0v!
0]!
1G!
1.!
0;"
0#"
1f!
1F!
0%!
0{
1|
0<"
0@
1?
13"
0y!
1H!
0$"
14"
0""
0%"
1v
0n
0o
18
07
0<
#337500
1$
1J
0C
#350000
0!
0$
0!!
0J
1C
#362500
1$
1J
0C
#375000
1!
0$
1!!
0J
1C
0&!
0$!
0>"
0:"
03"
1_!
0G!
1'!
1;"
0f!
0F!
1%!
1z
0|
1<"
1A
0?
1&"
1a!
0H!
1q
1b!
1;
04"
0v
08
0c!
0i
02
#387500
1$
1J
0C
#400000
0!
0$
0!!
0J
1C
#412500
1$
1J
0C
#425000
1!
0$
1!!
0J
1C
1&!
1(!
13"
1#"
1v!
0_!
1]!
0'!
01"
0.!
0z
1{
0A
1@
0&"
1$"
1y!
0a!
03"
0q
0b!
0;
14"
1c!
1v
1i
18
12
1%"
1""
04"
1o
1n
0v
1<
17
08
#437500
1$
1J
0C
#450000
0!
0$
0!!
0J
1C
#462500
1$
1J
0C
#475000
1!
0$
1!!
0J
1C
0(!
1$!
1>"
1:"
11"
0v!
0]!
1G!
1.!
0;"
0#"
1f!
1F!
0%!
0{
1|
0<"
0@
1?
13"
0y!
1H!
0$"
14"
0""
0%"
1v
0n
0o
18
07
0<
#487500
1$
1J
0C
#500000
0!
0$
0!!
0J
1C
#512500
1$
1J
0C
#525000
1!
0$
1!!
0J
1C
0&!
0$!
0>"
0:"
03"
1_!
0G!
1'!
1;"
0f!
0F!
1%!
1z
0|
1<"
1A
0?
1&"
1a!
0H!
1q
1b!
1;
04"
0v
08
0c!
0i
02
#537500
1$
1J
0C
#550000
0!
0$
0!!
0J
1C
#562500
1$
1J
0C
#575000
1!
0$
1!!
0J
1C
1&!
1(!
13"
1#"
1v!
0_!
1]!
0'!
01"
0.!
0z
1{
0A
1@
0&"
1$"
1y!
0a!
03"
0q
0b!
0;
14"
1c!
1v
1i
18
12
1%"
1""
04"
1o
1n
0v
1<
17
08
#587500
1$
1J
0C
#600000
0!
0$
0!!
0J
1C
#612500
1$
1J
0C
#625000
1!
0$
1!!
0J
1C
0(!
1$!
1>"
1:"
11"
0v!
0]!
1G!
1.!
0;"
0#"
1f!
1F!
0%!
0{
1|
0<"
0@
1?
13"
0y!
1H!
0$"
14"
0""
0%"
1v
0n
0o
18
07
0<
#637500
1$
1J
0C
#650000
0!
0$
0!!
0J
1C
#662500
1$
1J
0C
#675000
1!
0$
1!!
0J
1C
0&!
0$!
0>"
0:"
03"
1_!
0G!
1'!
1;"
0f!
0F!
1%!
1z
0|
1<"
1A
0?
1&"
1a!
0H!
1q
1b!
1;
04"
0v
08
0c!
0i
02
#687500
1$
1J
0C
#700000
0!
0$
0!!
0J
1C
#712500
1$
1J
0C
#725000
1!
0$
1!!
0J
1C
1&!
1(!
13"
1#"
1v!
0_!
1]!
0'!
01"
0.!
0z
1{
0A
1@
0&"
1$"
1y!
0a!
03"
0q
0b!
0;
14"
1c!
1v
1i
18
12
1%"
1""
04"
1o
1n
0v
1<
17
08
#737500
1$
1J
0C
#750000
0!
0$
0!!
0J
1C
#762500
1$
1J
0C
#775000
1!
0$
1!!
0J
1C
0(!
1$!
1>"
1:"
11"
0v!
0]!
1G!
1.!
0;"
0#"
1f!
1F!
0%!
0{
1|
0<"
0@
1?
13"
0y!
1H!
0$"
14"
0""
0%"
1v
0n
0o
18
07
0<
#787500
1$
1J
0C
#800000
0!
0$
0!!
0J
1C
#812500
1$
1J
0C
#825000
1!
0$
1!!
0J
1C
0&!
0$!
0>"
0:"
03"
1_!
0G!
1'!
1;"
0f!
0F!
1%!
1z
0|
1<"
1A
0?
1&"
1a!
0H!
1q
1b!
1;
04"
0v
08
0c!
0i
02
#837500
1$
1J
0C
#850000
0!
0$
0!!
0J
1C
#862500
1$
1J
0C
#875000
1!
0$
1!!
0J
1C
1&!
1(!
13"
1#"
1v!
0_!
1]!
0'!
01"
0.!
0z
1{
0A
1@
0&"
1$"
1y!
0a!
03"
0q
0b!
0;
14"
1c!
1v
1i
18
12
1%"
1""
04"
1o
1n
0v
1<
17
08
#887500
1$
1J
0C
#900000
0!
0$
0!!
0J
1C
#912500
1$
1J
0C
#925000
1!
0$
1!!
0J
1C
0(!
1$!
1>"
1:"
11"
0v!
0]!
1G!
1.!
0;"
0#"
1f!
1F!
0%!
0{
1|
0<"
0@
1?
13"
0y!
1H!
0$"
14"
0""
0%"
1v
0n
0o
18
07
0<
#937500
1$
1J
0C
#950000
0!
0$
0!!
0J
1C
#962500
1$
1J
0C
#975000
1!
0$
1!!
0J
1C
0&!
0$!
0>"
0:"
03"
1_!
0G!
1'!
1;"
0f!
0F!
1%!
1z
0|
1<"
1A
0?
1&"
1a!
0H!
1q
1b!
1;
04"
0v
08
0c!
0i
02
#987500
1$
1J
0C
#1000000
