INFO-FLOW: Workspace C:/Users/aranz/FPGA/Pooling/Pooling/solution1 opened at Fri Aug 28 13:07:43 +0900 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.131 sec.
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.187 sec.
Command     ap_source done; 0.187 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 0.835 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.109 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.486 sec.
Execute   set_part xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.156 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Pooling/maxPooling_28x28.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Pooling/maxPooling_28x28.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Pooling/maxPooling_28x28.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Pooling/maxPooling_28x28.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Pooling/maxPooling_28x28.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp
Command       clang done; 1.791 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp"  -o "C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/useless.bc
Command       clang done; 1.964 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute       source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp std=gnu++98 -directive=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp std=gnu++98 -directive=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/xilinx-dataflow-lawyer.maxPooling_28x28.pp.0.cpp.diag.yml C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/xilinx-dataflow-lawyer.maxPooling_28x28.pp.0.cpp.out.log 2> C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/xilinx-dataflow-lawyer.maxPooling_28x28.pp.0.cpp.err.log 
Command       ap_eval done; 0.122 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/tidy-3.1.maxPooling_28x28.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/tidy-3.1.maxPooling_28x28.pp.0.cpp.out.log 2> C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/tidy-3.1.maxPooling_28x28.pp.0.cpp.err.log 
Command         ap_eval done; 0.156 sec.
Execute         source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/xilinx-legacy-rewriter.maxPooling_28x28.pp.0.cpp.out.log 2> C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/xilinx-legacy-rewriter.maxPooling_28x28.pp.0.cpp.err.log 
Command         ap_eval done; 0.146 sec.
Command       tidy_31 done; 0.383 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.166 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.bc
Command       clang done; 2.324 sec.
INFO: [HLS 200-10] Analyzing design file 'Pooling/maxPooling_10x10.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Pooling/maxPooling_10x10.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Pooling/maxPooling_10x10.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Pooling/maxPooling_10x10.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Pooling/maxPooling_10x10.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp
Command       clang done; 2.324 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp"  -o "C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/useless.bc
Command       clang done; 2.118 sec.
INFO-FLOW: Done: GCC PP time: 4.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp std=gnu++98 -directive=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp std=gnu++98 -directive=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/xilinx-dataflow-lawyer.maxPooling_10x10.pp.0.cpp.diag.yml C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/xilinx-dataflow-lawyer.maxPooling_10x10.pp.0.cpp.out.log 2> C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/xilinx-dataflow-lawyer.maxPooling_10x10.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/tidy-3.1.maxPooling_10x10.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/tidy-3.1.maxPooling_10x10.pp.0.cpp.out.log 2> C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/tidy-3.1.maxPooling_10x10.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/xilinx-legacy-rewriter.maxPooling_10x10.pp.0.cpp.out.log 2> C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/xilinx-legacy-rewriter.maxPooling_10x10.pp.0.cpp.err.log 
Command       tidy_31 done; 0.166 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.106 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.bc
Command       clang done; 1.993 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_28x28.g.bc C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/maxPooling_10x10.g.bc -hls-opt -except-internalize Max_Pooling_10x10 -LD:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 2.52 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 177.883 ; gain = 87.414
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.pp.bc -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.25 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Max_Pooling_10x10 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.g.0.bc -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.g.1.bc -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.g.1.bc to C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.o.1.bc -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Pooling/maxPooling_10x10.cpp:10) in function 'Max_Pooling_10x10' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Pooling/maxPooling_10x10.cpp:12) in function 'Max_Pooling_10x10' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (Pooling/maxPooling_10x10.cpp:1) in dimension 1 completely.
Command         transform done; 0.227 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.143 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.o.2.bc -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.465 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.39 sec.
Command     elaborate done; 19.19 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Max_Pooling_10x10' ...
Execute       ap_set_top_model Max_Pooling_10x10 
Execute       get_model_list Max_Pooling_10x10 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Max_Pooling_10x10 
Execute       get_model_list Max_Pooling_10x10 -filter all-wo-channel 
INFO-FLOW: Model list for configure: Max_Pooling_10x10
INFO-FLOW: Configuring Module : Max_Pooling_10x10 ...
Execute       set_default_model Max_Pooling_10x10 
Execute       apply_spec_resource_limit Max_Pooling_10x10 
INFO-FLOW: Model list for preprocess: Max_Pooling_10x10
INFO-FLOW: Preprocessing Module: Max_Pooling_10x10 ...
Execute       set_default_model Max_Pooling_10x10 
Execute       cdfg_preprocess -model Max_Pooling_10x10 
Execute       rtl_gen_preprocess Max_Pooling_10x10 
INFO-FLOW: Model list for synthesis: Max_Pooling_10x10
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Max_Pooling_10x10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Max_Pooling_10x10 
Execute       schedule -model Max_Pooling_10x10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_6_load_1', Pooling/maxPooling_10x10.cpp:14) on array 'ifmap_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.787 sec.
INFO: [HLS 200-111]  Elapsed time: 22.948 seconds; current allocated memory: 101.338 MB.
Execute       syn_report -verbosereport -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.verbose.sched.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.sched.adb -f 
Command       db_write done; 0.119 sec.
INFO-FLOW: Finish scheduling Max_Pooling_10x10.
Execute       set_default_model Max_Pooling_10x10 
Execute       bind -model Max_Pooling_10x10 
BIND OPTION: model=Max_Pooling_10x10
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 102.794 MB.
Execute       syn_report -verbosereport -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.verbose.bind.rpt 
Command       syn_report done; 0.446 sec.
Execute       db_write -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.bind.adb -f 
Command       db_write done; 0.321 sec.
INFO-FLOW: Finish binding Max_Pooling_10x10.
Execute       get_model_list Max_Pooling_10x10 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Max_Pooling_10x10 
INFO-FLOW: Model list for RTL generation: Max_Pooling_10x10
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Max_Pooling_10x10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Max_Pooling_10x10 -vendor xilinx -mg_file C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Max_Pooling_10x10/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Max_Pooling_10x10' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Max_Pooling_10x10'.
Command       create_rtl_model done; 0.323 sec.
INFO: [HLS 200-111]  Elapsed time: 1.174 seconds; current allocated memory: 104.533 MB.
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.rtl_wrap.cfg.tcl 
Execute       gen_rtl Max_Pooling_10x10 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/syn/systemc/Max_Pooling_10x10 -synmodules Max_Pooling_10x10 
Execute       gen_rtl Max_Pooling_10x10 -istop -style xilinx -f -lang vhdl -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/syn/vhdl/Max_Pooling_10x10 
Execute       gen_rtl Max_Pooling_10x10 -istop -style xilinx -f -lang vlog -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/syn/verilog/Max_Pooling_10x10 
Execute       syn_report -csynth -model Max_Pooling_10x10 -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/syn/report/Max_Pooling_10x10_csynth.rpt 
Execute       syn_report -rtlxml -model Max_Pooling_10x10 -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/syn/report/Max_Pooling_10x10_csynth.xml 
Execute       syn_report -verbosereport -model Max_Pooling_10x10 -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.verbose.rpt 
Command       syn_report done; 0.405 sec.
Execute       db_write -model Max_Pooling_10x10 -f -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.adb 
Command       db_write done; 0.207 sec.
Execute       gen_tb_info Max_Pooling_10x10 -p C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10 
Execute       export_constraint_db -f -tool general -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.constraint.tcl 
Execute       syn_report -designview -model Max_Pooling_10x10 -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Max_Pooling_10x10 -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Max_Pooling_10x10 -o C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Max_Pooling_10x10 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain Max_Pooling_10x10 
INFO-FLOW: Model list for RTL component generation: Max_Pooling_10x10
INFO-FLOW: Handling components in module [Max_Pooling_10x10] ... 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.compgen.tcl 
INFO-FLOW: Found component Max_Pooling_10x10_AXILiteS_s_axi.
INFO-FLOW: Append model Max_Pooling_10x10_AXILiteS_s_axi
INFO-FLOW: Append model Max_Pooling_10x10
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Max_Pooling_10x10_AXILiteS_s_axi Max_Pooling_10x10
INFO-FLOW: To file: write model Max_Pooling_10x10_AXILiteS_s_axi
INFO-FLOW: To file: write model Max_Pooling_10x10
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model Max_Pooling_10x10 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.42 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/aranz/FPGA/Pooling/Pooling/solution1
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.239 sec.
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.457 sec.
Command       ap_source done; 0.458 sec.
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.compgen.tcl 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.172 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/aranz/FPGA/Pooling/Pooling/solution1
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.143 sec.
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.251 sec.
Command       ap_source done; 0.251 sec.
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Max_Pooling_10x10 xml_exists=0
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.rtl_wrap.cfg.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.rtl_wrap.cfg.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.rtl_wrap.cfg.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.tbgen.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.constraint.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=0
Execute       source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.tbgen.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.compgen.dataonly.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.compgen.dataonly.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.tbgen.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.rtl_wrap.cfg.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.compgen.dataonly.tcl 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.constraint.tcl 
Execute       sc_get_clocks Max_Pooling_10x10 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/Max_Pooling_10x10.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/aranz/FPGA/Pooling/Pooling/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 177.883 ; gain = 87.414
INFO: [VHDL 208-304] Generating VHDL RTL for Max_Pooling_10x10.
INFO: [VLOG 209-307] Generating Verilog RTL for Max_Pooling_10x10.
Command     autosyn done; 7 sec.
Command   csynth_design done; 26.203 sec.
Command ap_source done; 27.898 sec.
Execute cleanup_all 
