vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/47ff/hdl/myipAxi4_v1_0_M00_AXI.vhd" \
"../../../bd/design_1/ipshared/47ff/hdl/myipAxi4_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_myipAxi4_0_1/sim/design_1_myipAxi4_0_1.vhd" \
"../../../bd/design_1/ip/design_1_myipAxi4_1_0/sim/design_1_myipAxi4_1_0.vhd" \
"../../../bd/design_1/ip/design_1_myipAxi4_2_0/sim/design_1_myipAxi4_2_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_3/sim/design_1_axi_bram_ctrl_0_3.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_1/sim/design_1_axi_bram_ctrl_1_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_3_0/sim/design_1_axi_bram_ctrl_3_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_4_0/sim/design_1_axi_bram_ctrl_4_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_5_0/sim/design_1_axi_bram_ctrl_5_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
