set_property SRC_FILE_INFO {cfile:C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.srcs/sources_1/bd/Convolution_Controller/ip/Convolution_Controller_axi_dma_0_0/Convolution_Controller_axi_dma_0_0_clocks.xdc rfile:../../ConvolutionAccel_d.srcs/sources_1/bd/Convolution_Controller/ip/Convolution_Controller_axi_dma_0_0/Convolution_Controller_axi_dma_0_0_clocks.xdc id:1 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:2 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:3 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:4 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:5 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:6 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:7 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl id:8 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl id:9 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl id:10 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl id:11 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl id:12 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:13 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:14 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:15 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:16 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:17 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:18 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:19 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:20 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:21 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:22 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:23 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:24 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:25 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:26 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:27 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:28 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:29 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:30 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:31 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:32 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:33 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:34 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:35 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:36 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:37 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:38 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:39 order:LATE scoped_inst:{{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:40 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:41 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:42 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:43 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl id:44 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl id:45 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl id:46 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl id:47 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl id:48 order:LATE scoped_inst:BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:49 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:50 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:51 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:52 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:53 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:54 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:55 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:56 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:57 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:58 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:59 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:60 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:61 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:62 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:63 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:64 order:LATE scoped_inst:{{BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}} unmanaged:yes} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:NONE read:READ} [current_design]
# file: Convolution_Controller_axi_dma_0_0.xdc
set_property src_info {type:SCOPED_XDC file:1 line:2 export:INPUT save:NONE read:READ} [current_design]
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:1 line:3 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:1 line:4 export:INPUT save:NONE read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:NONE read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:1 line:6 export:INPUT save:NONE read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:NONE read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:1 line:8 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:NONE read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:NONE read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:NONE read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:NONE read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:NONE read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:NONE read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:1 line:15 export:INPUT save:NONE read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:1 line:16 export:INPUT save:NONE read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:1 line:17 export:INPUT save:NONE read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:1 line:18 export:INPUT save:NONE read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:1 line:19 export:INPUT save:NONE read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:1 line:20 export:INPUT save:NONE read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:NONE read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:NONE read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:1 line:23 export:INPUT save:NONE read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:NONE read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:NONE read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:NONE read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:NONE read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:NONE read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:NONE read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:NONE read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:1 line:32 export:INPUT save:NONE read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:1 line:33 export:INPUT save:NONE read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:1 line:34 export:INPUT save:NONE read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:1 line:35 export:INPUT save:NONE read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:1 line:36 export:INPUT save:NONE read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:NONE read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:1 line:38 export:INPUT save:NONE read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:1 line:39 export:INPUT save:NONE read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:NONE read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:NONE read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:1 line:42 export:INPUT save:NONE read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:1 line:43 export:INPUT save:NONE read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:NONE read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:NONE read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:1 line:47 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_gray
set_property src_info {type:SCOPED_XDC file:2 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:15 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:22 export:INPUT save:NONE read:READ} [current_design]

current_instance BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:2 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Sat Mar 20 04:07:04 GMT 2021"
set_property src_info {type:SCOPED_XDC file:2 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:28 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_gray
set_property src_info {type:SCOPED_XDC file:3 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:15 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:22 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:3 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Sat Mar 20 04:07:04 GMT 2021"
set_property src_info {type:SCOPED_XDC file:3 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:28 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_gray
set_property src_info {type:SCOPED_XDC file:4 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:15 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:22 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:28 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_gray
set_property src_info {type:SCOPED_XDC file:5 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:15 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:22 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:28 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_property src_info {type:SCOPED_XDC file:6 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:7 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_property src_info {type:SCOPED_XDC file:7 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:SCOPED_XDC file:7 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:7 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:8 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_fifo
set_property src_info {type:SCOPED_XDC file:8 line:2 export:INPUT save:NONE read:READ} [current_design]
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
set_property src_info {type:SCOPED_XDC file:8 line:3 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:8 line:4 export:INPUT save:NONE read:READ} [current_design]
#wr_rst_rd_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:8 line:5 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:8 line:6 export:INPUT save:NONE read:READ} [current_design]
#}
set_property src_info {type:SCOPED_XDC file:8 line:7 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo
set_property src_info {type:SCOPED_XDC file:8 line:8 export:INPUT save:NONE read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_obj [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_property src_info {type:SCOPED_XDC file:8 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:8 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:9 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_fifo
set_property src_info {type:SCOPED_XDC file:9 line:2 export:INPUT save:NONE read:READ} [current_design]
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
set_property src_info {type:SCOPED_XDC file:9 line:3 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:9 line:4 export:INPUT save:NONE read:READ} [current_design]
#wr_rst_rd_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:9 line:5 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:9 line:6 export:INPUT save:NONE read:READ} [current_design]
#}
set_property src_info {type:SCOPED_XDC file:9 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:9 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:9 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:10 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_fifo
set_property src_info {type:SCOPED_XDC file:10 line:2 export:INPUT save:NONE read:READ} [current_design]
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
set_property src_info {type:SCOPED_XDC file:10 line:3 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:10 line:4 export:INPUT save:NONE read:READ} [current_design]
#wr_rst_rd_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:10 line:5 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:10 line:6 export:INPUT save:NONE read:READ} [current_design]
#}
set_property src_info {type:SCOPED_XDC file:10 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:10 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:10 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_fifo
set_property src_info {type:SCOPED_XDC file:11 line:2 export:INPUT save:NONE read:READ} [current_design]
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
set_property src_info {type:SCOPED_XDC file:11 line:3 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:11 line:4 export:INPUT save:NONE read:READ} [current_design]
#wr_rst_rd_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:11 line:5 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:11 line:6 export:INPUT save:NONE read:READ} [current_design]
#}
set_property src_info {type:SCOPED_XDC file:11 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_fifo
set_property src_info {type:SCOPED_XDC file:12 line:2 export:INPUT save:NONE read:READ} [current_design]
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
set_property src_info {type:SCOPED_XDC file:12 line:3 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:12 line:4 export:INPUT save:NONE read:READ} [current_design]
#wr_rst_rd_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:12 line:5 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:12 line:6 export:INPUT save:NONE read:READ} [current_design]
#}
set_property src_info {type:SCOPED_XDC file:12 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:13 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:13 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:14 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:14 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:15 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:15 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:16 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:16 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:17 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:17 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:18 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:18 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:19 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:19 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:20 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:20 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:21 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:21 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:22 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:22 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:23 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:23 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:24 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:24 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:25 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:25 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:26 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:26 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:27 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:27 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:28 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:28 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:29 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:29 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:30 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:30 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:31 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:31 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:32 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:32 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:33 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:33 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:34 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:34 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:35 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:35 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:36 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:36 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:37 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:37 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:38 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:38 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:39 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:39 line:12 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
set_property src_info {type:TCL file:{} line:172 export:INPUT save:NONE read:READ} [current_design]
set_property HD.PLATFORM_WRAPPER true [get_cells ma]
set_property src_info {type:SCOPED_XDC file:40 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_gray
set_property src_info {type:SCOPED_XDC file:40 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:40 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:40 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:40 line:15 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:40 line:22 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:40 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:40 line:28 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:41 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_gray
set_property src_info {type:SCOPED_XDC file:41 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:41 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:41 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:41 line:15 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:41 line:22 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:41 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:41 line:28 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:42 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_srst
current_instance BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_property src_info {type:SCOPED_XDC file:42 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:SCOPED_XDC file:42 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:42 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:43 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_property src_info {type:SCOPED_XDC file:43 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:SCOPED_XDC file:43 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:43 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:44 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_fifo
set_property src_info {type:SCOPED_XDC file:44 line:2 export:INPUT save:NONE read:READ} [current_design]
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
set_property src_info {type:SCOPED_XDC file:44 line:3 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:44 line:4 export:INPUT save:NONE read:READ} [current_design]
#wr_rst_rd_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:44 line:5 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:44 line:6 export:INPUT save:NONE read:READ} [current_design]
#}
set_property src_info {type:SCOPED_XDC file:44 line:7 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_cp0/i_bs_fifo
set_property src_info {type:SCOPED_XDC file:44 line:8 export:INPUT save:NONE read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_obj [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_property src_info {type:SCOPED_XDC file:44 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:44 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:45 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_fifo
set_property src_info {type:SCOPED_XDC file:45 line:2 export:INPUT save:NONE read:READ} [current_design]
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
set_property src_info {type:SCOPED_XDC file:45 line:3 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:45 line:4 export:INPUT save:NONE read:READ} [current_design]
#wr_rst_rd_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:45 line:5 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:45 line:6 export:INPUT save:NONE read:READ} [current_design]
#}
set_property src_info {type:SCOPED_XDC file:45 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:45 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:45 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:46 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_fifo
set_property src_info {type:SCOPED_XDC file:46 line:2 export:INPUT save:NONE read:READ} [current_design]
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
set_property src_info {type:SCOPED_XDC file:46 line:3 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:46 line:4 export:INPUT save:NONE read:READ} [current_design]
#wr_rst_rd_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:46 line:5 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:46 line:6 export:INPUT save:NONE read:READ} [current_design]
#}
set_property src_info {type:SCOPED_XDC file:46 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:46 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:46 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:47 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_fifo
set_property src_info {type:SCOPED_XDC file:47 line:2 export:INPUT save:NONE read:READ} [current_design]
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
set_property src_info {type:SCOPED_XDC file:47 line:3 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:47 line:4 export:INPUT save:NONE read:READ} [current_design]
#wr_rst_rd_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:47 line:5 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:47 line:6 export:INPUT save:NONE read:READ} [current_design]
#}
set_property src_info {type:SCOPED_XDC file:47 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:47 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:47 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:48 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_fifo
set_property src_info {type:SCOPED_XDC file:48 line:2 export:INPUT save:NONE read:READ} [current_design]
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
set_property src_info {type:SCOPED_XDC file:48 line:3 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:48 line:4 export:INPUT save:NONE read:READ} [current_design]
#wr_rst_rd_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:48 line:5 export:INPUT save:NONE read:READ} [current_design]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
set_property src_info {type:SCOPED_XDC file:48 line:6 export:INPUT save:NONE read:READ} [current_design]
#}
set_property src_info {type:SCOPED_XDC file:48 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:48 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:48 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:49 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:49 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:50 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:50 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:51 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:51 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:52 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:52 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:53 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:53 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:54 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:54 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:55 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:55 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:56 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:56 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:57 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:57 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:58 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:58 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:59 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:59 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:60 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:60 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:61 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:61 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:62 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:62 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:63 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:63 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:64 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_memory
set_property src_info {type:SCOPED_XDC file:64 line:12 export:INPUT save:NONE read:READ} [current_design]

