# Logic-Gates-Simulation
VHDL code to implement logic gates using behavioral modeling
