{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 01:45:07 2021 " "Info: Processing started: Tue May 11 01:45:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registers -c registers " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off registers -c registers" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "registers.bdf 1 1 " "Warning: Using design file registers.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Info: Found entity 1: registers" {  } { { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "registers " "Info: Elaborating entity \"registers\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "selector.bdf 1 1 " "Warning: Using design file selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Info: Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "D:/wangyi/task-4/registers/selector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:inst2 " "Info: Elaborating entity \"selector\" for hierarchy \"selector:inst2\"" {  } { { "registers.bdf" "inst2" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 296 1344 1440 648 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "registerwr.bdf 1 1 " "Warning: Using design file registerwr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerwr " "Info: Found entity 1: registerwr" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerwr registerwr:inst1 " "Info: Elaborating entity \"registerwr\" for hierarchy \"registerwr:inst1\"" {  } { { "registers.bdf" "inst1" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 208 1032 1128 464 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst3\|inst10 " "Warning: Converted tri-state buffer \"registerwr:inst3\|inst10\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 976 696 744 1008 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst3\|inst11 " "Warning: Converted tri-state buffer \"registerwr:inst3\|inst11\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 872 688 736 904 "inst11" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst3\|inst9 " "Warning: Converted tri-state buffer \"registerwr:inst3\|inst9\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 768 688 736 800 "inst9" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst3\|inst12 " "Warning: Converted tri-state buffer \"registerwr:inst3\|inst12\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 656 688 736 688 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst3\|inst13 " "Warning: Converted tri-state buffer \"registerwr:inst3\|inst13\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 544 688 736 576 "inst13" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst3\|inst14 " "Warning: Converted tri-state buffer \"registerwr:inst3\|inst14\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 440 688 736 472 "inst14" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst3\|inst15 " "Warning: Converted tri-state buffer \"registerwr:inst3\|inst15\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 328 688 736 360 "inst15" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst3\|inst16 " "Warning: Converted tri-state buffer \"registerwr:inst3\|inst16\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 216 688 736 248 "inst16" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst1\|inst10 " "Warning: Converted tri-state buffer \"registerwr:inst1\|inst10\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 976 696 744 1008 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst1\|inst11 " "Warning: Converted tri-state buffer \"registerwr:inst1\|inst11\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 872 688 736 904 "inst11" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst1\|inst9 " "Warning: Converted tri-state buffer \"registerwr:inst1\|inst9\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 768 688 736 800 "inst9" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst1\|inst12 " "Warning: Converted tri-state buffer \"registerwr:inst1\|inst12\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 656 688 736 688 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst1\|inst13 " "Warning: Converted tri-state buffer \"registerwr:inst1\|inst13\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 544 688 736 576 "inst13" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst1\|inst14 " "Warning: Converted tri-state buffer \"registerwr:inst1\|inst14\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 440 688 736 472 "inst14" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst1\|inst15 " "Warning: Converted tri-state buffer \"registerwr:inst1\|inst15\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 328 688 736 360 "inst15" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "registerwr:inst1\|inst16 " "Warning: Converted tri-state buffer \"registerwr:inst1\|inst16\" feeding internal logic into a wire" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 216 688 736 248 "inst16" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Info: Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Info: Implemented 26 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 01:45:08 2021 " "Info: Processing ended: Tue May 11 01:45:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
