// Seed: 1426586033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd13,
    parameter id_1 = 32'd57
) (
    input uwire _id_0,
    input tri0  _id_1
);
  logic id_3;
  ;
  wire id_4;
  wire [id_1 : id_0  ?  id_0 : id_0  +  -1] id_5, id_6, id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6
  );
  assign id_6 = ~1'b0;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
endmodule
