

================================================================
== Vitis HLS Report for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Sat Apr 12 12:19:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.139 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     101|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     101|    161|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_25_1_1_U373  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_15_fu_168_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln21_fu_162_p2  |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln23_fu_206_p2  |      icmp|   0|  0|  32|          25|           1|
    |output_4_fu_212_p3   |    select|   0|  0|  24|           1|          24|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  78|          32|          30|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |i_12_fu_62          |   9|          2|    3|          6|
    |output_1_fu_74      |   9|          2|   24|         48|
    |output_2_fu_70      |   9|          2|   24|         48|
    |output_3_fu_66      |   9|          2|   24|         48|
    |output_fu_78        |   9|          2|   24|         48|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  63|         14|  103|        206|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i_12_fu_62      |   3|   0|    3|          0|
    |output_1_fu_74  |  24|   0|   24|          0|
    |output_2_fu_70  |  24|   0|   24|          0|
    |output_3_fu_66  |  24|   0|   24|          0|
    |output_fu_78    |  24|   0|   24|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 101|   0|  101|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|net_load_reload           |   in|   25|     ap_none|                                    net_load_reload|        scalar|
|net_1_load_reload         |   in|   25|     ap_none|                                  net_1_load_reload|        scalar|
|net_2_load_reload         |   in|   25|     ap_none|                                  net_2_load_reload|        scalar|
|net_3_load_reload         |   in|   25|     ap_none|                                  net_3_load_reload|        scalar|
|output_load_out           |  out|   24|      ap_vld|                                    output_load_out|       pointer|
|output_load_out_ap_vld    |  out|    1|      ap_vld|                                    output_load_out|       pointer|
|output_1_load_out         |  out|   24|      ap_vld|                                  output_1_load_out|       pointer|
|output_1_load_out_ap_vld  |  out|    1|      ap_vld|                                  output_1_load_out|       pointer|
|output_2_load_out         |  out|   24|      ap_vld|                                  output_2_load_out|       pointer|
|output_2_load_out_ap_vld  |  out|    1|      ap_vld|                                  output_2_load_out|       pointer|
|output_3_load_out         |  out|   24|      ap_vld|                                  output_3_load_out|       pointer|
|output_3_load_out_ap_vld  |  out|    1|      ap_vld|                                  output_3_load_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

