Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 11:43:33 2024
| Host         : LAPTOP-79ULQ39M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 123         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (633)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (334)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (633)
--------------------------
 There are 113 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[0]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[1]/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[2]/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dataConsume1/start_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (334)
--------------------------------
 There are 334 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.381        0.000                      0                  590        0.017        0.000                      0                  590        4.500        0.000                       0                   340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           1.381        0.000                      0                  590        0.259        0.000                      0                  590        4.500        0.000                       0                   336  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         1.398        0.000                      0                  590        0.259        0.000                      0                  590        4.500        0.000                       0                   336  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          1.381        0.000                      0                  590        0.017        0.000                      0                  590  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        1.381        0.000                      0                  590        0.017        0.000                      0                  590  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out_clk_wiz_0                           
(none)                clk_out_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out_clk_wiz_0     
(none)                                      clk_out_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 4.182ns (52.187%)  route 3.831ns (47.813%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.488     5.591    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.958 f  dataConsume1/cur_state[3]_i_3/O
                         net (fo=1, routed)           0.622     6.580    dataConsume1/cur_state[3]_i_3_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.150     6.730 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.346     7.077    dataConsume1/next_state[3]
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)       -0.255     8.458    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 4.156ns (54.773%)  route 3.432ns (45.227%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.472     5.575    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.367     5.942 r  dataConsume1/cur_state[2]_i_2/O
                         net (fo=1, routed)           0.585     6.527    dataConsume1/cur_state[2]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.651 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.651    dataConsume1/next_state[2]
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.029     8.742    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 4.249ns (59.805%)  route 2.856ns (40.195%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.481     5.584    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.951 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.951    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X37Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     6.168 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.168    dataConsume1/next_state[1]
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.064     8.777    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 1.505ns (24.340%)  route 4.678ns (75.660%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           1.018     4.185    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I0_O)        0.150     4.335 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.583     4.918    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.326     5.244 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.244    tx/D[4]
    SLICE_X43Y32         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439     8.463    tx/clk_out
    SLICE_X43Y32         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.577     9.040    
                         clock uncertainty           -0.242     8.798    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.031     8.829    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.505ns (24.975%)  route 4.521ns (75.025%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 f  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.705     3.872    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.148     4.020 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.739     4.759    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.328     5.087 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.087    tx/D[6]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.031     8.827    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.277ns (21.971%)  route 4.535ns (78.029%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           1.018     4.185    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124     4.309 f  cmdProc1/txData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.440     4.749    cmdProc1/txData[0]_INST_0_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.873 r  cmdProc1/txData[0]_INST_0/O
                         net (fo=1, routed)           0.000     4.873    tx/D[0]
    SLICE_X40Y32         FDRE                                         r  tx/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439     8.463    tx/clk_out
    SLICE_X40Y32         FDRE                                         r  tx/txData_reg[1]/C
                         clock pessimism              0.577     9.040    
                         clock uncertainty           -0.242     8.798    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.031     8.829    tx/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.505ns (26.394%)  route 4.197ns (73.606%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.705     3.872    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.148     4.020 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.415     4.435    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.328     4.763 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     4.763    tx/D[5]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.031     8.827    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 tx/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.310ns (23.224%)  route 4.331ns (76.776%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    tx/clk_out
    SLICE_X40Y36         FDRE                                         r  tx/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  tx/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           1.169     0.693    tx/txState[1]
    SLICE_X39Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.843 r  tx/cmdProc1_i_3/O
                         net (fo=48, routed)          1.506     2.349    cmdProc1/txdone
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.332     2.681 r  cmdProc1/FSM_sequential_curState[3]_i_10/O
                         net (fo=1, routed)           0.282     2.963    cmdProc1/FSM_sequential_curState[3]_i_10_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.087 f  cmdProc1/FSM_sequential_curState[3]_i_7/O
                         net (fo=1, routed)           0.574     3.661    cmdProc1/FSM_sequential_curState[3]_i_7_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.785 r  cmdProc1/FSM_sequential_curState[3]_i_4/O
                         net (fo=1, routed)           0.800     4.585    cmdProc1/FSM_sequential_curState[3]_i_4_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.709 r  cmdProc1/FSM_sequential_curState[3]_i_1/O
                         net (fo=1, routed)           0.000     4.709    cmdProc1/FSM_sequential_curState[3]_i_1_n_0
    SLICE_X34Y29         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.433     8.457    cmdProc1/clk
    SLICE_X34Y29         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/C
                         clock pessimism              0.491     8.948    
                         clock uncertainty           -0.242     8.706    
    SLICE_X34Y29         FDSE (Setup_fdse_C_D)        0.081     8.787    cmdProc1/FSM_sequential_curState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 1.473ns (26.614%)  route 4.062ns (73.386%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.118     3.161 f  cmdProc1/txData[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.429     3.590    cmdProc1/txData[2]_INST_0_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.326     3.916 r  cmdProc1/txData[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.556     4.472    cmdProc1/txData[2]_INST_0_i_2_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.596 r  cmdProc1/txData[2]_INST_0/O
                         net (fo=1, routed)           0.000     4.596    tx/D[2]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[3]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.029     8.825    tx/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 tx/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.186ns (21.996%)  route 4.206ns (78.004%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    tx/clk_out
    SLICE_X40Y36         FDRE                                         r  tx/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  tx/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           1.169     0.693    tx/txState[1]
    SLICE_X39Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.843 r  tx/cmdProc1_i_3/O
                         net (fo=48, routed)          1.215     2.058    cmdProc1/txdone
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.332     2.390 r  cmdProc1/FSM_sequential_curState[2]_i_7/O
                         net (fo=1, routed)           0.951     3.341    cmdProc1/FSM_sequential_curState[2]_i_7_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.465 f  cmdProc1/FSM_sequential_curState[2]_i_2/O
                         net (fo=1, routed)           0.871     4.336    cmdProc1/FSM_sequential_curState[2]_i_2_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cmdProc1/FSM_sequential_curState[2]_i_1/O
                         net (fo=1, routed)           0.000     4.460    cmdProc1/FSM_sequential_curState[2]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.433     8.457    cmdProc1/clk
    SLICE_X34Y29         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/C
                         clock pessimism              0.491     8.948    
                         clock uncertainty           -0.242     8.706    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.077     8.783    cmdProc1/FSM_sequential_curState_reg[2]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  4.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvDataReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    rx/CLK
    SLICE_X31Y35         FDSE                                         r  rx/rcvShiftReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rx/rcvShiftReg_reg[1]/Q
                         net (fo=1, routed)           0.192    -0.272    rx/p_0_in[0]
    SLICE_X32Y35         FDSE                                         r  rx/rcvDataReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.827    -0.844    rx/CLK
    SLICE_X32Y35         FDSE                                         r  rx/rcvDataReg_reg[0]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X32Y35         FDSE (Hold_fdse_C_D)         0.059    -0.531    rx/rcvDataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    rx/CLK
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rx/bitTmr_reg[9]/Q
                         net (fo=4, routed)           0.187    -0.250    rx/bitTmr[9]
    SLICE_X30Y40         LUT5 (Prop_lut5_I0_O)        0.045    -0.205 r  rx/bitTmr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    rx/bitTmr_0[9]
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120    -0.482    rx/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.191%)  route 0.159ns (51.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.558    -0.606    dataConsume1/CLK
    SLICE_X42Y33         FDRE                                         r  dataConsume1/dataResults_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  dataConsume1/dataResults_reg[5][7]/Q
                         net (fo=1, routed)           0.159    -0.299    cmdProc1/dataResults[5][7]
    SLICE_X41Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.825    -0.846    cmdProc1/clk
    SLICE_X41Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][7]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X41Y32         FDSE (Hold_fdse_C_D)         0.016    -0.577    cmdProc1/reg_dataResults_reg[5][7]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.674%)  route 0.179ns (58.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  dataConsume1/dataResults_reg[6][3]/Q
                         net (fo=1, routed)           0.179    -0.295    cmdProc1/dataResults[6][3]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.017    -0.573    cmdProc1/reg_dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.749%)  route 0.233ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    rx/CLK
    SLICE_X33Y35         FDSE                                         r  rx/rcvDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rx/rcvDataReg_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.231    cmdProc1/rxData[4]
    SLICE_X33Y32         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    cmdProc1/clk
    SLICE_X33Y32         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X33Y32         FDSE (Hold_fdse_C_D)         0.066    -0.527    cmdProc1/byteNum_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.200%)  route 0.238ns (62.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  dataConsume1/dataResults_reg[5][3]/Q
                         net (fo=1, routed)           0.238    -0.222    cmdProc1/dataResults[5][3]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.072    -0.518    cmdProc1/reg_dataResults_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[1][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.772%)  route 0.232ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X41Y36         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/dataResults_reg[1][7]/Q
                         net (fo=1, routed)           0.232    -0.232    cmdProc1/dataResults[1][7]
    SLICE_X39Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    cmdProc1/clk
    SLICE_X39Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][7]/C
                         clock pessimism              0.273    -0.574    
    SLICE_X39Y32         FDSE (Hold_fdse_C_D)         0.046    -0.528    cmdProc1/reg_dataResults_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.247%)  route 0.173ns (42.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.560    -0.604    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.303    rx/bitCount_reg[1]
    SLICE_X31Y37         LUT4 (Prop_lut4_I2_O)        0.103    -0.200 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.200    rx/p_0_in__2[3]
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.107    -0.497    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.397%)  route 0.246ns (63.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  dataConsume1/dataResults_reg[5][2]/Q
                         net (fo=1, routed)           0.246    -0.213    cmdProc1/dataResults[5][2]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][2]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.070    -0.520    cmdProc1/reg_dataResults_reg[5][2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.819%)  route 0.173ns (43.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.560    -0.604    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.303    rx/bitCount_reg[1]
    SLICE_X31Y37         LUT3 (Prop_lut3_I1_O)        0.099    -0.204 r  rx/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    rx/p_0_in__2[2]
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[2]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092    -0.512    rx/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y30     cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y29     cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y30     cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X40Y30     cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y30     cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y30     cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y29     cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y29     cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y30     cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y30     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y29     cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y29     cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y30     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y30     cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 4.182ns (52.187%)  route 3.831ns (47.813%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.488     5.591    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.958 f  dataConsume1/cur_state[3]_i_3/O
                         net (fo=1, routed)           0.622     6.580    dataConsume1/cur_state[3]_i_3_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.150     6.730 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.346     7.077    dataConsume1/next_state[3]
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.226     8.729    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)       -0.255     8.474    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 4.156ns (54.773%)  route 3.432ns (45.227%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.472     5.575    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.367     5.942 r  dataConsume1/cur_state[2]_i_2/O
                         net (fo=1, routed)           0.585     6.527    dataConsume1/cur_state[2]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.651 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.651    dataConsume1/next_state[2]
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.226     8.729    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.029     8.758    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 4.249ns (59.805%)  route 2.856ns (40.195%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.481     5.584    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.951 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.951    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X37Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     6.168 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.168    dataConsume1/next_state[1]
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.226     8.729    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.064     8.793    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 1.505ns (24.340%)  route 4.678ns (75.660%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           1.018     4.185    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I0_O)        0.150     4.335 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.583     4.918    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.326     5.244 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.244    tx/D[4]
    SLICE_X43Y32         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439     8.463    tx/clk_out
    SLICE_X43Y32         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.577     9.040    
                         clock uncertainty           -0.226     8.814    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.031     8.845    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.845    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.505ns (24.975%)  route 4.521ns (75.025%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 f  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.705     3.872    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.148     4.020 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.739     4.759    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.328     5.087 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.087    tx/D[6]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.226     8.812    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.031     8.843    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.277ns (21.971%)  route 4.535ns (78.029%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           1.018     4.185    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124     4.309 f  cmdProc1/txData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.440     4.749    cmdProc1/txData[0]_INST_0_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.873 r  cmdProc1/txData[0]_INST_0/O
                         net (fo=1, routed)           0.000     4.873    tx/D[0]
    SLICE_X40Y32         FDRE                                         r  tx/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439     8.463    tx/clk_out
    SLICE_X40Y32         FDRE                                         r  tx/txData_reg[1]/C
                         clock pessimism              0.577     9.040    
                         clock uncertainty           -0.226     8.814    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.031     8.845    tx/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.845    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.505ns (26.394%)  route 4.197ns (73.606%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.705     3.872    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.148     4.020 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.415     4.435    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.328     4.763 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     4.763    tx/D[5]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.226     8.812    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.031     8.843    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 tx/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.310ns (23.224%)  route 4.331ns (76.776%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    tx/clk_out
    SLICE_X40Y36         FDRE                                         r  tx/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  tx/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           1.169     0.693    tx/txState[1]
    SLICE_X39Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.843 r  tx/cmdProc1_i_3/O
                         net (fo=48, routed)          1.506     2.349    cmdProc1/txdone
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.332     2.681 r  cmdProc1/FSM_sequential_curState[3]_i_10/O
                         net (fo=1, routed)           0.282     2.963    cmdProc1/FSM_sequential_curState[3]_i_10_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.087 f  cmdProc1/FSM_sequential_curState[3]_i_7/O
                         net (fo=1, routed)           0.574     3.661    cmdProc1/FSM_sequential_curState[3]_i_7_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.785 r  cmdProc1/FSM_sequential_curState[3]_i_4/O
                         net (fo=1, routed)           0.800     4.585    cmdProc1/FSM_sequential_curState[3]_i_4_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.709 r  cmdProc1/FSM_sequential_curState[3]_i_1/O
                         net (fo=1, routed)           0.000     4.709    cmdProc1/FSM_sequential_curState[3]_i_1_n_0
    SLICE_X34Y29         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.433     8.457    cmdProc1/clk
    SLICE_X34Y29         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/C
                         clock pessimism              0.491     8.948    
                         clock uncertainty           -0.226     8.722    
    SLICE_X34Y29         FDSE (Setup_fdse_C_D)        0.081     8.803    cmdProc1/FSM_sequential_curState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 1.473ns (26.614%)  route 4.062ns (73.386%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.118     3.161 f  cmdProc1/txData[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.429     3.590    cmdProc1/txData[2]_INST_0_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.326     3.916 r  cmdProc1/txData[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.556     4.472    cmdProc1/txData[2]_INST_0_i_2_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.596 r  cmdProc1/txData[2]_INST_0/O
                         net (fo=1, routed)           0.000     4.596    tx/D[2]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[3]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.226     8.812    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.029     8.841    tx/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 tx/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.186ns (21.996%)  route 4.206ns (78.004%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    tx/clk_out
    SLICE_X40Y36         FDRE                                         r  tx/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  tx/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           1.169     0.693    tx/txState[1]
    SLICE_X39Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.843 r  tx/cmdProc1_i_3/O
                         net (fo=48, routed)          1.215     2.058    cmdProc1/txdone
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.332     2.390 r  cmdProc1/FSM_sequential_curState[2]_i_7/O
                         net (fo=1, routed)           0.951     3.341    cmdProc1/FSM_sequential_curState[2]_i_7_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.465 f  cmdProc1/FSM_sequential_curState[2]_i_2/O
                         net (fo=1, routed)           0.871     4.336    cmdProc1/FSM_sequential_curState[2]_i_2_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cmdProc1/FSM_sequential_curState[2]_i_1/O
                         net (fo=1, routed)           0.000     4.460    cmdProc1/FSM_sequential_curState[2]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.433     8.457    cmdProc1/clk
    SLICE_X34Y29         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/C
                         clock pessimism              0.491     8.948    
                         clock uncertainty           -0.226     8.722    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.077     8.799    cmdProc1/FSM_sequential_curState_reg[2]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  4.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvDataReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    rx/CLK
    SLICE_X31Y35         FDSE                                         r  rx/rcvShiftReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rx/rcvShiftReg_reg[1]/Q
                         net (fo=1, routed)           0.192    -0.272    rx/p_0_in[0]
    SLICE_X32Y35         FDSE                                         r  rx/rcvDataReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.827    -0.844    rx/CLK
    SLICE_X32Y35         FDSE                                         r  rx/rcvDataReg_reg[0]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X32Y35         FDSE (Hold_fdse_C_D)         0.059    -0.531    rx/rcvDataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    rx/CLK
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rx/bitTmr_reg[9]/Q
                         net (fo=4, routed)           0.187    -0.250    rx/bitTmr[9]
    SLICE_X30Y40         LUT5 (Prop_lut5_I0_O)        0.045    -0.205 r  rx/bitTmr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    rx/bitTmr_0[9]
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120    -0.482    rx/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.191%)  route 0.159ns (51.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.558    -0.606    dataConsume1/CLK
    SLICE_X42Y33         FDRE                                         r  dataConsume1/dataResults_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  dataConsume1/dataResults_reg[5][7]/Q
                         net (fo=1, routed)           0.159    -0.299    cmdProc1/dataResults[5][7]
    SLICE_X41Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.825    -0.846    cmdProc1/clk
    SLICE_X41Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][7]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X41Y32         FDSE (Hold_fdse_C_D)         0.016    -0.577    cmdProc1/reg_dataResults_reg[5][7]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.674%)  route 0.179ns (58.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  dataConsume1/dataResults_reg[6][3]/Q
                         net (fo=1, routed)           0.179    -0.295    cmdProc1/dataResults[6][3]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.017    -0.573    cmdProc1/reg_dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.749%)  route 0.233ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    rx/CLK
    SLICE_X33Y35         FDSE                                         r  rx/rcvDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rx/rcvDataReg_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.231    cmdProc1/rxData[4]
    SLICE_X33Y32         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    cmdProc1/clk
    SLICE_X33Y32         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X33Y32         FDSE (Hold_fdse_C_D)         0.066    -0.527    cmdProc1/byteNum_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.200%)  route 0.238ns (62.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  dataConsume1/dataResults_reg[5][3]/Q
                         net (fo=1, routed)           0.238    -0.222    cmdProc1/dataResults[5][3]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.072    -0.518    cmdProc1/reg_dataResults_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[1][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.772%)  route 0.232ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X41Y36         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/dataResults_reg[1][7]/Q
                         net (fo=1, routed)           0.232    -0.232    cmdProc1/dataResults[1][7]
    SLICE_X39Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    cmdProc1/clk
    SLICE_X39Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][7]/C
                         clock pessimism              0.273    -0.574    
    SLICE_X39Y32         FDSE (Hold_fdse_C_D)         0.046    -0.528    cmdProc1/reg_dataResults_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.247%)  route 0.173ns (42.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.560    -0.604    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.303    rx/bitCount_reg[1]
    SLICE_X31Y37         LUT4 (Prop_lut4_I2_O)        0.103    -0.200 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.200    rx/p_0_in__2[3]
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.107    -0.497    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.397%)  route 0.246ns (63.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  dataConsume1/dataResults_reg[5][2]/Q
                         net (fo=1, routed)           0.246    -0.213    cmdProc1/dataResults[5][2]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][2]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.070    -0.520    cmdProc1/reg_dataResults_reg[5][2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.819%)  route 0.173ns (43.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.560    -0.604    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.303    rx/bitCount_reg[1]
    SLICE_X31Y37         LUT3 (Prop_lut3_I1_O)        0.099    -0.204 r  rx/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    rx/p_0_in__2[2]
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[2]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092    -0.512    rx/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y30     cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y29     cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y30     cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X40Y30     cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y30     cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y30     cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y29     cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y29     cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y30     cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y30     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y29     cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y29     cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y29     cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y30     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y30     cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 4.182ns (52.187%)  route 3.831ns (47.813%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.488     5.591    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.958 f  dataConsume1/cur_state[3]_i_3/O
                         net (fo=1, routed)           0.622     6.580    dataConsume1/cur_state[3]_i_3_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.150     6.730 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.346     7.077    dataConsume1/next_state[3]
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)       -0.255     8.458    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 4.156ns (54.773%)  route 3.432ns (45.227%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.472     5.575    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.367     5.942 r  dataConsume1/cur_state[2]_i_2/O
                         net (fo=1, routed)           0.585     6.527    dataConsume1/cur_state[2]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.651 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.651    dataConsume1/next_state[2]
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.029     8.742    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 4.249ns (59.805%)  route 2.856ns (40.195%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.481     5.584    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.951 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.951    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X37Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     6.168 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.168    dataConsume1/next_state[1]
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.064     8.777    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 1.505ns (24.340%)  route 4.678ns (75.660%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           1.018     4.185    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I0_O)        0.150     4.335 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.583     4.918    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.326     5.244 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.244    tx/D[4]
    SLICE_X43Y32         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439     8.463    tx/clk_out
    SLICE_X43Y32         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.577     9.040    
                         clock uncertainty           -0.242     8.798    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.031     8.829    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.505ns (24.975%)  route 4.521ns (75.025%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 f  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.705     3.872    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.148     4.020 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.739     4.759    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.328     5.087 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.087    tx/D[6]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.031     8.827    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.277ns (21.971%)  route 4.535ns (78.029%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           1.018     4.185    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124     4.309 f  cmdProc1/txData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.440     4.749    cmdProc1/txData[0]_INST_0_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.873 r  cmdProc1/txData[0]_INST_0/O
                         net (fo=1, routed)           0.000     4.873    tx/D[0]
    SLICE_X40Y32         FDRE                                         r  tx/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439     8.463    tx/clk_out
    SLICE_X40Y32         FDRE                                         r  tx/txData_reg[1]/C
                         clock pessimism              0.577     9.040    
                         clock uncertainty           -0.242     8.798    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.031     8.829    tx/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.505ns (26.394%)  route 4.197ns (73.606%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.705     3.872    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.148     4.020 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.415     4.435    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.328     4.763 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     4.763    tx/D[5]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.031     8.827    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 tx/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.310ns (23.224%)  route 4.331ns (76.776%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    tx/clk_out
    SLICE_X40Y36         FDRE                                         r  tx/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  tx/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           1.169     0.693    tx/txState[1]
    SLICE_X39Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.843 r  tx/cmdProc1_i_3/O
                         net (fo=48, routed)          1.506     2.349    cmdProc1/txdone
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.332     2.681 r  cmdProc1/FSM_sequential_curState[3]_i_10/O
                         net (fo=1, routed)           0.282     2.963    cmdProc1/FSM_sequential_curState[3]_i_10_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.087 f  cmdProc1/FSM_sequential_curState[3]_i_7/O
                         net (fo=1, routed)           0.574     3.661    cmdProc1/FSM_sequential_curState[3]_i_7_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.785 r  cmdProc1/FSM_sequential_curState[3]_i_4/O
                         net (fo=1, routed)           0.800     4.585    cmdProc1/FSM_sequential_curState[3]_i_4_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.709 r  cmdProc1/FSM_sequential_curState[3]_i_1/O
                         net (fo=1, routed)           0.000     4.709    cmdProc1/FSM_sequential_curState[3]_i_1_n_0
    SLICE_X34Y29         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.433     8.457    cmdProc1/clk
    SLICE_X34Y29         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/C
                         clock pessimism              0.491     8.948    
                         clock uncertainty           -0.242     8.706    
    SLICE_X34Y29         FDSE (Setup_fdse_C_D)        0.081     8.787    cmdProc1/FSM_sequential_curState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 1.473ns (26.614%)  route 4.062ns (73.386%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.118     3.161 f  cmdProc1/txData[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.429     3.590    cmdProc1/txData[2]_INST_0_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.326     3.916 r  cmdProc1/txData[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.556     4.472    cmdProc1/txData[2]_INST_0_i_2_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.596 r  cmdProc1/txData[2]_INST_0/O
                         net (fo=1, routed)           0.000     4.596    tx/D[2]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[3]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.029     8.825    tx/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 tx/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.186ns (21.996%)  route 4.206ns (78.004%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    tx/clk_out
    SLICE_X40Y36         FDRE                                         r  tx/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  tx/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           1.169     0.693    tx/txState[1]
    SLICE_X39Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.843 r  tx/cmdProc1_i_3/O
                         net (fo=48, routed)          1.215     2.058    cmdProc1/txdone
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.332     2.390 r  cmdProc1/FSM_sequential_curState[2]_i_7/O
                         net (fo=1, routed)           0.951     3.341    cmdProc1/FSM_sequential_curState[2]_i_7_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.465 f  cmdProc1/FSM_sequential_curState[2]_i_2/O
                         net (fo=1, routed)           0.871     4.336    cmdProc1/FSM_sequential_curState[2]_i_2_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cmdProc1/FSM_sequential_curState[2]_i_1/O
                         net (fo=1, routed)           0.000     4.460    cmdProc1/FSM_sequential_curState[2]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.433     8.457    cmdProc1/clk
    SLICE_X34Y29         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/C
                         clock pessimism              0.491     8.948    
                         clock uncertainty           -0.242     8.706    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.077     8.783    cmdProc1/FSM_sequential_curState_reg[2]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  4.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvDataReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    rx/CLK
    SLICE_X31Y35         FDSE                                         r  rx/rcvShiftReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rx/rcvShiftReg_reg[1]/Q
                         net (fo=1, routed)           0.192    -0.272    rx/p_0_in[0]
    SLICE_X32Y35         FDSE                                         r  rx/rcvDataReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.827    -0.844    rx/CLK
    SLICE_X32Y35         FDSE                                         r  rx/rcvDataReg_reg[0]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.242    -0.347    
    SLICE_X32Y35         FDSE (Hold_fdse_C_D)         0.059    -0.288    rx/rcvDataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    rx/CLK
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rx/bitTmr_reg[9]/Q
                         net (fo=4, routed)           0.187    -0.250    rx/bitTmr[9]
    SLICE_X30Y40         LUT5 (Prop_lut5_I0_O)        0.045    -0.205 r  rx/bitTmr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    rx/bitTmr_0[9]
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120    -0.239    rx/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.191%)  route 0.159ns (51.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.558    -0.606    dataConsume1/CLK
    SLICE_X42Y33         FDRE                                         r  dataConsume1/dataResults_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  dataConsume1/dataResults_reg[5][7]/Q
                         net (fo=1, routed)           0.159    -0.299    cmdProc1/dataResults[5][7]
    SLICE_X41Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.825    -0.846    cmdProc1/clk
    SLICE_X41Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][7]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.242    -0.350    
    SLICE_X41Y32         FDSE (Hold_fdse_C_D)         0.016    -0.334    cmdProc1/reg_dataResults_reg[5][7]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.674%)  route 0.179ns (58.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  dataConsume1/dataResults_reg[6][3]/Q
                         net (fo=1, routed)           0.179    -0.295    cmdProc1/dataResults[6][3]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.242    -0.347    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.017    -0.330    cmdProc1/reg_dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.749%)  route 0.233ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    rx/CLK
    SLICE_X33Y35         FDSE                                         r  rx/rcvDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rx/rcvDataReg_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.231    cmdProc1/rxData[4]
    SLICE_X33Y32         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    cmdProc1/clk
    SLICE_X33Y32         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.242    -0.350    
    SLICE_X33Y32         FDSE (Hold_fdse_C_D)         0.066    -0.284    cmdProc1/byteNum_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.200%)  route 0.238ns (62.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  dataConsume1/dataResults_reg[5][3]/Q
                         net (fo=1, routed)           0.238    -0.222    cmdProc1/dataResults[5][3]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.242    -0.347    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.072    -0.275    cmdProc1/reg_dataResults_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[1][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.772%)  route 0.232ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X41Y36         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/dataResults_reg[1][7]/Q
                         net (fo=1, routed)           0.232    -0.232    cmdProc1/dataResults[1][7]
    SLICE_X39Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    cmdProc1/clk
    SLICE_X39Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][7]/C
                         clock pessimism              0.273    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X39Y32         FDSE (Hold_fdse_C_D)         0.046    -0.285    cmdProc1/reg_dataResults_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.247%)  route 0.173ns (42.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.560    -0.604    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.303    rx/bitCount_reg[1]
    SLICE_X31Y37         LUT4 (Prop_lut4_I2_O)        0.103    -0.200 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.200    rx/p_0_in__2[3]
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.107    -0.254    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.397%)  route 0.246ns (63.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  dataConsume1/dataResults_reg[5][2]/Q
                         net (fo=1, routed)           0.246    -0.213    cmdProc1/dataResults[5][2]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][2]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.242    -0.347    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.070    -0.277    cmdProc1/reg_dataResults_reg[5][2]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.819%)  route 0.173ns (43.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.560    -0.604    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.303    rx/bitCount_reg[1]
    SLICE_X31Y37         LUT3 (Prop_lut3_I1_O)        0.099    -0.204 r  rx/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    rx/p_0_in__2[2]
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[2]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092    -0.269    rx/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 4.182ns (52.187%)  route 3.831ns (47.813%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.488     5.591    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.958 f  dataConsume1/cur_state[3]_i_3/O
                         net (fo=1, routed)           0.622     6.580    dataConsume1/cur_state[3]_i_3_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.150     6.730 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.346     7.077    dataConsume1/next_state[3]
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.712    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)       -0.255     8.457    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 4.156ns (54.773%)  route 3.432ns (45.227%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.472     5.575    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.367     5.942 r  dataConsume1/cur_state[2]_i_2/O
                         net (fo=1, routed)           0.585     6.527    dataConsume1/cur_state[2]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.651 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.651    dataConsume1/next_state[2]
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.712    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.029     8.741    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 4.249ns (59.805%)  route 2.856ns (40.195%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.556    -0.937    cmdProc1/clk
    SLICE_X32Y32         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDSE (Prop_fdse_C_Q)         0.419    -0.518 r  cmdProc1/reg_numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.776     0.258    dataConsume1/numWords_bcd[2][1]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.299     0.557 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.557    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.135 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.487     1.622    dataConsume1/numWords_int1[7]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562     2.184 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.184    dataConsume1/i__carry_i_12_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.545     2.951    dataConsume1/PCOUT[8]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.651 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.651    dataConsume1/i__carry_i_9_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.873 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.567     4.440    dataConsume1/numWords_int0[9]
    SLICE_X34Y34         LUT4 (Prop_lut4_I0_O)        0.299     4.739 r  dataConsume1/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.739    dataConsume1/i__carry__0_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.103 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.481     5.584    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.951 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.951    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X37Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     6.168 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.168    dataConsume1/next_state[1]
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.712    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.064     8.776    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.776    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 1.505ns (24.340%)  route 4.678ns (75.660%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           1.018     4.185    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I0_O)        0.150     4.335 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.583     4.918    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.326     5.244 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.244    tx/D[4]
    SLICE_X43Y32         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439     8.463    tx/clk_out
    SLICE_X43Y32         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.577     9.040    
                         clock uncertainty           -0.242     8.797    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.031     8.828    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.505ns (24.975%)  route 4.521ns (75.025%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 f  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.705     3.872    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.148     4.020 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.739     4.759    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.328     5.087 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.087    tx/D[6]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.242     8.795    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.031     8.826    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.277ns (21.971%)  route 4.535ns (78.029%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           1.018     4.185    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124     4.309 f  cmdProc1/txData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.440     4.749    cmdProc1/txData[0]_INST_0_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.873 r  cmdProc1/txData[0]_INST_0/O
                         net (fo=1, routed)           0.000     4.873    tx/D[0]
    SLICE_X40Y32         FDRE                                         r  tx/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439     8.463    tx/clk_out
    SLICE_X40Y32         FDRE                                         r  tx/txData_reg[1]/C
                         clock pessimism              0.577     9.040    
                         clock uncertainty           -0.242     8.797    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.031     8.828    tx/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.505ns (26.394%)  route 4.197ns (73.606%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.167 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.705     3.872    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.148     4.020 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.415     4.435    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.328     4.763 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     4.763    tx/D[5]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.242     8.795    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.031     8.826    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 tx/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.310ns (23.224%)  route 4.331ns (76.776%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    tx/clk_out
    SLICE_X40Y36         FDRE                                         r  tx/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  tx/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           1.169     0.693    tx/txState[1]
    SLICE_X39Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.843 r  tx/cmdProc1_i_3/O
                         net (fo=48, routed)          1.506     2.349    cmdProc1/txdone
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.332     2.681 r  cmdProc1/FSM_sequential_curState[3]_i_10/O
                         net (fo=1, routed)           0.282     2.963    cmdProc1/FSM_sequential_curState[3]_i_10_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.087 f  cmdProc1/FSM_sequential_curState[3]_i_7/O
                         net (fo=1, routed)           0.574     3.661    cmdProc1/FSM_sequential_curState[3]_i_7_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.785 r  cmdProc1/FSM_sequential_curState[3]_i_4/O
                         net (fo=1, routed)           0.800     4.585    cmdProc1/FSM_sequential_curState[3]_i_4_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.709 r  cmdProc1/FSM_sequential_curState[3]_i_1/O
                         net (fo=1, routed)           0.000     4.709    cmdProc1/FSM_sequential_curState[3]_i_1_n_0
    SLICE_X34Y29         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.433     8.457    cmdProc1/clk
    SLICE_X34Y29         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/C
                         clock pessimism              0.491     8.948    
                         clock uncertainty           -0.242     8.705    
    SLICE_X34Y29         FDSE (Setup_fdse_C_D)        0.081     8.786    cmdProc1/FSM_sequential_curState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 1.473ns (26.614%)  route 4.062ns (73.386%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.554    -0.939    cmdProc1/clk
    SLICE_X40Y30         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.456    -0.483 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          1.014     0.531    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.117     0.648 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.284     1.932    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.332     2.264 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.779     3.043    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.118     3.161 f  cmdProc1/txData[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.429     3.590    cmdProc1/txData[2]_INST_0_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.326     3.916 r  cmdProc1/txData[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.556     4.472    cmdProc1/txData[2]_INST_0_i_2_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.596 r  cmdProc1/txData[2]_INST_0/O
                         net (fo=1, routed)           0.000     4.596    tx/D[2]
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437     8.461    tx/clk_out
    SLICE_X41Y31         FDRE                                         r  tx/txData_reg[3]/C
                         clock pessimism              0.577     9.038    
                         clock uncertainty           -0.242     8.795    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.029     8.824    tx/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 tx/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.186ns (21.996%)  route 4.206ns (78.004%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    tx/clk_out
    SLICE_X40Y36         FDRE                                         r  tx/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  tx/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           1.169     0.693    tx/txState[1]
    SLICE_X39Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.843 r  tx/cmdProc1_i_3/O
                         net (fo=48, routed)          1.215     2.058    cmdProc1/txdone
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.332     2.390 r  cmdProc1/FSM_sequential_curState[2]_i_7/O
                         net (fo=1, routed)           0.951     3.341    cmdProc1/FSM_sequential_curState[2]_i_7_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.465 f  cmdProc1/FSM_sequential_curState[2]_i_2/O
                         net (fo=1, routed)           0.871     4.336    cmdProc1/FSM_sequential_curState[2]_i_2_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cmdProc1/FSM_sequential_curState[2]_i_1/O
                         net (fo=1, routed)           0.000     4.460    cmdProc1/FSM_sequential_curState[2]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.433     8.457    cmdProc1/clk
    SLICE_X34Y29         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/C
                         clock pessimism              0.491     8.948    
                         clock uncertainty           -0.242     8.705    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.077     8.782    cmdProc1/FSM_sequential_curState_reg[2]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  4.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvDataReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.311%)  route 0.192ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    rx/CLK
    SLICE_X31Y35         FDSE                                         r  rx/rcvShiftReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rx/rcvShiftReg_reg[1]/Q
                         net (fo=1, routed)           0.192    -0.272    rx/p_0_in[0]
    SLICE_X32Y35         FDSE                                         r  rx/rcvDataReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.827    -0.844    rx/CLK
    SLICE_X32Y35         FDSE                                         r  rx/rcvDataReg_reg[0]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.242    -0.347    
    SLICE_X32Y35         FDSE (Hold_fdse_C_D)         0.059    -0.288    rx/rcvDataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    rx/CLK
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rx/bitTmr_reg[9]/Q
                         net (fo=4, routed)           0.187    -0.250    rx/bitTmr[9]
    SLICE_X30Y40         LUT5 (Prop_lut5_I0_O)        0.045    -0.205 r  rx/bitTmr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    rx/bitTmr_0[9]
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X30Y40         FDRE                                         r  rx/bitTmr_reg[9]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120    -0.239    rx/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.191%)  route 0.159ns (51.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.558    -0.606    dataConsume1/CLK
    SLICE_X42Y33         FDRE                                         r  dataConsume1/dataResults_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  dataConsume1/dataResults_reg[5][7]/Q
                         net (fo=1, routed)           0.159    -0.299    cmdProc1/dataResults[5][7]
    SLICE_X41Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.825    -0.846    cmdProc1/clk
    SLICE_X41Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][7]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.242    -0.350    
    SLICE_X41Y32         FDSE (Hold_fdse_C_D)         0.016    -0.334    cmdProc1/reg_dataResults_reg[5][7]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.674%)  route 0.179ns (58.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  dataConsume1/dataResults_reg[6][3]/Q
                         net (fo=1, routed)           0.179    -0.295    cmdProc1/dataResults[6][3]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.242    -0.347    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.017    -0.330    cmdProc1/reg_dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.749%)  route 0.233ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    rx/CLK
    SLICE_X33Y35         FDSE                                         r  rx/rcvDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rx/rcvDataReg_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.231    cmdProc1/rxData[4]
    SLICE_X33Y32         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    cmdProc1/clk
    SLICE_X33Y32         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.242    -0.350    
    SLICE_X33Y32         FDSE (Hold_fdse_C_D)         0.066    -0.284    cmdProc1/byteNum_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.200%)  route 0.238ns (62.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  dataConsume1/dataResults_reg[5][3]/Q
                         net (fo=1, routed)           0.238    -0.222    cmdProc1/dataResults[5][3]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.242    -0.347    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.072    -0.275    cmdProc1/reg_dataResults_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[1][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.772%)  route 0.232ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X41Y36         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/dataResults_reg[1][7]/Q
                         net (fo=1, routed)           0.232    -0.232    cmdProc1/dataResults[1][7]
    SLICE_X39Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    cmdProc1/clk
    SLICE_X39Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][7]/C
                         clock pessimism              0.273    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X39Y32         FDSE (Hold_fdse_C_D)         0.046    -0.285    cmdProc1/reg_dataResults_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.247%)  route 0.173ns (42.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.560    -0.604    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.303    rx/bitCount_reg[1]
    SLICE_X31Y37         LUT4 (Prop_lut4_I2_O)        0.103    -0.200 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.200    rx/p_0_in__2[3]
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.107    -0.254    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[5][2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.397%)  route 0.246ns (63.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  dataConsume1/dataResults_reg[5][2]/Q
                         net (fo=1, routed)           0.246    -0.213    cmdProc1/dataResults[5][2]
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X48Y32         FDSE                                         r  cmdProc1/reg_dataResults_reg[5][2]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.242    -0.347    
    SLICE_X48Y32         FDSE (Hold_fdse_C_D)         0.070    -0.277    cmdProc1/reg_dataResults_reg[5][2]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.819%)  route 0.173ns (43.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.560    -0.604    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.303    rx/bitCount_reg[1]
    SLICE_X31Y37         LUT3 (Prop_lut3_I1_O)        0.099    -0.204 r  rx/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    rx/p_0_in__2[2]
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    rx/CLK
    SLICE_X31Y37         FDRE                                         r  rx/bitCount_reg[2]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092    -0.269    rx/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.065    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/reg2_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg3_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.588ns  (logic 0.683ns (26.395%)  route 1.905ns (73.605%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         LDCE                         0.000     0.000 r  dataConsume1/reg2_reg[7]/G
    SLICE_X36Y37         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg2_reg[7]/Q
                         net (fo=1, routed)           0.994     1.553    dataConsume1/reg2[7]
    SLICE_X36Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.677 r  dataConsume1/dataResults_reg_reg[2][7]_i_1/O
                         net (fo=2, routed)           0.911     2.588    dataConsume1/dataResults_reg_reg[2][7]_i_1_n_0
    SLICE_X42Y34         LDCE                                         r  dataConsume1/reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.500ns  (logic 0.711ns (28.444%)  route 1.789ns (71.556%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         LDCE                         0.000     0.000 r  dataConsume1/reg0_reg[3]/G
    SLICE_X48Y38         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg0_reg[3]/Q
                         net (fo=1, routed)           0.658     1.217    dataConsume1/reg0[3]
    SLICE_X48Y38         LUT2 (Prop_lut2_I1_O)        0.152     1.369 r  dataConsume1/dataResults_reg_reg[0][3]_i_1/O
                         net (fo=2, routed)           1.131     2.500    dataConsume1/dataResults_reg_reg[0][3]_i_1_n_0
    SLICE_X50Y32         LDCE                                         r  dataConsume1/reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg6_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg5_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.447ns  (logic 0.777ns (31.756%)  route 1.670ns (68.244%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         LDCE                         0.000     0.000 r  dataConsume1/reg6_reg[1]/G
    SLICE_X46Y35         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg6_reg[1]/Q
                         net (fo=2, routed)           1.053     1.678    dataConsume1/reg6[1]
    SLICE_X49Y34         LUT4 (Prop_lut4_I2_O)        0.152     1.830 r  dataConsume1/reg5_reg[1]_i_1/O
                         net (fo=1, routed)           0.617     2.447    dataConsume1/reg5_reg[1]_i_1_n_0
    SLICE_X49Y34         LDCE                                         r  dataConsume1/reg5_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[5][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.447ns  (logic 0.713ns (29.141%)  route 1.734ns (70.859%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[7]/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg5_reg[7]/Q
                         net (fo=3, routed)           1.169     1.728    dataConsume1/reg5[7]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.154     1.882 r  dataConsume1/dataResults_reg_reg[5][7]_i_1/O
                         net (fo=1, routed)           0.565     2.447    dataConsume1/dataResults_reg_reg[5][7]_i_1_n_0
    SLICE_X41Y33         LDCE                                         r  dataConsume1/dataResults_reg_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg0_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.441ns  (logic 0.771ns (31.584%)  route 1.670ns (68.416%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         LDCE                         0.000     0.000 r  dataConsume1/reg0_reg[1]/G
    SLICE_X46Y32         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg0_reg[1]/Q
                         net (fo=1, routed)           0.661     1.286    dataConsume1/reg0[1]
    SLICE_X46Y32         LUT2 (Prop_lut2_I1_O)        0.146     1.432 r  dataConsume1/dataResults_reg_reg[0][1]_i_1/O
                         net (fo=2, routed)           1.009     2.441    dataConsume1/dataResults_reg_reg[0][1]_i_1_n_0
    SLICE_X47Y30         LDCE                                         r  dataConsume1/dataResults_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[5][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.397ns  (logic 0.777ns (32.409%)  route 1.620ns (67.591%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[5]/G
    SLICE_X46Y35         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg5_reg[5]/Q
                         net (fo=3, routed)           0.974     1.599    dataConsume1/reg5[5]
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.152     1.751 r  dataConsume1/dataResults_reg_reg[5][5]_i_1/O
                         net (fo=1, routed)           0.646     2.397    dataConsume1/dataResults_reg_reg[5][5]_i_1_n_0
    SLICE_X43Y33         LDCE                                         r  dataConsume1/dataResults_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg6_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[6][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.379ns  (logic 0.777ns (32.662%)  route 1.602ns (67.338%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         LDCE                         0.000     0.000 r  dataConsume1/reg6_reg[1]/G
    SLICE_X46Y35         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg6_reg[1]/Q
                         net (fo=2, routed)           1.219     1.844    dataConsume1/reg6[1]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.152     1.996 r  dataConsume1/dataResults_reg_reg[6][1]_i_1/O
                         net (fo=1, routed)           0.383     2.379    dataConsume1/dataResults_reg_reg[6][1]_i_1_n_0
    SLICE_X50Y33         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 0.683ns (28.950%)  route 1.676ns (71.050%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[0]/G
    SLICE_X49Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg5_reg[0]/Q
                         net (fo=3, routed)           1.115     1.674    dataConsume1/reg5[0]
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     1.798 r  dataConsume1/reg4_reg[0]_i_1/O
                         net (fo=1, routed)           0.561     2.359    dataConsume1/reg4_reg[0]_i_1_n_0
    SLICE_X49Y34         LDCE                                         r  dataConsume1/reg4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg4_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.711ns (30.576%)  route 1.614ns (69.424%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[3]/G
    SLICE_X48Y36         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg5_reg[3]/Q
                         net (fo=3, routed)           1.051     1.610    dataConsume1/reg5[3]
    SLICE_X47Y35         LUT4 (Prop_lut4_I2_O)        0.152     1.762 r  dataConsume1/reg4_reg[3]_i_1/O
                         net (fo=1, routed)           0.563     2.325    dataConsume1/reg4_reg[3]_i_1_n_0
    SLICE_X48Y36         LDCE                                         r  dataConsume1/reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg4_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.316ns  (logic 0.711ns (30.703%)  route 1.605ns (69.297%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[6]/G
    SLICE_X37Y35         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg5_reg[6]/Q
                         net (fo=3, routed)           0.970     1.529    dataConsume1/reg5[6]
    SLICE_X41Y33         LUT4 (Prop_lut4_I2_O)        0.152     1.681 r  dataConsume1/reg4_reg[6]_i_1/O
                         net (fo=1, routed)           0.635     2.316    dataConsume1/reg4_reg[6]_i_1_n_0
    SLICE_X37Y35         LDCE                                         r  dataConsume1/reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/reg4_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg5_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.201ns (55.973%)  route 0.158ns (44.027%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         LDCE                         0.000     0.000 r  dataConsume1/reg4_reg[4]/G
    SLICE_X45Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg4_reg[4]/Q
                         net (fo=2, routed)           0.158     0.316    dataConsume1/reg4[4]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.043     0.359 r  dataConsume1/reg5_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    dataConsume1/reg5_reg[4]_i_1_n_0
    SLICE_X45Y33         LDCE                                         r  dataConsume1/reg5_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg2_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.201ns (55.421%)  route 0.162ns (44.579%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         LDCE                         0.000     0.000 r  dataConsume1/reg2_reg[6]/G
    SLICE_X36Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg2_reg[6]/Q
                         net (fo=1, routed)           0.162     0.320    dataConsume1/reg2[6]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.043     0.363 r  dataConsume1/dataResults_reg_reg[2][6]_i_1/O
                         net (fo=2, routed)           0.000     0.363    dataConsume1/dataResults_reg_reg[2][6]_i_1_n_0
    SLICE_X36Y34         LDCE                                         r  dataConsume1/reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[5][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.203ns (55.411%)  route 0.163ns (44.589%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[2]/G
    SLICE_X48Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg5_reg[2]/Q
                         net (fo=3, routed)           0.163     0.321    dataConsume1/reg5[2]
    SLICE_X49Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  dataConsume1/dataResults_reg_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    dataConsume1/dataResults_reg_reg[5][2]_i_1_n_0
    SLICE_X49Y37         LDCE                                         r  dataConsume1/dataResults_reg_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.206ns (55.377%)  route 0.166ns (44.623%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[4]/G
    SLICE_X45Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg5_reg[4]/Q
                         net (fo=3, routed)           0.166     0.324    dataConsume1/reg5[4]
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.048     0.372 r  dataConsume1/reg4_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.372    dataConsume1/reg4_reg[4]_i_1_n_0
    SLICE_X45Y33         LDCE                                         r  dataConsume1/reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg3_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.203ns (43.167%)  route 0.267ns (56.833%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[4]/G
    SLICE_X44Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg3_reg[4]/Q
                         net (fo=4, routed)           0.206     0.364    dataConsume1/reg3[4]
    SLICE_X45Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.409 r  dataConsume1/dataResults_reg_reg[3][4]_i_1/O
                         net (fo=1, routed)           0.061     0.470    dataConsume1/dataResults_reg_reg[3][4]_i_1_n_0
    SLICE_X44Y33         LDCE                                         r  dataConsume1/dataResults_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg3_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.206ns (43.510%)  route 0.267ns (56.490%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[0]/G
    SLICE_X47Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg3_reg[0]/Q
                         net (fo=4, routed)           0.148     0.306    dataConsume1/reg3[0]
    SLICE_X47Y33         LUT2 (Prop_lut2_I0_O)        0.048     0.354 r  dataConsume1/dataResults_reg_reg[3][0]_i_1/O
                         net (fo=1, routed)           0.119     0.473    dataConsume1/dataResults_reg_reg[3][0]_i_1_n_0
    SLICE_X46Y33         LDCE                                         r  dataConsume1/dataResults_reg_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg3_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[3][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.203ns (42.794%)  route 0.271ns (57.206%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[6]/G
    SLICE_X36Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg3_reg[6]/Q
                         net (fo=4, routed)           0.271     0.429    dataConsume1/reg3[6]
    SLICE_X41Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.474 r  dataConsume1/dataResults_reg_reg[3][6]_i_1/O
                         net (fo=1, routed)           0.000     0.474    dataConsume1/dataResults_reg_reg[3][6]_i_1_n_0
    SLICE_X41Y33         LDCE                                         r  dataConsume1/dataResults_reg_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg4_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.203ns (42.533%)  route 0.274ns (57.467%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         LDCE                         0.000     0.000 r  dataConsume1/reg4_reg[4]/G
    SLICE_X45Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg4_reg[4]/Q
                         net (fo=2, routed)           0.158     0.316    dataConsume1/reg4[4]
    SLICE_X45Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.361 r  dataConsume1/dataResults_reg_reg[4][4]_i_1/O
                         net (fo=1, routed)           0.116     0.477    dataConsume1/dataResults_reg_reg[4][4]_i_1_n_0
    SLICE_X43Y33         LDCE                                         r  dataConsume1/dataResults_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.206ns (43.112%)  route 0.272ns (56.888%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         LDCE                         0.000     0.000 r  dataConsume1/reg1_reg[1]/G
    SLICE_X47Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg1_reg[1]/Q
                         net (fo=1, routed)           0.142     0.300    dataConsume1/reg1[1]
    SLICE_X47Y31         LUT2 (Prop_lut2_I1_O)        0.048     0.348 r  dataConsume1/dataResults_reg_reg[1][1]_i_1/O
                         net (fo=2, routed)           0.129     0.478    dataConsume1/dataResults_reg_reg[1][1]_i_1_n_0
    SLICE_X47Y30         LDCE                                         r  dataConsume1/dataResults_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.203ns (42.335%)  route 0.277ns (57.665%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         LDCE                         0.000     0.000 r  dataConsume1/reg0_reg[6]/G
    SLICE_X39Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg0_reg[6]/Q
                         net (fo=1, routed)           0.156     0.314    dataConsume1/reg0[6]
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  dataConsume1/dataResults_reg_reg[0][6]_i_1/O
                         net (fo=2, routed)           0.120     0.480    dataConsume1/dataResults_reg_reg[0][6]_i_1_n_0
    SLICE_X39Y36         LDCE                                         r  dataConsume1/dataResults_reg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 3.981ns (59.063%)  route 2.759ns (40.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    tx/clk_out
    SLICE_X40Y33         FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  tx/txBit_reg/Q
                         net (fo=1, routed)           2.759     2.280    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.805 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     5.805    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.195ns  (logic 1.300ns (25.022%)  route 3.895ns (74.978%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          2.391     1.980    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  dataGen1/g0_b5/O
                         net (fo=1, routed)           0.000     2.104    dataGen1/g0_b5_n_0
    SLICE_X42Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     2.345 r  dataGen1/byte_reg[5]_i_5/O
                         net (fo=2, routed)           0.000     2.345    dataGen1/byte_reg[5]_i_5_n_0
    SLICE_X42Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     2.443 r  dataGen1/reg0_reg[5]_i_2/O
                         net (fo=2, routed)           0.991     3.434    dataConsume1/reg6_reg[5]_1
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.319     3.753 r  dataConsume1/reg6_reg[5]_i_1/O
                         net (fo=1, routed)           0.513     4.267    dataConsume1/reg6_reg[5]_i_1_n_0
    SLICE_X46Y34         LDCE                                         r  dataConsume1/reg6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.065ns  (logic 1.300ns (25.668%)  route 3.765ns (74.332%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          2.391     1.980    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  dataGen1/g0_b5/O
                         net (fo=1, routed)           0.000     2.104    dataGen1/g0_b5_n_0
    SLICE_X42Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     2.345 r  dataGen1/byte_reg[5]_i_5/O
                         net (fo=2, routed)           0.000     2.345    dataGen1/byte_reg[5]_i_5_n_0
    SLICE_X42Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     2.443 r  dataGen1/reg0_reg[5]_i_2/O
                         net (fo=2, routed)           0.970     3.413    dataGen1/index_reg_rep[7]_10
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.319     3.732 r  dataGen1/reg0_reg[5]_i_1/O
                         net (fo=1, routed)           0.404     4.136    dataConsume1/D[5]
    SLICE_X44Y34         LDCE                                         r  dataConsume1/reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.055ns  (logic 1.401ns (27.715%)  route 3.654ns (72.285%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478    -0.451 r  dataGen1/index_reg_rep[3]/Q
                         net (fo=64, routed)          2.089     1.638    dataGen1/index_reg_rep_n_0_[3]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.296     1.934 r  dataGen1/g3_b0/O
                         net (fo=1, routed)           0.000     1.934    dataGen1/g3_b0_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     2.151 r  dataGen1/byte_reg[0]_i_4/O
                         net (fo=2, routed)           0.000     2.151    dataGen1/byte_reg[0]_i_4_n_0
    SLICE_X41Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     2.245 r  dataGen1/reg0_reg[0]_i_2/O
                         net (fo=2, routed)           0.942     3.187    dataGen1/index_reg_rep[7]_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I0_O)        0.316     3.503 r  dataGen1/reg0_reg[0]_i_1/O
                         net (fo=1, routed)           0.623     4.126    dataConsume1/D[0]
    SLICE_X46Y32         LDCE                                         r  dataConsume1/reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.976ns  (logic 1.401ns (28.157%)  route 3.575ns (71.843%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478    -0.451 r  dataGen1/index_reg_rep[3]/Q
                         net (fo=64, routed)          2.089     1.638    dataGen1/index_reg_rep_n_0_[3]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.296     1.934 r  dataGen1/g3_b0/O
                         net (fo=1, routed)           0.000     1.934    dataGen1/g3_b0_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     2.151 r  dataGen1/byte_reg[0]_i_4/O
                         net (fo=2, routed)           0.000     2.151    dataGen1/byte_reg[0]_i_4_n_0
    SLICE_X41Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     2.245 r  dataGen1/reg0_reg[0]_i_2/O
                         net (fo=2, routed)           0.925     3.170    dataConsume1/reg6_reg[0]_1
    SLICE_X47Y35         LUT6 (Prop_lut6_I4_O)        0.316     3.486 r  dataConsume1/reg6_reg[0]_i_1/O
                         net (fo=1, routed)           0.560     4.047    dataConsume1/reg6_reg[0]_i_1_n_0
    SLICE_X49Y36         LDCE                                         r  dataConsume1/reg6_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.974ns  (logic 1.406ns (28.268%)  route 3.568ns (71.732%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478    -0.451 r  dataGen1/index_reg_rep[1]/Q
                         net (fo=64, routed)          2.259     1.808    dataGen1/index_reg_rep_n_0_[1]
    SLICE_X44Y35         LUT6 (Prop_lut6_I1_O)        0.301     2.109 r  dataGen1/g3_b1/O
                         net (fo=1, routed)           0.000     2.109    dataGen1/g3_b1_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     2.326 r  dataGen1/byte_reg[1]_i_4/O
                         net (fo=2, routed)           0.000     2.326    dataGen1/byte_reg[1]_i_4_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     2.420 r  dataGen1/reg0_reg[1]_i_2/O
                         net (fo=2, routed)           0.617     3.036    dataGen1/index_reg_rep[7]_2
    SLICE_X46Y35         LUT5 (Prop_lut5_I0_O)        0.316     3.352 r  dataGen1/reg0_reg[1]_i_1/O
                         net (fo=1, routed)           0.693     4.045    dataConsume1/D[1]
    SLICE_X46Y32         LDCE                                         r  dataConsume1/reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.964ns  (logic 1.238ns (24.942%)  route 3.726ns (75.058%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X44Y39         FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          2.158     1.686    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.810 r  dataGen1/g4_b1/O
                         net (fo=1, routed)           0.000     1.810    dataGen1/g4_b1_n_0
    SLICE_X45Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     2.048 r  dataGen1/byte_reg[1]_i_3/O
                         net (fo=2, routed)           0.000     2.048    dataGen1/byte_reg[1]_i_3_n_0
    SLICE_X45Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     2.152 r  dataGen1/reg0_reg[1]_i_3/O
                         net (fo=2, routed)           0.972     3.124    dataConsume1/reg6_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.316     3.440 r  dataConsume1/reg6_reg[1]_i_1/O
                         net (fo=1, routed)           0.596     4.036    dataConsume1/reg6_reg[1]_i_1_n_0
    SLICE_X46Y35         LDCE                                         r  dataConsume1/reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.944ns  (logic 1.439ns (29.108%)  route 3.505ns (70.892%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478    -0.451 r  dataGen1/index_reg_rep[3]/Q
                         net (fo=64, routed)          1.775     1.325    dataGen1/index_reg_rep_n_0_[3]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.296     1.621 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     1.621    dataGen1/g5_b6_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     1.866 r  dataGen1/byte_reg[6]_i_3/O
                         net (fo=2, routed)           0.000     1.866    dataGen1/byte_reg[6]_i_3_n_0
    SLICE_X41Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     1.970 r  dataGen1/reg0_reg[6]_i_3/O
                         net (fo=2, routed)           1.134     3.104    dataConsume1/reg6_reg[6]_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.316     3.420 r  dataConsume1/reg6_reg[6]_i_1/O
                         net (fo=1, routed)           0.595     4.015    dataConsume1/reg6_reg[6]_i_1_n_0
    SLICE_X40Y35         LDCE                                         r  dataConsume1/reg6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.929ns  (logic 1.444ns (29.298%)  route 3.485ns (70.702%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478    -0.451 r  dataGen1/index_reg_rep[1]/Q
                         net (fo=64, routed)          1.856     1.405    dataGen1/index_reg_rep_n_0_[1]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.301     1.706 r  dataGen1/g5_b2/O
                         net (fo=1, routed)           0.000     1.706    dataGen1/g5_b2_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I1_O)      0.245     1.951 r  dataGen1/byte_reg[2]_i_3/O
                         net (fo=2, routed)           0.000     1.951    dataGen1/byte_reg[2]_i_3_n_0
    SLICE_X45Y38         MUXF8 (Prop_muxf8_I0_O)      0.104     2.055 r  dataGen1/reg0_reg[2]_i_3/O
                         net (fo=2, routed)           1.035     3.091    dataGen1/index_reg_rep[7]_5
    SLICE_X48Y38         LUT5 (Prop_lut5_I2_O)        0.316     3.407 r  dataGen1/reg0_reg[2]_i_1/O
                         net (fo=1, routed)           0.593     4.000    dataConsume1/D[2]
    SLICE_X48Y38         LDCE                                         r  dataConsume1/reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 1.245ns (25.849%)  route 3.571ns (74.151%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X44Y39         FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          2.162     1.690    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X45Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.814 r  dataGen1/g5_b4/O
                         net (fo=1, routed)           0.000     1.814    dataGen1/g5_b4_n_0
    SLICE_X45Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     2.059 r  dataGen1/byte_reg[4]_i_3/O
                         net (fo=2, routed)           0.000     2.059    dataGen1/byte_reg[4]_i_3_n_0
    SLICE_X45Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     2.163 r  dataGen1/reg0_reg[4]_i_3/O
                         net (fo=2, routed)           0.790     2.953    dataGen1/index_reg_rep[7]_9
    SLICE_X45Y33         LUT5 (Prop_lut5_I2_O)        0.316     3.269 r  dataGen1/reg0_reg[4]_i_1/O
                         net (fo=1, routed)           0.620     3.889    dataConsume1/D[4]
    SLICE_X44Y30         LDCE                                         r  dataConsume1/reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.093ns  (logic 0.574ns (52.520%)  route 0.519ns (47.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.337    -1.199 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=104, routed)         0.519    -0.680    dataConsume1/Q[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.237    -0.443 r  dataConsume1/dataResults_reg_reg[2][6]_i_1/O
                         net (fo=2, routed)           0.000    -0.443    dataConsume1/dataResults_reg_reg[2][6]_i_1_n_0
    SLICE_X36Y34         LDCE                                         r  dataConsume1/reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.245ns  (logic 0.578ns (46.425%)  route 0.667ns (53.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.436    -1.540    dataConsume1/CLK
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.337    -1.203 r  dataConsume1/counter_reg[0]/Q
                         net (fo=14, routed)          0.381    -0.822    dataConsume1/counter_reg[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.241    -0.581 r  dataConsume1/maxIndex_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.286    -0.295    dataConsume1/maxIndex_int_reg[5]_i_1_n_0
    SLICE_X37Y33         LDCE                                         r  dataConsume1/maxIndex_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg_reg[6][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.350ns  (logic 0.578ns (42.815%)  route 0.772ns (57.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.337    -1.199 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=104, routed)         0.772    -0.427    dataConsume1/Q[1]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.241    -0.186 r  dataConsume1/dataResults_reg_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    dataConsume1/dataResults_reg_reg[6][6]_i_1_n_0
    SLICE_X39Y34         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.488ns (33.724%)  route 0.959ns (66.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.169 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=27, routed)          0.531    -0.638    dataConsume1/Q[0]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.121    -0.517 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.428    -0.089    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X36Y35         LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.479ns  (logic 0.599ns (40.498%)  route 0.880ns (59.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.436    -1.540    dataConsume1/CLK
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.337    -1.203 f  dataConsume1/counter_reg[0]/Q
                         net (fo=14, routed)          0.880    -0.322    dataConsume1/counter_reg[0]
    SLICE_X35Y31         LUT1 (Prop_lut1_I0_O)        0.262    -0.060 r  dataConsume1/maxIndex_int_reg[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.060    dataConsume1/maxIndex_int_reg[0]_i_1_n_0
    SLICE_X35Y31         LDCE                                         r  dataConsume1/maxIndex_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.497ns  (logic 0.574ns (38.341%)  route 0.923ns (61.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.337    -1.199 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=104, routed)         0.519    -0.680    dataConsume1/Q[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.237    -0.443 r  dataConsume1/dataResults_reg_reg[2][6]_i_1/O
                         net (fo=2, routed)           0.404    -0.038    dataConsume1/dataResults_reg_reg[2][6]_i_1_n_0
    SLICE_X36Y33         LDCE                                         r  dataConsume1/dataResults_reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.507ns  (logic 0.467ns (30.985%)  route 1.040ns (69.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.446    -1.530    dataGen1/CLK
    SLICE_X44Y39         FDRE                                         r  dataGen1/index_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.163 r  dataGen1/index_reg_rep[8]/Q
                         net (fo=24, routed)          0.744    -0.418    dataGen1/Q[0]
    SLICE_X40Y38         LUT5 (Prop_lut5_I1_O)        0.100    -0.318 r  dataGen1/reg0_reg[7]_i_1/O
                         net (fo=1, routed)           0.296    -0.022    dataConsume1/D[7]
    SLICE_X39Y37         LDCE                                         r  dataConsume1/reg0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.533ns  (logic 0.467ns (30.463%)  route 1.066ns (69.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.436    -1.540    dataConsume1/CLK
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.173 r  dataConsume1/counter_reg[6]/Q
                         net (fo=11, routed)          0.616    -0.557    dataConsume1/counter_reg[6]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.100    -0.457 r  dataConsume1/maxIndex_int_reg[9]_i_1/O
                         net (fo=1, routed)           0.450    -0.007    dataConsume1/maxIndex_int_reg[9]_i_1_n_0
    SLICE_X35Y31         LDCE                                         r  dataConsume1/maxIndex_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 0.467ns (30.304%)  route 1.074ns (69.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X36Y32         FDRE                                         r  dataConsume1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.172 r  dataConsume1/counter_reg[7]/Q
                         net (fo=9, routed)           0.548    -0.624    dataConsume1/counter_reg[7]
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.100    -0.524 r  dataConsume1/maxIndex_int_reg[7]_i_1/O
                         net (fo=1, routed)           0.526     0.003    dataConsume1/maxIndex_int_reg[7]_i_1_n_0
    SLICE_X37Y30         LDCE                                         r  dataConsume1/maxIndex_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg5_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.551ns  (logic 0.462ns (29.788%)  route 1.089ns (70.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.169 r  dataConsume1/cur_state_reg[2]/Q
                         net (fo=41, routed)          0.610    -0.558    dataConsume1/cur_state[2]
    SLICE_X37Y35         LUT4 (Prop_lut4_I3_O)        0.095    -0.463 r  dataConsume1/reg5_reg[6]_i_1/O
                         net (fo=1, routed)           0.479     0.015    dataConsume1/reg5_reg[6]_i_1_n_0
    SLICE_X37Y35         LDCE                                         r  dataConsume1/reg5_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 3.981ns (59.063%)  route 2.759ns (40.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    tx/clk_out
    SLICE_X40Y33         FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  tx/txBit_reg/Q
                         net (fo=1, routed)           2.759     2.280    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.805 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     5.805    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.195ns  (logic 1.300ns (25.022%)  route 3.895ns (74.978%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          2.391     1.980    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  dataGen1/g0_b5/O
                         net (fo=1, routed)           0.000     2.104    dataGen1/g0_b5_n_0
    SLICE_X42Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     2.345 r  dataGen1/byte_reg[5]_i_5/O
                         net (fo=2, routed)           0.000     2.345    dataGen1/byte_reg[5]_i_5_n_0
    SLICE_X42Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     2.443 r  dataGen1/reg0_reg[5]_i_2/O
                         net (fo=2, routed)           0.991     3.434    dataConsume1/reg6_reg[5]_1
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.319     3.753 r  dataConsume1/reg6_reg[5]_i_1/O
                         net (fo=1, routed)           0.513     4.267    dataConsume1/reg6_reg[5]_i_1_n_0
    SLICE_X46Y34         LDCE                                         r  dataConsume1/reg6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.065ns  (logic 1.300ns (25.668%)  route 3.765ns (74.332%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          2.391     1.980    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  dataGen1/g0_b5/O
                         net (fo=1, routed)           0.000     2.104    dataGen1/g0_b5_n_0
    SLICE_X42Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     2.345 r  dataGen1/byte_reg[5]_i_5/O
                         net (fo=2, routed)           0.000     2.345    dataGen1/byte_reg[5]_i_5_n_0
    SLICE_X42Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     2.443 r  dataGen1/reg0_reg[5]_i_2/O
                         net (fo=2, routed)           0.970     3.413    dataGen1/index_reg_rep[7]_10
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.319     3.732 r  dataGen1/reg0_reg[5]_i_1/O
                         net (fo=1, routed)           0.404     4.136    dataConsume1/D[5]
    SLICE_X44Y34         LDCE                                         r  dataConsume1/reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.055ns  (logic 1.401ns (27.715%)  route 3.654ns (72.285%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478    -0.451 r  dataGen1/index_reg_rep[3]/Q
                         net (fo=64, routed)          2.089     1.638    dataGen1/index_reg_rep_n_0_[3]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.296     1.934 r  dataGen1/g3_b0/O
                         net (fo=1, routed)           0.000     1.934    dataGen1/g3_b0_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     2.151 r  dataGen1/byte_reg[0]_i_4/O
                         net (fo=2, routed)           0.000     2.151    dataGen1/byte_reg[0]_i_4_n_0
    SLICE_X41Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     2.245 r  dataGen1/reg0_reg[0]_i_2/O
                         net (fo=2, routed)           0.942     3.187    dataGen1/index_reg_rep[7]_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I0_O)        0.316     3.503 r  dataGen1/reg0_reg[0]_i_1/O
                         net (fo=1, routed)           0.623     4.126    dataConsume1/D[0]
    SLICE_X46Y32         LDCE                                         r  dataConsume1/reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.976ns  (logic 1.401ns (28.157%)  route 3.575ns (71.843%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478    -0.451 r  dataGen1/index_reg_rep[3]/Q
                         net (fo=64, routed)          2.089     1.638    dataGen1/index_reg_rep_n_0_[3]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.296     1.934 r  dataGen1/g3_b0/O
                         net (fo=1, routed)           0.000     1.934    dataGen1/g3_b0_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     2.151 r  dataGen1/byte_reg[0]_i_4/O
                         net (fo=2, routed)           0.000     2.151    dataGen1/byte_reg[0]_i_4_n_0
    SLICE_X41Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     2.245 r  dataGen1/reg0_reg[0]_i_2/O
                         net (fo=2, routed)           0.925     3.170    dataConsume1/reg6_reg[0]_1
    SLICE_X47Y35         LUT6 (Prop_lut6_I4_O)        0.316     3.486 r  dataConsume1/reg6_reg[0]_i_1/O
                         net (fo=1, routed)           0.560     4.047    dataConsume1/reg6_reg[0]_i_1_n_0
    SLICE_X49Y36         LDCE                                         r  dataConsume1/reg6_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.974ns  (logic 1.406ns (28.268%)  route 3.568ns (71.732%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478    -0.451 r  dataGen1/index_reg_rep[1]/Q
                         net (fo=64, routed)          2.259     1.808    dataGen1/index_reg_rep_n_0_[1]
    SLICE_X44Y35         LUT6 (Prop_lut6_I1_O)        0.301     2.109 r  dataGen1/g3_b1/O
                         net (fo=1, routed)           0.000     2.109    dataGen1/g3_b1_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     2.326 r  dataGen1/byte_reg[1]_i_4/O
                         net (fo=2, routed)           0.000     2.326    dataGen1/byte_reg[1]_i_4_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     2.420 r  dataGen1/reg0_reg[1]_i_2/O
                         net (fo=2, routed)           0.617     3.036    dataGen1/index_reg_rep[7]_2
    SLICE_X46Y35         LUT5 (Prop_lut5_I0_O)        0.316     3.352 r  dataGen1/reg0_reg[1]_i_1/O
                         net (fo=1, routed)           0.693     4.045    dataConsume1/D[1]
    SLICE_X46Y32         LDCE                                         r  dataConsume1/reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.964ns  (logic 1.238ns (24.942%)  route 3.726ns (75.058%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X44Y39         FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          2.158     1.686    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.810 r  dataGen1/g4_b1/O
                         net (fo=1, routed)           0.000     1.810    dataGen1/g4_b1_n_0
    SLICE_X45Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     2.048 r  dataGen1/byte_reg[1]_i_3/O
                         net (fo=2, routed)           0.000     2.048    dataGen1/byte_reg[1]_i_3_n_0
    SLICE_X45Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     2.152 r  dataGen1/reg0_reg[1]_i_3/O
                         net (fo=2, routed)           0.972     3.124    dataConsume1/reg6_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.316     3.440 r  dataConsume1/reg6_reg[1]_i_1/O
                         net (fo=1, routed)           0.596     4.036    dataConsume1/reg6_reg[1]_i_1_n_0
    SLICE_X46Y35         LDCE                                         r  dataConsume1/reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.944ns  (logic 1.439ns (29.108%)  route 3.505ns (70.892%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478    -0.451 r  dataGen1/index_reg_rep[3]/Q
                         net (fo=64, routed)          1.775     1.325    dataGen1/index_reg_rep_n_0_[3]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.296     1.621 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     1.621    dataGen1/g5_b6_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     1.866 r  dataGen1/byte_reg[6]_i_3/O
                         net (fo=2, routed)           0.000     1.866    dataGen1/byte_reg[6]_i_3_n_0
    SLICE_X41Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     1.970 r  dataGen1/reg0_reg[6]_i_3/O
                         net (fo=2, routed)           1.134     3.104    dataConsume1/reg6_reg[6]_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.316     3.420 r  dataConsume1/reg6_reg[6]_i_1/O
                         net (fo=1, routed)           0.595     4.015    dataConsume1/reg6_reg[6]_i_1_n_0
    SLICE_X40Y35         LDCE                                         r  dataConsume1/reg6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.929ns  (logic 1.444ns (29.298%)  route 3.485ns (70.702%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataGen1/CLK
    SLICE_X42Y40         FDRE                                         r  dataGen1/index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478    -0.451 r  dataGen1/index_reg_rep[1]/Q
                         net (fo=64, routed)          1.856     1.405    dataGen1/index_reg_rep_n_0_[1]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.301     1.706 r  dataGen1/g5_b2/O
                         net (fo=1, routed)           0.000     1.706    dataGen1/g5_b2_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I1_O)      0.245     1.951 r  dataGen1/byte_reg[2]_i_3/O
                         net (fo=2, routed)           0.000     1.951    dataGen1/byte_reg[2]_i_3_n_0
    SLICE_X45Y38         MUXF8 (Prop_muxf8_I0_O)      0.104     2.055 r  dataGen1/reg0_reg[2]_i_3/O
                         net (fo=2, routed)           1.035     3.091    dataGen1/index_reg_rep[7]_5
    SLICE_X48Y38         LUT5 (Prop_lut5_I2_O)        0.316     3.407 r  dataGen1/reg0_reg[2]_i_1/O
                         net (fo=1, routed)           0.593     4.000    dataConsume1/D[2]
    SLICE_X48Y38         LDCE                                         r  dataConsume1/reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 1.245ns (25.849%)  route 3.571ns (74.151%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X44Y39         FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          2.162     1.690    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X45Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.814 r  dataGen1/g5_b4/O
                         net (fo=1, routed)           0.000     1.814    dataGen1/g5_b4_n_0
    SLICE_X45Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     2.059 r  dataGen1/byte_reg[4]_i_3/O
                         net (fo=2, routed)           0.000     2.059    dataGen1/byte_reg[4]_i_3_n_0
    SLICE_X45Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     2.163 r  dataGen1/reg0_reg[4]_i_3/O
                         net (fo=2, routed)           0.790     2.953    dataGen1/index_reg_rep[7]_9
    SLICE_X45Y33         LUT5 (Prop_lut5_I2_O)        0.316     3.269 r  dataGen1/reg0_reg[4]_i_1/O
                         net (fo=1, routed)           0.620     3.889    dataConsume1/D[4]
    SLICE_X44Y30         LDCE                                         r  dataConsume1/reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.093ns  (logic 0.574ns (52.520%)  route 0.519ns (47.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.337    -1.199 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=104, routed)         0.519    -0.680    dataConsume1/Q[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.237    -0.443 r  dataConsume1/dataResults_reg_reg[2][6]_i_1/O
                         net (fo=2, routed)           0.000    -0.443    dataConsume1/dataResults_reg_reg[2][6]_i_1_n_0
    SLICE_X36Y34         LDCE                                         r  dataConsume1/reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.245ns  (logic 0.578ns (46.425%)  route 0.667ns (53.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.436    -1.540    dataConsume1/CLK
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.337    -1.203 r  dataConsume1/counter_reg[0]/Q
                         net (fo=14, routed)          0.381    -0.822    dataConsume1/counter_reg[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.241    -0.581 r  dataConsume1/maxIndex_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.286    -0.295    dataConsume1/maxIndex_int_reg[5]_i_1_n_0
    SLICE_X37Y33         LDCE                                         r  dataConsume1/maxIndex_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg_reg[6][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.350ns  (logic 0.578ns (42.815%)  route 0.772ns (57.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.337    -1.199 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=104, routed)         0.772    -0.427    dataConsume1/Q[1]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.241    -0.186 r  dataConsume1/dataResults_reg_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    dataConsume1/dataResults_reg_reg[6][6]_i_1_n_0
    SLICE_X39Y34         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.488ns (33.724%)  route 0.959ns (66.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.169 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=27, routed)          0.531    -0.638    dataConsume1/Q[0]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.121    -0.517 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.428    -0.089    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X36Y35         LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.479ns  (logic 0.599ns (40.498%)  route 0.880ns (59.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.436    -1.540    dataConsume1/CLK
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.337    -1.203 f  dataConsume1/counter_reg[0]/Q
                         net (fo=14, routed)          0.880    -0.322    dataConsume1/counter_reg[0]
    SLICE_X35Y31         LUT1 (Prop_lut1_I0_O)        0.262    -0.060 r  dataConsume1/maxIndex_int_reg[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.060    dataConsume1/maxIndex_int_reg[0]_i_1_n_0
    SLICE_X35Y31         LDCE                                         r  dataConsume1/maxIndex_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.497ns  (logic 0.574ns (38.341%)  route 0.923ns (61.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.337    -1.199 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=104, routed)         0.519    -0.680    dataConsume1/Q[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.237    -0.443 r  dataConsume1/dataResults_reg_reg[2][6]_i_1/O
                         net (fo=2, routed)           0.404    -0.038    dataConsume1/dataResults_reg_reg[2][6]_i_1_n_0
    SLICE_X36Y33         LDCE                                         r  dataConsume1/dataResults_reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.507ns  (logic 0.467ns (30.985%)  route 1.040ns (69.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.446    -1.530    dataGen1/CLK
    SLICE_X44Y39         FDRE                                         r  dataGen1/index_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.163 r  dataGen1/index_reg_rep[8]/Q
                         net (fo=24, routed)          0.744    -0.418    dataGen1/Q[0]
    SLICE_X40Y38         LUT5 (Prop_lut5_I1_O)        0.100    -0.318 r  dataGen1/reg0_reg[7]_i_1/O
                         net (fo=1, routed)           0.296    -0.022    dataConsume1/D[7]
    SLICE_X39Y37         LDCE                                         r  dataConsume1/reg0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.533ns  (logic 0.467ns (30.463%)  route 1.066ns (69.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.436    -1.540    dataConsume1/CLK
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.173 r  dataConsume1/counter_reg[6]/Q
                         net (fo=11, routed)          0.616    -0.557    dataConsume1/counter_reg[6]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.100    -0.457 r  dataConsume1/maxIndex_int_reg[9]_i_1/O
                         net (fo=1, routed)           0.450    -0.007    dataConsume1/maxIndex_int_reg[9]_i_1_n_0
    SLICE_X35Y31         LDCE                                         r  dataConsume1/maxIndex_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 0.467ns (30.304%)  route 1.074ns (69.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X36Y32         FDRE                                         r  dataConsume1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.172 r  dataConsume1/counter_reg[7]/Q
                         net (fo=9, routed)           0.548    -0.624    dataConsume1/counter_reg[7]
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.100    -0.524 r  dataConsume1/maxIndex_int_reg[7]_i_1/O
                         net (fo=1, routed)           0.526     0.003    dataConsume1/maxIndex_int_reg[7]_i_1_n_0
    SLICE_X37Y30         LDCE                                         r  dataConsume1/maxIndex_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg5_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.551ns  (logic 0.462ns (29.788%)  route 1.089ns (70.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X36Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.169 r  dataConsume1/cur_state_reg[2]/Q
                         net (fo=41, routed)          0.610    -0.558    dataConsume1/cur_state[2]
    SLICE_X37Y35         LUT4 (Prop_lut4_I3_O)        0.095    -0.463 r  dataConsume1/reg5_reg[6]_i_1/O
                         net (fo=1, routed)           0.479     0.015    dataConsume1/reg5_reg[6]_i_1_n_0
    SLICE_X37Y35         LDCE                                         r  dataConsume1/reg5_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           356 Endpoints
Min Delay           356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/ctrlOut_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.986ns  (logic 1.463ns (16.280%)  route 7.523ns (83.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=158, routed)         7.523     8.986    dataGen1/reset_IBUF
    SLICE_X39Y38         FDRE                                         r  dataGen1/ctrlOut_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442    -1.534    dataGen1/CLK
    SLICE_X39Y38         FDRE                                         r  dataGen1/ctrlOut_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[5][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.904ns  (logic 1.587ns (17.824%)  route 7.317ns (82.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.654     8.904    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.447    -1.529    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[5][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.904ns  (logic 1.587ns (17.824%)  route 7.317ns (82.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.654     8.904    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.447    -1.529    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.587ns (18.409%)  route 7.034ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.371     8.621    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.587ns (18.409%)  route 7.034ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.371     8.621    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.587ns (18.409%)  route 7.034ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.371     8.621    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.587ns (18.409%)  route 7.034ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.371     8.621    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.587ns (18.409%)  route 7.034ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.371     8.621    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[0][2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.463ns (17.037%)  route 7.124ns (82.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=158, routed)         7.124     8.587    cmdProc1/reset
    SLICE_X48Y30         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    cmdProc1/clk
    SLICE_X48Y30         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[0][3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.463ns (17.037%)  route 7.124ns (82.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=158, routed)         7.124     8.587    cmdProc1/reset
    SLICE_X48Y30         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    cmdProc1/clk
    SLICE_X48Y30         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[5][6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[5][6]/G
    SLICE_X41Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[5][6]/Q
                         net (fo=1, routed)           0.101     0.259    dataConsume1/dataResults_reg_reg_n_0_[5][6]
    SLICE_X42Y33         FDRE                                         r  dataConsume1/dataResults_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.826    -0.845    dataConsume1/CLK
    SLICE_X42Y33         FDRE                                         r  dataConsume1/dataResults_reg[5][6]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][0]/G
    SLICE_X49Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][0]/Q
                         net (fo=1, routed)           0.110     0.268    dataConsume1/dataResults_reg_reg_n_0_[4][0]
    SLICE_X49Y31         FDRE                                         r  dataConsume1/dataResults_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.827    -0.844    dataConsume1/CLK
    SLICE_X49Y31         FDRE                                         r  dataConsume1/dataResults_reg[4][0]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.334%)  route 0.113ns (41.666%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][3]/G
    SLICE_X48Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][3]/Q
                         net (fo=1, routed)           0.113     0.271    dataConsume1/dataResults_reg_reg_n_0_[4][3]
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.824%)  route 0.115ns (42.176%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][5]/G
    SLICE_X49Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][5]/Q
                         net (fo=1, routed)           0.115     0.273    dataConsume1/dataResults_reg_reg_n_0_[4][5]
    SLICE_X49Y31         FDRE                                         r  dataConsume1/dataResults_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.827    -0.844    dataConsume1/CLK
    SLICE_X49Y31         FDRE                                         r  dataConsume1/dataResults_reg[4][5]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[6][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.712%)  route 0.116ns (42.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[6][2]/G
    SLICE_X48Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[6][2]/Q
                         net (fo=1, routed)           0.116     0.274    dataConsume1/dataResults_reg_reg_n_0_[6][2]
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[6][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.693%)  route 0.116ns (42.307%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[6][3]/G
    SLICE_X49Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[6][3]/Q
                         net (fo=1, routed)           0.116     0.274    dataConsume1/dataResults_reg_reg_n_0_[6][3]
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[6][7]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[6][7]/G
    SLICE_X39Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[6][7]/Q
                         net (fo=1, routed)           0.116     0.274    dataConsume1/dataResults_reg_reg_n_0_[6][7]
    SLICE_X39Y33         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.825    -0.846    dataConsume1/CLK
    SLICE_X39Y33         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.220%)  route 0.118ns (42.780%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[0][2]/G
    SLICE_X48Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.118     0.276    dataConsume1/dataResults_reg_reg_n_0_[0][2]
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[5][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.424%)  route 0.122ns (43.576%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[5][2]/G
    SLICE_X49Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[5][2]/Q
                         net (fo=1, routed)           0.122     0.280    dataConsume1/dataResults_reg_reg_n_0_[5][2]
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.832    -0.839    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[3][4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.158ns (55.300%)  route 0.128ns (44.700%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[3][4]/G
    SLICE_X44Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[3][4]/Q
                         net (fo=3, routed)           0.128     0.286    dataConsume1/dataResults_reg_reg_n_0_[3][4]
    SLICE_X45Y32         FDRE                                         r  dataConsume1/dataResults_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.826    -0.845    dataConsume1/CLK
    SLICE_X45Y32         FDRE                                         r  dataConsume1/dataResults_reg[3][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0_1

Max Delay           356 Endpoints
Min Delay           356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/ctrlOut_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.986ns  (logic 1.463ns (16.280%)  route 7.523ns (83.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=158, routed)         7.523     8.986    dataGen1/reset_IBUF
    SLICE_X39Y38         FDRE                                         r  dataGen1/ctrlOut_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442    -1.534    dataGen1/CLK
    SLICE_X39Y38         FDRE                                         r  dataGen1/ctrlOut_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[5][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.904ns  (logic 1.587ns (17.824%)  route 7.317ns (82.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.654     8.904    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.447    -1.529    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[5][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.904ns  (logic 1.587ns (17.824%)  route 7.317ns (82.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.654     8.904    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.447    -1.529    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.587ns (18.409%)  route 7.034ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.371     8.621    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.587ns (18.409%)  route 7.034ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.371     8.621    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.587ns (18.409%)  route 7.034ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.371     8.621    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.587ns (18.409%)  route 7.034ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.371     8.621    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.621ns  (logic 1.587ns (18.409%)  route 7.034ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.663     7.126    dataConsume1/reset_IBUF
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.371     8.621    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[0][2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.463ns (17.037%)  route 7.124ns (82.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=158, routed)         7.124     8.587    cmdProc1/reset
    SLICE_X48Y30         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    cmdProc1/clk
    SLICE_X48Y30         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[0][3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.463ns (17.037%)  route 7.124ns (82.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=158, routed)         7.124     8.587    cmdProc1/reset
    SLICE_X48Y30         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.440    -1.536    cmdProc1/clk
    SLICE_X48Y30         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[5][6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[5][6]/G
    SLICE_X41Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[5][6]/Q
                         net (fo=1, routed)           0.101     0.259    dataConsume1/dataResults_reg_reg_n_0_[5][6]
    SLICE_X42Y33         FDRE                                         r  dataConsume1/dataResults_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.826    -0.845    dataConsume1/CLK
    SLICE_X42Y33         FDRE                                         r  dataConsume1/dataResults_reg[5][6]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][0]/G
    SLICE_X49Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][0]/Q
                         net (fo=1, routed)           0.110     0.268    dataConsume1/dataResults_reg_reg_n_0_[4][0]
    SLICE_X49Y31         FDRE                                         r  dataConsume1/dataResults_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.827    -0.844    dataConsume1/CLK
    SLICE_X49Y31         FDRE                                         r  dataConsume1/dataResults_reg[4][0]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.334%)  route 0.113ns (41.666%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][3]/G
    SLICE_X48Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][3]/Q
                         net (fo=1, routed)           0.113     0.271    dataConsume1/dataResults_reg_reg_n_0_[4][3]
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.824%)  route 0.115ns (42.176%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][5]/G
    SLICE_X49Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][5]/Q
                         net (fo=1, routed)           0.115     0.273    dataConsume1/dataResults_reg_reg_n_0_[4][5]
    SLICE_X49Y31         FDRE                                         r  dataConsume1/dataResults_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.827    -0.844    dataConsume1/CLK
    SLICE_X49Y31         FDRE                                         r  dataConsume1/dataResults_reg[4][5]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[6][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.712%)  route 0.116ns (42.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[6][2]/G
    SLICE_X48Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[6][2]/Q
                         net (fo=1, routed)           0.116     0.274    dataConsume1/dataResults_reg_reg_n_0_[6][2]
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[6][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.693%)  route 0.116ns (42.307%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[6][3]/G
    SLICE_X49Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[6][3]/Q
                         net (fo=1, routed)           0.116     0.274    dataConsume1/dataResults_reg_reg_n_0_[6][3]
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[6][7]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[6][7]/G
    SLICE_X39Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[6][7]/Q
                         net (fo=1, routed)           0.116     0.274    dataConsume1/dataResults_reg_reg_n_0_[6][7]
    SLICE_X39Y33         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.825    -0.846    dataConsume1/CLK
    SLICE_X39Y33         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.220%)  route 0.118ns (42.780%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[0][2]/G
    SLICE_X48Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.118     0.276    dataConsume1/dataResults_reg_reg_n_0_[0][2]
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    dataConsume1/CLK
    SLICE_X48Y34         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[5][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.424%)  route 0.122ns (43.576%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[5][2]/G
    SLICE_X49Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[5][2]/Q
                         net (fo=1, routed)           0.122     0.280    dataConsume1/dataResults_reg_reg_n_0_[5][2]
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.832    -0.839    dataConsume1/CLK
    SLICE_X48Y37         FDRE                                         r  dataConsume1/dataResults_reg[5][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[3][4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.158ns (55.300%)  route 0.128ns (44.700%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[3][4]/G
    SLICE_X44Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[3][4]/Q
                         net (fo=3, routed)           0.128     0.286    dataConsume1/dataResults_reg_reg_n_0_[3][4]
    SLICE_X45Y32         FDRE                                         r  dataConsume1/dataResults_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.826    -0.845    dataConsume1/CLK
    SLICE_X45Y32         FDRE                                         r  dataConsume1/dataResults_reg[3][4]/C





