

================================================================
== Vitis HLS Report for 'recv_data_burst_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Thu Jan 12 15:24:53 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        copy-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195|  81.950 us|  81.950 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |     8193|     8193|         3|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     484|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     968|    -|
|Register         |        -|     -|     202|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     202|    1452|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_844_p2                 |         +|   0|  0|  21|          14|           1|
    |add_ln48_fu_1088_p2                |         +|   0|  0|  19|          12|           1|
    |add_ln49_fu_1143_p2                |         +|   0|  0|  19|          12|           2|
    |add_ln50_fu_1198_p2                |         +|   0|  0|  19|          12|           2|
    |add_ln68_fu_947_p2                 |         +|   0|  0|  39|          32|           1|
    |addr_fu_1015_p2                    |         +|   0|  0|  19|          12|          12|
    |i_fu_935_p2                        |         +|   0|  0|  39|          32|           1|
    |j_fu_923_p2                        |         +|   0|  0|  39|          32|           3|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_348                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_362                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_373                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_384                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_395                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_406                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_416                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_427                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op128_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op130_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op146_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op148_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op164_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op166_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op182_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op184_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op200_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op202_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op218_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op220_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op236_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op238_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op254_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op256_store_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_838_p2                |      icmp|   0|  0|  12|          14|          15|
    |icmp_ln63_fu_929_p2                |      icmp|   0|  0|  20|          32|           7|
    |icmp_ln66_fu_941_p2                |      icmp|   0|  0|  20|          32|           7|
    |i_5_fu_953_p3                      |    select|   0|  0|  32|           1|           1|
    |i_6_fu_969_p3                      |    select|   0|  0|  32|           1|          32|
    |j_6_fu_985_p3                      |    select|   0|  0|  32|           1|           1|
    |reg_id_6_fu_961_p3                 |    select|   0|  0|  32|           1|          32|
    |reg_id_7_fu_977_p3                 |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 484|         270|         180|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_2   |   9|          2|   14|         28|
    |data_blk_n_R             |   9|          2|    1|          2|
    |i_4_fu_128               |   9|          2|   32|         64|
    |idx_fu_140               |   9|          2|   14|         28|
    |j_3_fu_136               |   9|          2|   32|         64|
    |reg_file_0_0_address0    |  14|          3|   11|         33|
    |reg_file_0_0_address1    |  14|          3|   11|         33|
    |reg_file_0_0_d0          |  14|          3|   16|         48|
    |reg_file_0_0_d1          |  14|          3|   16|         48|
    |reg_file_0_1_address0    |  14|          3|   11|         33|
    |reg_file_0_1_address1    |  14|          3|   11|         33|
    |reg_file_0_1_d0          |  14|          3|   16|         48|
    |reg_file_0_1_d1          |  14|          3|   16|         48|
    |reg_file_1_0_address0    |  14|          3|   11|         33|
    |reg_file_1_0_address1    |  14|          3|   11|         33|
    |reg_file_1_0_d0          |  14|          3|   16|         48|
    |reg_file_1_0_d1          |  14|          3|   16|         48|
    |reg_file_1_1_address0    |  14|          3|   11|         33|
    |reg_file_1_1_address1    |  14|          3|   11|         33|
    |reg_file_1_1_d0          |  14|          3|   16|         48|
    |reg_file_1_1_d1          |  14|          3|   16|         48|
    |reg_file_2_0_address0    |  14|          3|   11|         33|
    |reg_file_2_0_address1    |  14|          3|   11|         33|
    |reg_file_2_0_d0          |  14|          3|   16|         48|
    |reg_file_2_0_d1          |  14|          3|   16|         48|
    |reg_file_2_1_address0    |  14|          3|   11|         33|
    |reg_file_2_1_address1    |  14|          3|   11|         33|
    |reg_file_2_1_d0          |  14|          3|   16|         48|
    |reg_file_2_1_d1          |  14|          3|   16|         48|
    |reg_file_3_0_address0    |  14|          3|   11|         33|
    |reg_file_3_0_address1    |  14|          3|   11|         33|
    |reg_file_3_0_d0          |  14|          3|   16|         48|
    |reg_file_3_0_d1          |  14|          3|   16|         48|
    |reg_file_3_1_address0    |  14|          3|   11|         33|
    |reg_file_3_1_address1    |  14|          3|   11|         33|
    |reg_file_3_1_d0          |  14|          3|   16|         48|
    |reg_file_3_1_d1          |  14|          3|   16|         48|
    |reg_file_4_0_address0    |  14|          3|   11|         33|
    |reg_file_4_0_address1    |  14|          3|   11|         33|
    |reg_file_4_0_d0          |  14|          3|   16|         48|
    |reg_file_4_0_d1          |  14|          3|   16|         48|
    |reg_file_4_1_address0    |  14|          3|   11|         33|
    |reg_file_4_1_address1    |  14|          3|   11|         33|
    |reg_file_4_1_d0          |  14|          3|   16|         48|
    |reg_file_4_1_d1          |  14|          3|   16|         48|
    |reg_file_5_0_address0    |  14|          3|   11|         33|
    |reg_file_5_0_address1    |  14|          3|   11|         33|
    |reg_file_5_0_d0          |  14|          3|   16|         48|
    |reg_file_5_0_d1          |  14|          3|   16|         48|
    |reg_file_5_1_address0    |  14|          3|   11|         33|
    |reg_file_5_1_address1    |  14|          3|   11|         33|
    |reg_file_5_1_d0          |  14|          3|   16|         48|
    |reg_file_5_1_d1          |  14|          3|   16|         48|
    |reg_file_6_0_address0    |  14|          3|   11|         33|
    |reg_file_6_0_address1    |  14|          3|   11|         33|
    |reg_file_6_0_d0          |  14|          3|   16|         48|
    |reg_file_6_0_d1          |  14|          3|   16|         48|
    |reg_file_6_1_address0    |  14|          3|   11|         33|
    |reg_file_6_1_address1    |  14|          3|   11|         33|
    |reg_file_6_1_d0          |  14|          3|   16|         48|
    |reg_file_6_1_d1          |  14|          3|   16|         48|
    |reg_file_7_0_address0    |  14|          3|   11|         33|
    |reg_file_7_0_address1    |  14|          3|   11|         33|
    |reg_file_7_0_d0          |  14|          3|   16|         48|
    |reg_file_7_0_d1          |  14|          3|   16|         48|
    |reg_file_7_1_address0    |  14|          3|   11|         33|
    |reg_file_7_1_address1    |  14|          3|   11|         33|
    |reg_file_7_1_d0          |  14|          3|   16|         48|
    |reg_file_7_1_d1          |  14|          3|   16|         48|
    |reg_id_fu_132            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 968|        208|  991|       2846|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_4_fu_128                        |  32|   0|   32|          0|
    |icmp_ln40_reg_1268                |   1|   0|    1|          0|
    |idx_fu_140                        |  14|   0|   14|          0|
    |j_3_fu_136                        |  32|   0|   32|          0|
    |reg_id_fu_132                     |  32|   0|   32|          0|
    |trunc_ln11_2_reg_1282             |   1|   0|    1|          0|
    |trunc_ln11_reg_1277               |   6|   0|    6|          0|
    |trunc_ln16_1_reg_1295             |  16|   0|   16|          0|
    |trunc_ln16_2_reg_1300             |  16|   0|   16|          0|
    |trunc_ln16_3_reg_1305             |  16|   0|   16|          0|
    |trunc_ln16_reg_1286               |  16|   0|   16|          0|
    |trunc_ln40_reg_1272               |  12|   0|   12|          0|
    |trunc_ln47_reg_1291               |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 202|   0|  202|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_40_1|  return value|
|m_axi_data_AWVALID     |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_AWREADY     |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_AWADDR      |  out|   64|       m_axi|                                      data|       pointer|
|m_axi_data_AWID        |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_AWLEN       |  out|   32|       m_axi|                                      data|       pointer|
|m_axi_data_AWSIZE      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_AWBURST     |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_AWLOCK      |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_AWCACHE     |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_AWPROT      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_AWQOS       |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_AWREGION    |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_AWUSER      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WVALID      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WREADY      |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WDATA       |  out|   64|       m_axi|                                      data|       pointer|
|m_axi_data_WSTRB       |  out|    8|       m_axi|                                      data|       pointer|
|m_axi_data_WLAST       |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WID         |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WUSER       |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARVALID     |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARREADY     |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARADDR      |  out|   64|       m_axi|                                      data|       pointer|
|m_axi_data_ARID        |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARLEN       |  out|   32|       m_axi|                                      data|       pointer|
|m_axi_data_ARSIZE      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_ARBURST     |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_ARLOCK      |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_ARCACHE     |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_ARPROT      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_ARQOS       |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_ARREGION    |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_ARUSER      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RVALID      |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RREADY      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RDATA       |   in|   64|       m_axi|                                      data|       pointer|
|m_axi_data_RLAST       |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RID         |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RFIFONUM    |   in|    9|       m_axi|                                      data|       pointer|
|m_axi_data_RUSER       |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RRESP       |   in|    2|       m_axi|                                      data|       pointer|
|m_axi_data_BVALID      |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_BREADY      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_BRESP       |   in|    2|       m_axi|                                      data|       pointer|
|m_axi_data_BID         |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_BUSER       |   in|    1|       m_axi|                                      data|       pointer|
|sext_ln40              |   in|   61|     ap_none|                                 sext_ln40|        scalar|
|reg_file_0_1_address0  |  out|   11|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_ce0       |  out|    1|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_we0       |  out|    1|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_d0        |  out|   16|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_address1  |  out|   11|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_ce1       |  out|    1|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_we1       |  out|    1|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_d1        |  out|   16|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_0_address0  |  out|   11|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_we0       |  out|    1|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_d0        |  out|   16|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_address1  |  out|   11|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_ce1       |  out|    1|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_we1       |  out|    1|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_d1        |  out|   16|   ap_memory|                              reg_file_0_0|         array|
|reg_file_7_1_address0  |  out|   11|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_ce0       |  out|    1|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_we0       |  out|    1|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_d0        |  out|   16|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_address1  |  out|   11|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_ce1       |  out|    1|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_we1       |  out|    1|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_d1        |  out|   16|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_0_address0  |  out|   11|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_ce0       |  out|    1|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_we0       |  out|    1|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_d0        |  out|   16|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_address1  |  out|   11|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_ce1       |  out|    1|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_we1       |  out|    1|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_d1        |  out|   16|   ap_memory|                              reg_file_7_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_we0       |  out|    1|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_d0        |  out|   16|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_address1  |  out|   11|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_ce1       |  out|    1|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_we1       |  out|    1|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_d1        |  out|   16|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_we0       |  out|    1|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_d0        |  out|   16|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_address1  |  out|   11|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_ce1       |  out|    1|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_we1       |  out|    1|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_d1        |  out|   16|   ap_memory|                              reg_file_6_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_we1       |  out|    1|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_d1        |  out|   16|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_we1       |  out|    1|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_d1        |  out|   16|   ap_memory|                              reg_file_5_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_we1       |  out|    1|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_d1        |  out|   16|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_we1       |  out|    1|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_d1        |  out|   16|   ap_memory|                              reg_file_4_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_we0       |  out|    1|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_d0        |  out|   16|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_we1       |  out|    1|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_d1        |  out|   16|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_we0       |  out|    1|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_d0        |  out|   16|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_we1       |  out|    1|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_d1        |  out|   16|   ap_memory|                              reg_file_3_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_we1       |  out|    1|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_d1        |  out|   16|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_we1       |  out|    1|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_d1        |  out|   16|   ap_memory|                              reg_file_2_0|         array|
|reg_file_1_1_address0  |  out|   11|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_ce0       |  out|    1|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_we0       |  out|    1|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_d0        |  out|   16|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_address1  |  out|   11|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_ce1       |  out|    1|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_we1       |  out|    1|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_d1        |  out|   16|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_0_address0  |  out|   11|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_ce0       |  out|    1|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_we0       |  out|    1|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_d0        |  out|   16|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_address1  |  out|   11|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_ce1       |  out|    1|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_we1       |  out|    1|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_d1        |  out|   16|   ap_memory|                              reg_file_1_0|         array|
+-----------------------+-----+-----+------------+------------------------------------------+--------------+

