<div id="pf74" class="pf w0 h0" data-page-no="74"><div class="pc pc74 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg74.png"/><div class="c x9 y877 w1a h44"><div class="t m3 x39 h45 y878 ff2 fs1d fc0 sc0 ls0 ws0">32 kHz IRC</div><div class="t m3 x3d h45 y879 ff2 fs1d fc0 sc0 ls0">PLL</div><div class="t m3 x30 h45 y87a ff2 fs1d fc0 sc0 ls0">FLL</div><div class="t m4 xd h46 y87b ff2 fs1e fc0 sc0 ls0">MCGOUTCLK</div><div class="t m4 xe h46 y87c ff2 fs1e fc0 sc0 ls0">MCGPLLCLK</div><div class="t m3 x4c h47 y87d ff1 fs1f fc0 sc0 ls0">MCG</div><div class="t m4 xe h46 y87e ff2 fs1e fc0 sc0 ls0">MCGFLLCLK</div><div class="t m4 xe3 h48 y87f ff2 fs20 fc0 sc0 ls0 ws205">OUTDIV1 <span class="fs21 ws0 v7">Core clock, </span></div><div class="t m4 x54 h49 y880 ff2 fs21 fc0 sc0 ls0 ws0">platform clock, </div><div class="t m4 x54 h49 y881 ff2 fs21 fc0 sc0 ls0 ws0">and system clock</div><div class="t m3 x97 h45 y882 ff2 fs1d fc0 sc0 ls0 ws0"> </div><div class="t m3 x97 h45 y883 ff2 fs1d fc0 sc0 ls0 ws0">4 MHz IRC</div><div class="t m4 xe3 h4a y884 ff2 fs20 fc0 sc0 ls0 ws206">OUTDIV4 <span class="fs21 ws0 ve">Flash clock</span></div><div class="t m4 x6d h49 y885 ff2 fs21 fc0 sc0 ls0 ws0">Bus clock/</div><div class="t m4 xbf h49 y886 ff2 fs21 fc0 sc0 ls0">EXTAL0</div><div class="t m4 xa7 h49 y887 ff2 fs21 fc0 sc0 ls0">XTAL0</div><div class="t m3 x8e h4b y888 ff1 fs1d fc0 sc0 ls0 ws0">System oscillator</div><div class="t m3 xc5 h47 y889 ff1 fs1f fc0 sc0 ls0">SIM</div><div class="t m4 x5f h4a y88a ff2 fs20 fc0 sc0 ls0">FRDIV</div><div class="t m4 xe7 h46 y88b ff2 fs1e fc0 sc0 ls0">MCGIRCLK</div><div class="t m4 xf7 h46 y88c ff2 fs1e fc0 sc0 ls0">ERCLK32K</div><div class="t m4 xf0 h46 y88d ff2 fs1e fc0 sc0 ls0">OSC32KCLK</div><div class="t m4 x7e h4a y88e ff2 fs20 fc0 sc0 ls0 ws207">XTAL_CLK <span class="fs1e vf">OSCERCLK</span></div><div class="t m3 x37 h45 y88f ff2 fs22 fc0 sc0 ls0 ws208">OSC<span class="fs1d ws0"> </span></div><div class="t m3 x37 h4c y890 ff2 fs22 fc0 sc0 ls0">logic</div><div class="t m5 x68 h49 y891 ff2 fs21 fc0 sc0 ls0 ws0">Clock options for some<span class="_ _124"></span> </div><div class="t m5 x99 h49 y892 ff2 fs21 fc0 sc0 ls0 ws0">peripherals (see note)</div><div class="t m4 x7 h49 y893 ff2 fs21 fc0 sc0 ls0 ws0">Clock options for </div><div class="t m4 x7 h49 y894 ff2 fs21 fc0 sc0 ls0 ws0">some peripherals </div><div class="t m4 x7 h49 y895 ff2 fs21 fc0 sc0 ls0 ws0">(see note)</div><div class="t m4 x6c h46 y896 ff2 fs1e fc0 sc0 ls0">MCGFLLCLK</div><div class="t m4 xee h46 y897 ff2 fs1e fc0 sc0 ls0">MCGPLLCLK/</div><div class="t m0 x8c h4d y898 ff1 fs23 fc0 sc0 ls0 ws0">Note: <span class="ff2">See subsequent sections for details on where these clocks are used.</span></div><div class="t m3 xa5 h4c y899 ff2 fs22 fc0 sc0 ls0 ws0">PMC logic</div><div class="t m3 xc5 h4b y89a ff1 fs1d fc0 sc0 ls0">PMC</div><div class="t m4 xdf h46 y89b ff2 fs1e fc0 sc0 ls0">LPO</div><div class="t m4 x8 h46 y89c ff2 fs1e fc0 sc0 ls0">OSCCLK</div><div class="t m3 x3 h4e y89d ff2 fs24 fc0 sc0 ls0">CG</div><div class="t m3 x1f h4e y89e ff2 fs24 fc0 sc0 ls0">CG</div><div class="t m3 xa4 h4e y89f ff2 fs24 fc0 sc0 ls0">CG</div><div class="t m3 xa4 h4e y8a0 ff2 fs24 fc0 sc0 ls0">CG</div><div class="t m0 x8c h4f y8a1 ff2 fs23 fc0 sc0 ls0 ws0">CG — Clock gate</div><div class="t m4 xf8 h46 y8a2 ff2 fs1e fc0 sc0 ls0">÷2</div><div class="t m4 x6d h49 y8a3 ff2 fs21 fc0 sc0 ls0">RTC_CLKOUT</div><div class="t m3 xd1 h4b y8a4 ff1 fs1d fc0 sc0 ls0">RTC</div><div class="t m3 xf0 h4c y8a5 ff2 fs22 fc0 sc0 ls0 ws0">Counter logic</div><div class="t m4 x24 h46 y8a6 ff2 fs1e fc0 sc0 ls0">1Hz</div><div class="t m4 xf9 h49 y8a7 ff2 fs21 fc0 sc0 ls0">RTC_CLKIN</div><div class="t m4 x8d h4a y8a8 ff2 fs20 fc0 sc0 ls0">FCRDIV</div></div><div class="t m0 x1d h9 y8a9 ff1 fs2 fc0 sc0 ls0 ws0">Figure 5-1. Clocking diagram</div><div class="t m0 x9 hd y8aa ff1 fs7 fc0 sc0 ls0 ws0">5.4<span class="_ _b"> </span>Clock definitions</div><div class="t m0 x9 hf y8ab ff3 fs5 fc0 sc0 ls0 ws0">The following table describes the clocks in the previous block diagram.</div><div class="t m0 x9a h6 y8ac ff1 fs3 fc0 sc0 ls0 ws0">Clock name<span class="_ _125"> </span>Description</div><div class="t m0 x89 h7 y8ad ff2 fs4 fc0 sc0 ls0 ws0">Core clock<span class="_ _116"> </span>MCGOUTCLK divided by OUTDIV1, clocks the ARM Cortex-</div><div class="t m0 xf8 h7 y8ae ff2 fs4 fc0 sc0 ls0 ws0">M0+ core</div><div class="t m0 x89 h7 y8af ff2 fs4 fc0 sc0 ls0 ws0">Platform clock<span class="_ _126"> </span>MCGOUTCLK divided by OUTDIV1, clocks the crossbar</div><div class="t m0 xf8 h7 y8b0 ff2 fs4 fc0 sc0 ls0 ws0">switch and NVIC</div><div class="t m0 x89 h7 y8b1 ff2 fs4 fc0 sc0 ls0 ws0">System clock<span class="_ _127"> </span>MCGOUTCLK divided by OUTDIV1, clocks the bus masters</div><div class="t m0 xf8 h7 y8b2 ff2 fs4 fc0 sc0 ls0">directly</div><div class="t m0 x89 h7 y8b3 ff2 fs4 fc0 sc0 ls0 ws0">Bus clock<span class="_ _ee"> </span>System clock divided by OUTDIV4, clocks the bus slaves and</div><div class="t m0 xf8 h7 y8b4 ff2 fs4 fc0 sc0 ls0">peripherals.</div><div class="t m0 x1b h7 y8b5 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Clock definitions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">116<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
