library verilog;
use verilog.vl_types.all;
entity ext is
    port(
        op_I            : in     vl_logic_vector(31 downto 26);
        imm16_I         : in     vl_logic_vector(15 downto 0);
        Signext_O       : out    vl_logic_vector(31 downto 0)
    );
end ext;
