// Seed: 3644331222
`define pp_11 0
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    output reg id_6,
    output id_7,
    output id_8,
    input id_9
    , id_11,
    input id_10
);
  function id_12(input id_13);
    if (id_10) begin
      id_1 = 1;
    end else begin
      id_5 <= id_12 - 1;
      id_6 <= id_11;
    end
  endfunction
  logic id_14;
  logic id_15;
  logic id_16;
  logic id_17;
  assign id_4 = id_15;
  logic id_18;
  assign id_7 = id_10;
  logic id_19;
endmodule
