// Seed: 555961991
module module_0 (
    input  tri1  id_0,
    input  wand  id_1,
    output uwire id_2
);
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output logic id_2,
    input logic id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input supply1 id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wor id_11,
    input tri0 id_12
);
  initial begin : LABEL_0
    id_2 <= 1;
  end
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8
  );
  wire id_14;
endmodule
