
---------- Begin Simulation Statistics ----------
final_tick                               950362421500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60725                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701680                       # Number of bytes of host memory used
host_op_rate                                    60924                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18212.07                       # Real time elapsed on the host
host_tick_rate                               52183097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105919662                       # Number of instructions simulated
sim_ops                                    1109545035                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.950362                       # Number of seconds simulated
sim_ticks                                950362421500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.011632                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              141510217                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           160785812                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14567556                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        220554882                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18918453                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19046797                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          128344                       # Number of indirect misses.
system.cpu0.branchPred.lookups              281208045                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1859382                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811474                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9389459                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260704386                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29048920                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441396                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57410229                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050830243                       # Number of instructions committed
system.cpu0.commit.committedOps            1052644238                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1756223076                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.599380                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.368764                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1252728571     71.33%     71.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    297658170     16.95%     88.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71755252      4.09%     92.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67838868      3.86%     96.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21962057      1.25%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7426066      0.42%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4047162      0.23%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3758010      0.21%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29048920      1.65%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1756223076                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858550                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016015819                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326230470                       # Number of loads committed
system.cpu0.commit.membars                    3625350                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625356      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583970117     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328041936     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127164137     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052644238                       # Class of committed instruction
system.cpu0.commit.refs                     455206101                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050830243                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052644238                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.804049                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.804049                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            359172917                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5185972                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           139890317                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1131408142                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               629403856                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                767141536                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9397891                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14673133                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5457369                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  281208045                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                189737570                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1138504460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5102702                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1156574578                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29152006                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148336                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         617492857                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         160428670                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.610089                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1770573569                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.654246                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.920356                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               964181048     54.46%     54.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               593327725     33.51%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109564001      6.19%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79438258      4.49%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18812383      1.06%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2982894      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  341044      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     637      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1925579      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1770573569                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      125175254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9545075                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267913239                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.580552                       # Inst execution rate
system.cpu0.iew.exec_refs                   484190523                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 134203064                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              287115325                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            349915063                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816569                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4526037                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           135583991                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1110036020                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349987459                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6620269                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1100580038                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1680601                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4780658                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9397891                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8444763                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       130464                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17725714                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        87418                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8805                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4349223                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23684593                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6608360                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8805                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1194082                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8350993                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                500485997                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1090610653                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835816                       # average fanout of values written-back
system.cpu0.iew.wb_producers                418314309                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.575293                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1090743505                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1345856081                       # number of integer regfile reads
system.cpu0.int_regfile_writes              696506942                       # number of integer regfile writes
system.cpu0.ipc                              0.554309                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.554309                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626843      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            606399616     54.77%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140610      0.74%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811529      0.16%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354361829     32.01%     88.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          132859827     12.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1107200307                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2395099                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002163                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 431571     18.02%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1692163     70.65%     88.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               271342     11.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1105968506                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3987505697                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1090610602                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1167435535                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1104593072                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1107200307                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442948                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57391779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           136525                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1552                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19666325                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1770573569                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.625334                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.859344                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1002279629     56.61%     56.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          515318535     29.10%     85.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          182214923     10.29%     96.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59501732      3.36%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9049339      0.51%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1048739      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             799354      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             180989      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             180329      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1770573569                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.584044                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17779827                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4280496                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           349915063                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          135583991                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1505                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1895748823                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4976754                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              309438559                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670665946                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12484601                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               639891324                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15145725                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                41127                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1377606046                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1125388354                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          721897580                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                761063228                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22883628                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9397891                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50652053                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                51231630                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1377606002                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        130514                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4659                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25363523                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4644                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2837209526                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2234474962                       # The number of ROB writes
system.cpu0.timesIdled                       19340673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1472                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.739369                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9716680                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10256222                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1986915                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18863448                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            331725                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         505509                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          173784                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20593936                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4798                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1161210                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204878                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1183405                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434274                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21612071                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55089419                       # Number of instructions committed
system.cpu1.commit.committedOps              56900797                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    336639182                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169026                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.804957                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    312756508     92.91%     92.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11943519      3.55%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3995394      1.19%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3701117      1.10%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       917507      0.27%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       304211      0.09%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1657831      0.49%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       179690      0.05%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1183405      0.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    336639182                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502860                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52986407                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127880                       # Number of loads committed
system.cpu1.commit.membars                    3622525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622525      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32019805     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17939079     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319247      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56900797                       # Class of committed instruction
system.cpu1.commit.refs                      21258338                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55089419                       # Number of Instructions Simulated
system.cpu1.committedOps                     56900797                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.187538                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.187538                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            290669436                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               831753                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8570654                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              85886263                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14036985                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30333034                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1161744                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1205339                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3962434                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20593936                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14706066                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    321852293                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               129072                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      99472150                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3974898                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060416                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16323890                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10048405                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.291820                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         340163633                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303475                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.789023                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               279890271     82.28%     82.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34520026     10.15%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15026456      4.42%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6657551      1.96%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2536678      0.75%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  664680      0.20%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  864232      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3725      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           340163633                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         704238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1213848                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14732882                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187945                       # Inst execution rate
system.cpu1.iew.exec_refs                    22502828                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5220567                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              246024627                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22323593                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712167                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2296869                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7112039                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78504500                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17282261                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           785372                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64064553                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1783266                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1916427                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1161744                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5431960                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        34112                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          309968                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9988                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          566                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2411                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6195713                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1981581                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           566                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       203116                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1010732                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37091343                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63598545                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.836565                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31029327                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186578                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63613388                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80023039                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42127706                       # number of integer regfile writes
system.cpu1.ipc                              0.161615                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161615                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622630      5.59%      5.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38613108     59.54%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19189744     29.59%     94.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3424299      5.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64849925                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1975429                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030462                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 314584     15.92%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1456548     73.73%     89.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               204293     10.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63202708                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         471980583                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63598533                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100108650                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70369075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64849925                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135425                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21603702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           141699                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701151                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14825038                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    340163633                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190643                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.632676                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          299060708     87.92%     87.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28267014      8.31%     96.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6694563      1.97%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2898370      0.85%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2378231      0.70%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             366615      0.11%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             390496      0.11%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              51388      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              56248      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      340163633                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190249                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16181289                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2010014                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22323593                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7112039                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       340867871                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1559837979                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              264128888                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38003685                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10996832                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16611244                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2211741                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                30714                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102434706                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83116944                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56097192                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29905598                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13852300                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1161744                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28332866                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18093507                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102434694                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23293                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               658                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21515604                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           658                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   413968372                       # The number of ROB reads
system.cpu1.rob.rob_writes                  160554981                       # The number of ROB writes
system.cpu1.timesIdled                          23737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5276428                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               713422                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6339123                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              28647                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1635397                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7673364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15293236                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       339952                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        71656                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44400122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3740932                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88781930                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3812588                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5145372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2743732                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4875981                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              321                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2527334                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2527330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5145372                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           236                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22965938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22965938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    666651776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               666651776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              537                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7673523                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7673523    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7673523                       # Request fanout histogram
system.membus.respLayer1.occupancy        39958571777                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27963218185                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   950362421500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   950362421500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       497675900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   576919442.809544                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1383719500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   947874042000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2488379500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    164144191                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       164144191                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    164144191                       # number of overall hits
system.cpu0.icache.overall_hits::total      164144191                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25593379                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25593379                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25593379                       # number of overall misses
system.cpu0.icache.overall_misses::total     25593379                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 326727873998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 326727873998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 326727873998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 326727873998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    189737570                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    189737570                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    189737570                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    189737570                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134888                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134888                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134888                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134888                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12766.109313                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12766.109313                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12766.109313                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12766.109313                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3202                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.098592                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22896421                       # number of writebacks
system.cpu0.icache.writebacks::total         22896421                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2696925                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2696925                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2696925                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2696925                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22896454                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22896454                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22896454                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22896454                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 281056654498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 281056654498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 281056654498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 281056654498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.120674                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.120674                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.120674                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.120674                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12275.117121                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12275.117121                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12275.117121                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12275.117121                       # average overall mshr miss latency
system.cpu0.icache.replacements              22896421                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    164144191                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      164144191                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25593379                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25593379                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 326727873998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 326727873998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    189737570                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    189737570                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134888                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134888                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12766.109313                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12766.109313                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2696925                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2696925                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22896454                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22896454                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 281056654498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 281056654498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.120674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.120674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12275.117121                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12275.117121                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999944                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          187039170                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22896421                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.168926                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999944                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        402371593                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       402371593                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    426752916                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       426752916                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    426752916                       # number of overall hits
system.cpu0.dcache.overall_hits::total      426752916                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     27776493                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27776493                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     27776493                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27776493                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 999200901281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 999200901281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 999200901281                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 999200901281                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    454529409                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    454529409                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    454529409                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    454529409                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061110                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061110                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061110                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061110                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35972.896265                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35972.896265                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35972.896265                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35972.896265                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7467063                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       508340                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           144783                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6079                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.574170                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.622306                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19742277                       # number of writebacks
system.cpu0.dcache.writebacks::total         19742277                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8785037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8785037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8785037                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8785037                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18991456                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18991456                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18991456                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18991456                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 414442698962                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 414442698962                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 414442698962                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 414442698962                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041783                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041783                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041783                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041783                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21822.586902                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21822.586902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21822.586902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21822.586902                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19742277                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    305892901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      305892901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21475446                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21475446                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 616819965500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 616819965500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327368347                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327368347                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065600                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065600                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28722.102698                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28722.102698                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4842782                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4842782                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16632664                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16632664                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 308691319000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 308691319000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050807                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050807                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18559.343170                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18559.343170                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    120860015                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120860015                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6301047                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6301047                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 382380935781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 382380935781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127161062                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127161062                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60685.301313                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60685.301313                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3942255                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3942255                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2358792                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2358792                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 105751379962                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 105751379962                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018550                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018550                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44832.855106                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44832.855106                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1800                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1800                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1352                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1352                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8797500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8797500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.428934                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.428934                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6507.026627                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6507.026627                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1338                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1338                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       792500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       792500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004442                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004442                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56607.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56607.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       701500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       701500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3094                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3094                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047188                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047188                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4804.794521                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4804.794521                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       555500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       555500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047188                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047188                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3804.794521                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3804.794521                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050975                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050975                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760499                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760499                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66222735500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66222735500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419823                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419823                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87078.004705                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87078.004705                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760499                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760499                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65462236500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65462236500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419823                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419823                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86078.004705                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86078.004705                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986078                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          447560738                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19751731                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.659317                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999565                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999565                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932446021                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932446021                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22834527                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17516975                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26925                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              175981                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40554408                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22834527                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17516975                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26925                       # number of overall hits
system.l2.overall_hits::.cpu1.data             175981                       # number of overall hits
system.l2.overall_hits::total                40554408                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61926                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2224703                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3822                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1534418                       # number of demand (read+write) misses
system.l2.demand_misses::total                3824869                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61926                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2224703                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3822                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1534418                       # number of overall misses
system.l2.overall_misses::total               3824869                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5281253482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 229731196735                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    380301985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 158957744454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     394350496656                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5281253482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 229731196735                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    380301985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 158957744454                       # number of overall miss cycles
system.l2.overall_miss_latency::total    394350496656                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22896453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19741678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1710399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44379277                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22896453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19741678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1710399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44379277                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002705                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.112691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.124305                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.897111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086186                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002705                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.112691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.124305                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.897111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086186                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85283.297516                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103263.760032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99503.397436                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103594.812140                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103101.700125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85283.297516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103263.760032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99503.397436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103594.812140                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103101.700125                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             200659                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7416                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.057578                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3728150                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2743732                       # number of writebacks
system.l2.writebacks::total                   2743732                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          60411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               65908                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         60411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5332                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              65908                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2164292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1529086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3758961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2164292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1529086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3958849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7717810                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4658732483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 204012234882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    336847485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 143356553964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 352364368814                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4658732483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 204012234882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    336847485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 143356553964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 374208356066                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 726572724880                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.109631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.120987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.893994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.109631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.120987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.893994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173906                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75307.251233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94262.805057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90550.399194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93753.100848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93739.830984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75307.251233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94262.805057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90550.399194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93753.100848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94524.533789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94142.344121                       # average overall mshr miss latency
system.l2.replacements                       11380672                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4609134                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4609134                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4609134                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4609134                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39609301                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39609301                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39609301                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39609301                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3958849                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3958849                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 374208356066                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 374208356066                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94524.533789                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94524.533789                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 35                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       109500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       199000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.952381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.853659                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         4475                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         7300                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5685.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       398000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       279000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       677000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.952381                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.829268                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19911.764706                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       219500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19954.545455                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1659229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           105239                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1764468                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1450256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1110169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2560425                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 147508808672                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113182013434                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  260690822106                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3109485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4324893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.466397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.913413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.592020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101712.255403                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101950.255712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101815.449430                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        30930                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2583                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33513                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1419326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1107586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2526912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 130987623246                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101919776941                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 232907400187                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.456451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.911287                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.584272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92288.609696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92019.741077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92170.760275                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22834527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26925                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22861452                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65748                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5281253482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    380301985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5661555467                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22896453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22927200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.124305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85283.297516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99503.397436                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86109.926796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          102                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           165                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61863                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        65583                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4658732483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    336847485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4995579968                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.120987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75307.251233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90550.399194                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76171.873321                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15857746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        70742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15928488                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       774447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       424249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1198696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82222388063                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45775731020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 127998119083                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16632193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       494991                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17127184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.857084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.069988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106169.160786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107898.264981                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106781.134736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29481                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2749                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        32230                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       744966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       421500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1166466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73024611636                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41436777023                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 114461388659                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.851531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068106                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98024.086517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98307.893293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98126.639490                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                59                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          290                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             300                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4404991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       227998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4632989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          345                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           359                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.840580                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.835655                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15189.624138                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22799.800000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15443.296667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           64                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          230                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          236                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4547493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       133999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4681492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.657382                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19771.708696                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22333.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19836.830508                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999894                       # Cycle average of tags in use
system.l2.tags.total_refs                    92445401                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11380795                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.122930                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.791521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.703206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.819705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.113739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.550847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.543618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.227357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 720165851                       # Number of tag accesses
system.l2.tags.data_accesses                720165851                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3959168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     138550080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        238080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97863936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    250441664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          491052928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3959168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       238080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4197248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    175598848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       175598848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2164845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1529124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3913151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7672702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2743732                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2743732                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4165956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145786572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           250515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        102975385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    263522271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             516700700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4165956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       250515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4416471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184770403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184770403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184770403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4165956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145786572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          250515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       102975385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    263522271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            701471103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2724679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2130614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1508507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3909485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009629216250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14430453                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2563014                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7672702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2743732                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7672702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2743732                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  58514                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19053                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            355481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            355405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            414020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1524014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            402933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            456150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            456602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            437084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            443885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            430217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           467574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           364344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           408819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           379128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           344231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           374301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            132999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            122950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            173698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            207697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            208975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            220671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            210232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           194680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           150295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           181561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           147825                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 303884995734                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38070940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            446651020734                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39910.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58660.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5446763                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1596435                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7672702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2743732                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2189629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1330329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  549256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  441050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  377347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  322875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  298721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  282757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  264264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  248603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 261676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 394810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 235531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 152500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 116854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  79925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  46651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  19322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 149126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 170969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 171257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 172199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 172356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 173172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 178439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 171743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 168544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 166045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 166478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3295633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.775890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.659753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.489782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2018743     61.26%     61.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       634139     19.24%     80.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       149552      4.54%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        78089      2.37%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        56306      1.71%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47046      1.43%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        45206      1.37%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47398      1.44%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       219154      6.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3295633                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.557020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.730780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    431.820656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167129    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.281165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146051     87.39%     87.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2213      1.32%     88.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12099      7.24%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4341      2.60%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1593      0.95%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              520      0.31%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              198      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               67      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              487308032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3744896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174377408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               491052928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            175598848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       512.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    516.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  950362396500                       # Total gap between requests
system.mem_ctrls.avgGap                      91236.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3959168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    136359296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       238080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96544448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    250207040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174377408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4165955.966305008158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 143481363.441094338894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 250514.955783108046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101586979.678362622857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 263275392.986484974623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183485167.400424182415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2164845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1529124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3913151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2743732                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2099486472                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 114403596793                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    180657270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80064296149                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 249902984050                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22698547197092                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33938.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52846.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48563.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52359.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63862.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8272873.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11734675680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6237116655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22937242860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7259902920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75020499840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     191540086230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     203642255520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       518371779705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.446419                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 527047227894                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31734560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 391580633606                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11796172500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6269810580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31428059460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6962754420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75020499840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     315705559140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      99081857280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       546264713220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.796205                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 253735762026                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31734560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 664892099474                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9280743714.285715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42029363148.021996                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        86500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 309311396000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   170779949500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 779582472000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14671558                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14671558                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14671558                       # number of overall hits
system.cpu1.icache.overall_hits::total       14671558                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        34508                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34508                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        34508                       # number of overall misses
system.cpu1.icache.overall_misses::total        34508                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    855820500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    855820500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    855820500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    855820500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14706066                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14706066                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14706066                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14706066                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002347                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002347                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002347                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002347                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24800.640431                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24800.640431                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24800.640431                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24800.640431                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30715                       # number of writebacks
system.cpu1.icache.writebacks::total            30715                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3761                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3761                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3761                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3761                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30747                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30747                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    743932500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    743932500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    743932500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    743932500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002091                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002091                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002091                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002091                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24195.287345                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24195.287345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24195.287345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24195.287345                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30715                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14671558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14671558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        34508                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34508                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    855820500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    855820500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14706066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14706066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002347                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002347                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24800.640431                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24800.640431                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3761                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3761                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    743932500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    743932500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002091                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002091                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24195.287345                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24195.287345                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988300                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14608765                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30715                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           475.623148                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346129500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988300                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999634                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999634                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29442879                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29442879                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15794818                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15794818                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15794818                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15794818                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4348461                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4348461                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4348461                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4348461                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 450083916564                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 450083916564                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 450083916564                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 450083916564                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20143279                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20143279                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20143279                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20143279                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215877                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215877                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215877                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215877                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103504.186093                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103504.186093                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103504.186093                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103504.186093                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1913783                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       305190                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            33471                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3445                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.177348                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.589260                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1710186                       # number of writebacks
system.cpu1.dcache.writebacks::total          1710186                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3336998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3336998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3336998                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3336998                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011463                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011463                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011463                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011463                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 102852928545                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102852928545                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 102852928545                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102852928545                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050213                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050213                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050213                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050213                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101687.287172                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101687.287172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101687.287172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101687.287172                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1710186                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14245228                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14245228                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2579237                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2579237                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 218496063000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 218496063000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16824465                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16824465                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84713.449365                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84713.449365                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2084023                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2084023                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495214                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495214                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47581853000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47581853000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029434                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029434                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96083.416462                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96083.416462                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1549590                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1549590                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1769224                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1769224                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 231587853564                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 231587853564                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318814                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318814                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.533089                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.533089                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 130897.983276                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 130897.983276                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1252975                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1252975                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516249                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516249                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55271075545                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55271075545                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155552                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155552                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107062.823453                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107062.823453                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6846500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6846500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.369658                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.369658                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39575.144509                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39575.144509                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098291                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098291                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63304.347826                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63304.347826                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       659000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       659000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.259594                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.259594                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5730.434783                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5730.434783                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       545000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       545000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.259594                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.259594                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4739.130435                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4739.130435                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102681                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102681                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708518                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708518                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62067680500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62067680500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87602.122317                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87602.122317                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708518                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708518                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61359162500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61359162500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86602.122317                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86602.122317                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.953339                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18614230                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1719882                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.822969                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346141000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.953339                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.904792                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904792                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45630687                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45630687                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 950362421500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40055113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7352866                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39770452                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8636940                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7314263                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             325                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            585                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4343399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4343399                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22927201                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17127913                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          359                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          359                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68689327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59236435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        92209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5140761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             133158732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2930743872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2526972800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3933568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218916992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5680567232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18714706                       # Total snoops (count)
system.tol2bus.snoopTraffic                 176830080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         63096115                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254963                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58924283     93.39%     93.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4100146      6.50%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  71657      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     29      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           63096115                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88771942207                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29630923058                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34381839529                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2580493933                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46247744                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1024928705000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 496216                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707256                       # Number of bytes of host memory used
host_op_rate                                   497843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2466.27                       # Real time elapsed on the host
host_tick_rate                               30234417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223803731                       # Number of instructions simulated
sim_ops                                    1227816449                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074566                       # Number of seconds simulated
sim_ticks                                 74566283500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.710772                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13096103                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14125762                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2371762                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23684665                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32496                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          47656                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15160                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25755469                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9319                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5018                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1720956                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12708305                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3331799                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         513400                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37093320                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60618121                       # Number of instructions committed
system.cpu0.commit.committedOps              60870508                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    129248436                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.470957                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.505656                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    107603455     83.25%     83.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11927704      9.23%     92.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2431482      1.88%     94.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1842637      1.43%     95.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       596589      0.46%     96.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       315311      0.24%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       461587      0.36%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       737872      0.57%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3331799      2.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    129248436                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65641                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59608384                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14275977                       # Number of loads committed
system.cpu0.commit.membars                     379611                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       380250      0.62%      0.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43883416     72.09%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6291      0.01%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14280451     23.46%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2315255      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60870508                       # Class of committed instruction
system.cpu0.commit.refs                      16596544                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60618121                       # Number of Instructions Simulated
system.cpu0.committedOps                     60870508                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.416042                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.416042                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             65982980                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               654562                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11624601                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             106180510                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12467833                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53623688                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1722662                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1954744                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1953363                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25755469                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8150470                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    121948680                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               105635                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          769                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     119894582                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                4746936                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.175858                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11427378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13128599                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.818639                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         135750526                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.891994                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.057511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                61364661     45.20%     45.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42234144     31.11%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21811336     16.07%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8391151      6.18%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  710079      0.52%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  642163      0.47%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  365885      0.27%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   36925      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  194182      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           135750526                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2641                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1926                       # number of floating regfile writes
system.cpu0.idleCycles                       10705390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1899073                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17764443                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.589035                       # Inst execution rate
system.cpu0.iew.exec_refs                    24245130                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2395028                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               28240264                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23186182                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            232935                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           998493                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2596176                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97921999                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21850102                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1956496                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86267615                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                270759                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5083438                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1722662                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5609456                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       228467                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           56695                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8910205                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       275609                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           300                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       516788                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1382285                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 64659737                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83306685                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.802551                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51892717                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.568817                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83528658                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111270670                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63166457                       # number of integer regfile writes
system.cpu0.ipc                              0.413900                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.413900                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381691      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62929220     71.33%     71.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6618      0.01%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1808      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1294      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               298      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22507879     25.51%     97.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2393785      2.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            569      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           294      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88224111                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3128                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6238                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3087                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3159                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     866590                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.009823                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 601779     69.44%     69.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    26      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     34      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     69.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                246324     28.42%     97.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18409      2.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88705882                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         313245247                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83303598                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        134970627                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97184568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88224111                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             737431                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37051493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           186147                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        224031                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16807740                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    135750526                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.649899                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.189313                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           89834616     66.18%     66.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24386868     17.96%     84.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10830169      7.98%     92.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5005415      3.69%     95.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3488309      2.57%     98.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             766205      0.56%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             780919      0.58%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             573315      0.42%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              84710      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      135750526                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.602394                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           516568                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           41861                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23186182                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2596176                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4768                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       146455916                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2676666                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               40716033                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45628272                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                944144                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15051244                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7974031                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               373533                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            132448762                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102514455                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77921754                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52301967                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                740875                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1722662                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10688909                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32293486                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2677                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       132446085                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      15269711                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            230507                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6123588                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        230501                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   223863578                       # The number of ROB reads
system.cpu0.rob.rob_writes                  202451215                       # The number of ROB writes
system.cpu0.timesIdled                         105127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1441                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.349498                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12705817                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13051754                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2319945                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22247924                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13334                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18199                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4865                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24226401                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1350                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4324                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1701477                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11977137                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3052545                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         276378                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37865245                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57265948                       # Number of instructions committed
system.cpu1.commit.committedOps              57400906                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115597274                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.496559                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.533393                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     94935366     82.13%     82.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11524242      9.97%     92.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2245423      1.94%     94.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1722110      1.49%     95.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       643881      0.56%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       312610      0.27%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       467125      0.40%     96.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       693972      0.60%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3052545      2.64%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115597274                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22220                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56337649                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13455161                       # Number of loads committed
system.cpu1.commit.membars                     203470                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203470      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41815441     72.85%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13459485     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1921927      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57400906                       # Class of committed instruction
system.cpu1.commit.refs                      15381412                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57265948                       # Number of Instructions Simulated
system.cpu1.committedOps                     57400906                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.172210                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.172210                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             55080854                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               621790                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11485054                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103574178                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10355765                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53155940                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1702278                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1941914                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1884584                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24226401                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7537361                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110883338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                79822                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     115399200                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4641492                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.194756                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8975322                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12719151                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.927693                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         122179421                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.946698                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.008596                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                49469284     40.49%     40.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41806906     34.22%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21331481     17.46%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8145053      6.67%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  661244      0.54%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  632080      0.52%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   45194      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19999      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   68180      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           122179421                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2214267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1892128                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17191033                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.669359                       # Inst execution rate
system.cpu1.iew.exec_refs                    22980311                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2016320                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               28832783                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22383858                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             89047                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1045537                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2233417                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           95233553                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20963991                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2027083                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83264049                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                279104                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3163744                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1702278                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3702200                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       194780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           25418                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8928697                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       307166                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            92                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       532798                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1359330                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62494380                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80382792                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.802094                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50126382                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.646197                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80642851                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107364958                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61328937                       # number of integer regfile writes
system.cpu1.ipc                              0.460361                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.460361                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           204202      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61440565     72.04%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 286      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21631087     25.36%     97.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2014674      2.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85291132                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     801714                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009400                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 594575     74.16%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     74.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                205864     25.68%     99.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1275      0.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85888644                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         293749781                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80382792                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        133066290                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94915057                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85291132                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             318496                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37832647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           186382                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         42118                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17367132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    122179421                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.698081                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.217058                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           78030942     63.87%     63.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22927381     18.77%     82.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10877827      8.90%     91.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4882533      4.00%     95.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3409421      2.79%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             693972      0.57%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             725710      0.59%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             554386      0.45%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              77249      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      122179421                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.685655                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           348855                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           26299                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22383858                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2233417                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    732                       # number of misc regfile reads
system.cpu1.numCycles                       124393688                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    24648496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               39347257                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43378988                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                931315                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12923342                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7168852                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               380566                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129409955                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             100039597                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           76475288                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 51771844                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                168169                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1702278                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9245013                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                33096300                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       129409955                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7189687                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             83030                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5631297                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         83069                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   207807162                       # The number of ROB reads
system.cpu1.rob.rob_writes                  197134748                       # The number of ROB writes
system.cpu1.timesIdled                          20439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1589654                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               473941                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2514154                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              10877                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                596075                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3178757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6193392                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       504950                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       116544                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3204085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1972119                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6409229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2088663                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3019587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       346524                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2668485                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            42934                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8988                       # Transaction distribution
system.membus.trans_dist::ReadExReq            106395                       # Transaction distribution
system.membus.trans_dist::ReadExResp           106259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3019587                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           477                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9319238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9319238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    222231808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               222231808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            47904                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3178381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3178381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3178381                       # Request fanout histogram
system.membus.respLayer1.occupancy        16274755631                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8192776148                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    74566283500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    74566283500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                282                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          141                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9492223.404255                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15158452.588575                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          141    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     49393000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            141                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    73227880000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1338403500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8045157                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8045157                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8045157                       # number of overall hits
system.cpu0.icache.overall_hits::total        8045157                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       105311                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        105311                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       105311                       # number of overall misses
system.cpu0.icache.overall_misses::total       105311                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7981668489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7981668489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7981668489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7981668489                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8150468                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8150468                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8150468                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8150468                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012921                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012921                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012921                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012921                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75791.403453                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75791.403453                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75791.403453                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75791.403453                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20619                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           25                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              335                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.549254                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    12.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        98246                       # number of writebacks
system.cpu0.icache.writebacks::total            98246                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7062                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7062                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7062                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7062                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        98249                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        98249                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        98249                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        98249                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7453306489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7453306489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7453306489                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7453306489                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012054                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012054                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012054                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012054                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75861.397968                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75861.397968                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75861.397968                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75861.397968                       # average overall mshr miss latency
system.cpu0.icache.replacements                 98246                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8045157                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8045157                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       105311                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       105311                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7981668489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7981668489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8150468                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8150468                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012921                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012921                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75791.403453                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75791.403453                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7062                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7062                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        98249                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        98249                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7453306489                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7453306489                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012054                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012054                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75861.397968                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75861.397968                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998905                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8144880                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            98281                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            82.873394                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998905                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999966                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16399185                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16399185                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15875711                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15875711                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15875711                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15875711                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6984350                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6984350                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6984350                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6984350                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 437650735313                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 437650735313                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 437650735313                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 437650735313                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22860061                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22860061                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22860061                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22860061                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.305526                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.305526                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.305526                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.305526                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62661.627111                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62661.627111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62661.627111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62661.627111                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9378007                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        50989                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           252723                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            677                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.107849                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.316100                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1584537                       # number of writebacks
system.cpu0.dcache.writebacks::total          1584537                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5340488                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5340488                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5340488                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5340488                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1643862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1643862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1643862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1643862                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 106185296681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 106185296681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 106185296681                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 106185296681                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071910                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071910                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071910                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071910                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64595.018731                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64595.018731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64595.018731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64595.018731                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1584488                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14291975                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14291975                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6379227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6379227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 397894541000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 397894541000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20671202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20671202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.308605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.308605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62373.472679                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62373.472679                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4857555                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4857555                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1521672                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1521672                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  99059418500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  99059418500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65099.061099                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65099.061099                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1583736                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1583736                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       605123                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       605123                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  39756194313                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  39756194313                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2188859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2188859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.276456                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.276456                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65699.360813                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65699.360813                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       482933                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       482933                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       122190                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       122190                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7125878181                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7125878181                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055824                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055824                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58318.014412                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58318.014412                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       126058                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       126058                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1258                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1258                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     38578500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     38578500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.009881                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.009881                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30666.534181                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30666.534181                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          905                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          905                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          353                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          353                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002773                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002773                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10243.626062                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10243.626062                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4957                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4957                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     31683000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     31683000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126609                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126609                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.039152                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039152                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6391.567480                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6391.567480                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4889                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4889                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     26830000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     26830000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038615                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038615                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5487.829822                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5487.829822                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       800500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       800500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       764500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       764500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2072                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2072                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2946                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2946                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    110038500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    110038500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5018                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5018                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.587086                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.587086                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37351.832994                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37351.832994                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2946                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2946                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    107092500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    107092500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.587086                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.587086                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36351.832994                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36351.832994                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.847588                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17782500                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1623535                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.952951                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.847588                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995237                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995237                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47861511                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47861511                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              504513                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              476051                       # number of demand (read+write) hits
system.l2.demand_hits::total                   993668                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10455                       # number of overall hits
system.l2.overall_hits::.cpu0.data             504513                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2649                       # number of overall hits
system.l2.overall_hits::.cpu1.data             476051                       # number of overall hits
system.l2.overall_hits::total                  993668                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87789                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1077314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            957326                       # number of demand (read+write) misses
system.l2.demand_misses::total                2139236                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87789                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1077314                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16807                       # number of overall misses
system.l2.overall_misses::.cpu1.data           957326                       # number of overall misses
system.l2.overall_misses::total               2139236                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7180563982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  96566254740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1465361476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84976490789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     190188670987                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7180563982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  96566254740                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1465361476                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84976490789                       # number of overall miss cycles
system.l2.overall_miss_latency::total    190188670987                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           98244                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1581827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1433377                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3132904                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          98244                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1581827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1433377                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3132904                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.893581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.681057                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.863847                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.667882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.682828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.893581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.681057                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.863847                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.667882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.682828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81793.436330                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89636.127202                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87187.569227                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88764.423811                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88904.950640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81793.436330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89636.127202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87187.569227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88764.423811                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88904.950640                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              59714                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2310                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.850216                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    945042                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              346524                       # number of writebacks
system.l2.writebacks::total                    346524                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          27574                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          17586                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               45618                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         27574                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         17586                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              45618                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        87634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1049740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       939740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2093618                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        87634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1049740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       939740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1059626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3153244                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6295330488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84412222292                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1285382476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  74585603821                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 166578539077                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6295330488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84412222292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1285382476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  74585603821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  90891447402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 257469986479                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.892004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.663625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.848273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.655613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.668268                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.892004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.663625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.848273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.655613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.006492                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71836.621494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80412.504327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77883.087494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79368.339989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79564.915413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71836.621494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80412.504327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77883.087494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79368.339989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85776.913177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81652.414618                       # average overall mshr miss latency
system.l2.replacements                        5066141                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       467440                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           467440                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       467440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       467440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2239833                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2239833                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2239835                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2239835                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1059626                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1059626                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  90891447402                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  90891447402                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85776.913177                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85776.913177                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3378                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3453                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6831                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1704                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1873                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3577                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1753000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1993500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3746500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5082                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5326                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10408                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.335301                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.351671                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.343678                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1028.755869                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1064.335291                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1047.386078                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1698                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1866                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3564                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     34288989                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     37593991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     71882980                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.334120                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.350357                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.342429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20193.750883                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20146.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20169.186308                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           138                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           131                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                269                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          375                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          190                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              565                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1314000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       427000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1741000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          513                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          321                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            834                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.730994                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.591900                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.677458                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         3504                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2247.368421                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3081.415929                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          372                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          189                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          561                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7484000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3729000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11213000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.725146                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.588785                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.672662                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20118.279570                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19730.158730                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19987.522282                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            20585                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            13246                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33831                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          69110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          45146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              114256                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6489427427                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4381940959                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10871368386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.770500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.773154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.771546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93899.977239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97061.554933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95149.212173                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6676                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1447                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             8123                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        62434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        43699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         106133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5403993943                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3850261966                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9254255909                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.696070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.748373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.716694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86555.305491                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88108.697361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87194.896111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87789                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           104596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7180563982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1465361476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8645925458                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        98244                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         117700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.893581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.863847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.888666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81793.436330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87187.569227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82660.192149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          155                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          303                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           458                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        87634                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       104138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6295330488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1285382476                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7580712964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.892004                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.848273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.884775                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71836.621494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77883.087494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72794.877605                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       483928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       462805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            946733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1008204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       912180                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1920384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  90076827313                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80594549830                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 170671377143                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1492132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1374985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2867117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.675680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.663411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.669796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89343.850365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88353.778673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88873.567548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        20898                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16139                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37037                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       987306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       896041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1883347                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  79008228349                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  70735341855                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 149743570204                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.661675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.651673                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.656878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80024.053686                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78942.081730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79509.283315                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          497                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               507                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          754                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           64                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             818                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     23085999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1216998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     24302997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1251                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           74                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1325                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.602718                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.864865                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.617358                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30618.035809                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19015.593750                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29710.265281                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          333                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          348                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          421                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          470                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8280993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       958999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9239992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.336531                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.662162                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.354717                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19669.817102                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19571.408163                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19659.557447                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999615                       # Cycle average of tags in use
system.l2.tags.total_refs                     6834779                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5067053                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.348867                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.551582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.169597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.916189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.374343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.742070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.245834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.461743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.018275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.120970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.253841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51889141                       # Number of tag accesses
system.l2.tags.data_accesses                 51889141                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5608640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      67206848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1056256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      60151104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     66031296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          200054144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5608640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1056256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6664896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22177536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22177536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          87635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1050107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         939861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1031739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3125846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       346524                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             346524                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         75216837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        901303442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14165330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        806679657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    885538247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2682903514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     75216837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14165330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89382167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      297420429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            297420429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      297420429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        75216837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       901303442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14165330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       806679657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    885538247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2980323942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    337650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     87635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1039074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    932006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1020218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000450232250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20600                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20600                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5649830                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             318260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3125846                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     346526                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3125846                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   346526                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  30409                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8876                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            131587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            135829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            141188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            134417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            188146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            211631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            199608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            174388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            155456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            148717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           196068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           151155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           139790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           222504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           379936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           385017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23643                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80249465983                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15477185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            138288909733                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25925.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44675.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2620626                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  300995                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3125846                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               346526                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  807414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  679139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  427806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  255399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  175993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  133075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  106595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   88114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   72647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   60351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  57306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  92296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  22582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  12650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       511467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    429.584704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.168171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.686465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       150913     29.51%     29.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       109620     21.43%     50.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39436      7.71%     58.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25822      5.05%     63.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18974      3.71%     67.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14835      2.90%     70.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12207      2.39%     72.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10503      2.05%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       129157     25.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       511467                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     150.261359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.580043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.424849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17411     84.52%     84.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2866     13.91%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          197      0.96%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           29      0.14%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           26      0.13%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           20      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            8      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.01%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            4      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            6      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20600                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.390825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.366014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.943639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17042     82.73%     82.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              596      2.89%     85.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1909      9.27%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              727      3.53%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              220      1.07%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               72      0.35%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20600                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              198107968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1946176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21609664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               200054144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22177664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2656.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       289.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2682.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    297.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74566218000                       # Total gap between requests
system.mem_ctrls.avgGap                      21474.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5608640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     66500736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1056256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59648384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     65293952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21609664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 75216837.111105322838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 891833854.103778719902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14165329.830338131636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 799937735.933962702751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 875649810.279199481010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 289804761.424109339714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        87635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1050107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       939861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1031739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       346526                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2672021321                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41044210088                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    600982421                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35771112016                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  58200583887                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1833416184894                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30490.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39085.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36414.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38060.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56410.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5290847.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2197970460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1168256595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12699511020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          880222500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5886407280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33182675970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        690146400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56705190225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        760.466897                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1455317779                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2490020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70620945721                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1453903920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            772760670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9401909160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          882315720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5886407280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30648803100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2823934080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51870033930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        695.623162                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6967724589                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2490020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65108538911                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                892                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          447                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27672623.042506                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   80573709.734145                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          447    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    851174500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            447                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    62196621000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12369662500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7516876                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7516876                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7516876                       # number of overall hits
system.cpu1.icache.overall_hits::total        7516876                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20485                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20485                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20485                       # number of overall misses
system.cpu1.icache.overall_misses::total        20485                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1611272000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1611272000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1611272000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1611272000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7537361                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7537361                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7537361                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7537361                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002718                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002718                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002718                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002718                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78656.187454                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78656.187454                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78656.187454                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78656.187454                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          540                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19456                       # number of writebacks
system.cpu1.icache.writebacks::total            19456                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1029                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1029                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1029                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1029                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19456                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19456                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19456                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19456                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1527339500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1527339500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1527339500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1527339500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002581                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002581                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002581                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002581                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78502.235814                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78502.235814                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78502.235814                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78502.235814                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19456                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7516876                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7516876                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20485                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20485                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1611272000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1611272000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7537361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7537361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002718                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002718                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78656.187454                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78656.187454                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1029                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1029                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19456                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19456                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1527339500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1527339500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78502.235814                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78502.235814                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7629872                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19488                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           391.516420                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15094178                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15094178                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15307994                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15307994                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15307994                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15307994                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6579228                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6579228                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6579228                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6579228                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 413861797988                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 413861797988                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 413861797988                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 413861797988                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21887222                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21887222                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21887222                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21887222                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.300597                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.300597                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.300597                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.300597                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62904.310048                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62904.310048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62904.310048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62904.310048                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7094186                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        57350                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           211897                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            858                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    33.479407                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.841492                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1432819                       # number of writebacks
system.cpu1.dcache.writebacks::total          1432819                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5085790                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5085790                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5085790                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5085790                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1493438                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1493438                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1493438                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1493438                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  93939811541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  93939811541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  93939811541                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  93939811541                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068233                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068233                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068233                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068233                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62901.715063                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62901.715063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62901.715063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62901.715063                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1432783                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     13889965                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13889965                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6143182                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6143182                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 385147599000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 385147599000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20033147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20033147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.306651                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.306651                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62695.130797                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62695.130797                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4739403                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4739403                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1403779                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1403779                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  89102009000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  89102009000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070073                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070073                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63472.960487                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63472.960487                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1418029                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1418029                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       436046                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       436046                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28714198988                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28714198988                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1854075                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1854075                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.235183                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.235183                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65851.306945                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65851.306945                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       346387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       346387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        89659                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89659                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4837802541                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4837802541                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048358                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048358                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 53957.801682                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53957.801682                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67238                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67238                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          768                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          768                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33090000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33090000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        68006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        68006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011293                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011293                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43085.937500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43085.937500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          193                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          193                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          575                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          575                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     19312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     19312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008455                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008455                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33586.956522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33586.956522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4512                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4512                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24447500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24447500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.066582                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.066582                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5418.328901                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5418.328901                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4441                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4441                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     20039500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20039500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.065534                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.065534                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4512.384598                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4512.384598                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       869500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       869500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       836500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       836500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2820                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2820                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    108037000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    108037000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4324                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4324                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.652174                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.652174                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 38310.992908                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 38310.992908                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2820                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2820                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    105217000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    105217000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.652174                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.652174                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 37310.992908                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 37310.992908                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.091685                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           16950063                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1473105                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.506351                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.091685                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971615                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971615                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45527714                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45527714                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74566283500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3044605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       813964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2667525                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4719617                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1850126                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           49749                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          59010                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           69                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           69                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           168372                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          168372                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        117704                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2926900                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1325                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1325                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       294739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4826382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4374333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9553822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12575424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    202644544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2490368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    183433664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              401144000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7044181                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27306880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10190153                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.272690                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.470662                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7529122     73.89%     73.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2543750     24.96%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 116837      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    444      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10190153                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6343179286                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2453765123                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         147467312                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2229328703                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29355656                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
