#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun 17 22:03:38 2024
# Process ID: 13948
# Current directory: D:/Downloads/CA Project/Task 2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16372 D:\Downloads\CA Project\Task 2\Task 2.xpr
# Log file: D:/Downloads/CA Project/Task 2/vivado.log
# Journal file: D:/Downloads/CA Project/Task 2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Downloads/CA Project/Task 2/Task 2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/CA Project/Task 2/Task 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/CA Project/Task 2/Task 2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Immediate_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Multiplexer_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Multiplexer_41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_41
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sim_1/new/tb_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/CA Project/Task 2/Task 2.sim/sim_1/behav/xsim'
"xelab -wto a6cd7c2d9a57420785bd0bed26393166 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6cd7c2d9a57420785bd0bed26393166 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Multiplexer_21
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Immediate_Generator
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.Multiplexer_41
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Downloads/CA -notrace
couldn't read file "D:/Downloads/CA": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 17 22:04:12 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/CA Project/Task 2/Task 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_processor_behav -key {Behavioral:sim_1:Functional:tb_processor} -tclbatch {tb_processor.tcl} -view {{D:/Downloads/CA Project/Task 2/Task 2.srcs/sim_1/imports/Non-pipelined/tb_processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/Downloads/CA Project/Task 2/Task 2.srcs/sim_1/imports/Non-pipelined/tb_processor_behav.wcfg}
source tb_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 100 ns : File "D:/Downloads/CA Project/Task 2/Task 2.srcs/sim_1/new/tb_processor.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 17 22:04:34 2024...
