{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701333385489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701333385489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 03:36:25 2023 " "Processing started: Thu Nov 30 03:36:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701333385489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333385489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gpu -c gpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off gpu -c gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333385489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701333385959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701333385959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shapetypelut.v 1 1 " "Found 1 design units, including 1 entities, in source file shapetypelut.v" { { "Info" "ISGN_ENTITY_NAME" "1 shapeTypeLUT " "Found entity 1: shapeTypeLUT" {  } { { "shapeTypeLUT.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/shapeTypeLUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333392708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y gpu.v(141) " "Verilog HDL Declaration information at gpu.v(141): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701333392708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y gpu.v(505) " "Verilog HDL Declaration information at gpu.v(505): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 505 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701333392708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gpu.v(712) " "Verilog HDL information at gpu.v(712): always construct contains both blocking and non-blocking assignments" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 712 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701333392708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y gpu.v(694) " "Verilog HDL Declaration information at gpu.v(694): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 694 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701333392708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gpu.v(810) " "Verilog HDL information at gpu.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701333392708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y gpu.v(798) " "Verilog HDL Declaration information at gpu.v(798): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 798 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701333392708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 5 5 " "Found 5 design units, including 5 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392708 ""} { "Info" "ISGN_ENTITY_NAME" "2 decodeAndMap " "Found entity 2: decodeAndMap" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392708 ""} { "Info" "ISGN_ENTITY_NAME" "3 incrementalRotation " "Found entity 3: incrementalRotation" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392708 ""} { "Info" "ISGN_ENTITY_NAME" "4 connectVerticies " "Found entity 4: connectVerticies" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392708 ""} { "Info" "ISGN_ENTITY_NAME" "5 blackOut " "Found entity 5: blackOut" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333392708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333392724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333392724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333392724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333392724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpu " "Elaborating entity \"gpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701333392802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "gpu.v" "VGA" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333392802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333392802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333392849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333392849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333392849 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701333392849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7m1 " "Found entity 1: altsyncram_c7m1" {  } { { "db/altsyncram_c7m1.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333392896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated " "Elaborating entity \"altsyncram_c7m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333392896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333392943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_c7m1.tdf" "decode2" { Text "C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333392943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333392974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333392974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_c7m1.tdf" "rden_decode_b" { Text "C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333392974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333393005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c7m1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_c7m1.tdf" "mux3" { Text "C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701333393099 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701333393099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701333393146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeAndMap decodeAndMap:d0 " "Elaborating entity \"decodeAndMap\" for hierarchy \"decodeAndMap:d0\"" {  } { { "gpu.v" "d0" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doneDrawingShape gpu.v(144) " "Verilog HDL or VHDL warning at gpu.v(144): object \"doneDrawingShape\" assigned a value but never read" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doNext gpu.v(395) " "Verilog HDL or VHDL warning at gpu.v(395): object \"doNext\" assigned a value but never read" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(154) " "Verilog HDL assignment warning at gpu.v(154): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(155) " "Verilog HDL assignment warning at gpu.v(155): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(156) " "Verilog HDL assignment warning at gpu.v(156): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(157) " "Verilog HDL assignment warning at gpu.v(157): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 gpu.v(163) " "Verilog HDL assignment warning at gpu.v(163): truncated value with size 16 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 gpu.v(164) " "Verilog HDL assignment warning at gpu.v(164): truncated value with size 16 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(170) " "Verilog HDL assignment warning at gpu.v(170): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(171) " "Verilog HDL assignment warning at gpu.v(171): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(177) " "Verilog HDL assignment warning at gpu.v(177): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(178) " "Verilog HDL assignment warning at gpu.v(178): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(184) " "Verilog HDL assignment warning at gpu.v(184): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(185) " "Verilog HDL assignment warning at gpu.v(185): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(186) " "Verilog HDL assignment warning at gpu.v(186): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(187) " "Verilog HDL assignment warning at gpu.v(187): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(193) " "Verilog HDL assignment warning at gpu.v(193): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(194) " "Verilog HDL assignment warning at gpu.v(194): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(200) " "Verilog HDL assignment warning at gpu.v(200): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(201) " "Verilog HDL assignment warning at gpu.v(201): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(207) " "Verilog HDL assignment warning at gpu.v(207): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(208) " "Verilog HDL assignment warning at gpu.v(208): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(213) " "Verilog HDL assignment warning at gpu.v(213): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(214) " "Verilog HDL assignment warning at gpu.v(214): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(219) " "Verilog HDL assignment warning at gpu.v(219): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(220) " "Verilog HDL assignment warning at gpu.v(220): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(225) " "Verilog HDL assignment warning at gpu.v(225): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(226) " "Verilog HDL assignment warning at gpu.v(226): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(231) " "Verilog HDL assignment warning at gpu.v(231): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(232) " "Verilog HDL assignment warning at gpu.v(232): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(239) " "Verilog HDL assignment warning at gpu.v(239): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(244) " "Verilog HDL assignment warning at gpu.v(244): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu.v(150) " "Verilog HDL Case Statement warning at gpu.v(150): incomplete case statement has no default case item" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 150 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(269) " "Verilog HDL assignment warning at gpu.v(269): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(270) " "Verilog HDL assignment warning at gpu.v(270): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(271) " "Verilog HDL assignment warning at gpu.v(271): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(272) " "Verilog HDL assignment warning at gpu.v(272): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(278) " "Verilog HDL assignment warning at gpu.v(278): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(279) " "Verilog HDL assignment warning at gpu.v(279): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(280) " "Verilog HDL assignment warning at gpu.v(280): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(281) " "Verilog HDL assignment warning at gpu.v(281): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(287) " "Verilog HDL assignment warning at gpu.v(287): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(288) " "Verilog HDL assignment warning at gpu.v(288): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(289) " "Verilog HDL assignment warning at gpu.v(289): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(290) " "Verilog HDL assignment warning at gpu.v(290): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(296) " "Verilog HDL assignment warning at gpu.v(296): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(297) " "Verilog HDL assignment warning at gpu.v(297): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(298) " "Verilog HDL assignment warning at gpu.v(298): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(299) " "Verilog HDL assignment warning at gpu.v(299): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(305) " "Verilog HDL assignment warning at gpu.v(305): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(306) " "Verilog HDL assignment warning at gpu.v(306): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(307) " "Verilog HDL assignment warning at gpu.v(307): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(308) " "Verilog HDL assignment warning at gpu.v(308): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(314) " "Verilog HDL assignment warning at gpu.v(314): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(315) " "Verilog HDL assignment warning at gpu.v(315): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(316) " "Verilog HDL assignment warning at gpu.v(316): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(317) " "Verilog HDL assignment warning at gpu.v(317): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(324) " "Verilog HDL assignment warning at gpu.v(324): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(329) " "Verilog HDL assignment warning at gpu.v(329): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(339) " "Verilog HDL assignment warning at gpu.v(339): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(351) " "Verilog HDL assignment warning at gpu.v(351): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gpu.v(354) " "Verilog HDL assignment warning at gpu.v(354): truncated value with size 32 to match size of target (6)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu.v(265) " "Verilog HDL Case Statement warning at gpu.v(265): incomplete case statement has no default case item" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 265 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701333393161 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activate gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"activate\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentStartX gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"currentStartX\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentStartY gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"currentStartY\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"WE\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastConnectState gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"lastConnectState\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentEndX gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"currentEndX\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentEndY gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"currentEndY\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableSingleRotation gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"enableSingleRotation\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableBlack gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"enableBlack\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v0 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v0\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v1 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v1\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v2 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v2\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v3 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v3\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v4 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v4\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v5 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v5\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v6 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v6\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v7 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v7\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v8 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v8\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v9 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v9\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v10 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v10\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v11 gpu.v(148) " "Verilog HDL Always Construct warning at gpu.v(148): inferring latch(es) for variable \"v11\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[0\] gpu.v(148) " "Inferred latch for \"v11\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[1\] gpu.v(148) " "Inferred latch for \"v11\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[2\] gpu.v(148) " "Inferred latch for \"v11\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[3\] gpu.v(148) " "Inferred latch for \"v11\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[4\] gpu.v(148) " "Inferred latch for \"v11\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[5\] gpu.v(148) " "Inferred latch for \"v11\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[6\] gpu.v(148) " "Inferred latch for \"v11\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[7\] gpu.v(148) " "Inferred latch for \"v11\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[8\] gpu.v(148) " "Inferred latch for \"v11\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[9\] gpu.v(148) " "Inferred latch for \"v11\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[10\] gpu.v(148) " "Inferred latch for \"v11\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[11\] gpu.v(148) " "Inferred latch for \"v11\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[12\] gpu.v(148) " "Inferred latch for \"v11\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[13\] gpu.v(148) " "Inferred latch for \"v11\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[14\] gpu.v(148) " "Inferred latch for \"v11\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[15\] gpu.v(148) " "Inferred latch for \"v11\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[16\] gpu.v(148) " "Inferred latch for \"v11\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[17\] gpu.v(148) " "Inferred latch for \"v11\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[18\] gpu.v(148) " "Inferred latch for \"v11\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[19\] gpu.v(148) " "Inferred latch for \"v11\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[20\] gpu.v(148) " "Inferred latch for \"v11\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[21\] gpu.v(148) " "Inferred latch for \"v11\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[22\] gpu.v(148) " "Inferred latch for \"v11\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[23\] gpu.v(148) " "Inferred latch for \"v11\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[24\] gpu.v(148) " "Inferred latch for \"v11\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[25\] gpu.v(148) " "Inferred latch for \"v11\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[26\] gpu.v(148) " "Inferred latch for \"v11\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[27\] gpu.v(148) " "Inferred latch for \"v11\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[28\] gpu.v(148) " "Inferred latch for \"v11\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[29\] gpu.v(148) " "Inferred latch for \"v11\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393177 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[30\] gpu.v(148) " "Inferred latch for \"v11\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[31\] gpu.v(148) " "Inferred latch for \"v11\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[32\] gpu.v(148) " "Inferred latch for \"v11\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[33\] gpu.v(148) " "Inferred latch for \"v11\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[34\] gpu.v(148) " "Inferred latch for \"v11\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[35\] gpu.v(148) " "Inferred latch for \"v11\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[36\] gpu.v(148) " "Inferred latch for \"v11\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[37\] gpu.v(148) " "Inferred latch for \"v11\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[38\] gpu.v(148) " "Inferred latch for \"v11\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[39\] gpu.v(148) " "Inferred latch for \"v11\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[40\] gpu.v(148) " "Inferred latch for \"v11\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[41\] gpu.v(148) " "Inferred latch for \"v11\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[42\] gpu.v(148) " "Inferred latch for \"v11\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[43\] gpu.v(148) " "Inferred latch for \"v11\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[44\] gpu.v(148) " "Inferred latch for \"v11\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[45\] gpu.v(148) " "Inferred latch for \"v11\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[46\] gpu.v(148) " "Inferred latch for \"v11\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v11\[47\] gpu.v(148) " "Inferred latch for \"v11\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[0\] gpu.v(148) " "Inferred latch for \"v10\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[1\] gpu.v(148) " "Inferred latch for \"v10\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[2\] gpu.v(148) " "Inferred latch for \"v10\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[3\] gpu.v(148) " "Inferred latch for \"v10\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[4\] gpu.v(148) " "Inferred latch for \"v10\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[5\] gpu.v(148) " "Inferred latch for \"v10\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[6\] gpu.v(148) " "Inferred latch for \"v10\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[7\] gpu.v(148) " "Inferred latch for \"v10\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[8\] gpu.v(148) " "Inferred latch for \"v10\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[9\] gpu.v(148) " "Inferred latch for \"v10\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[10\] gpu.v(148) " "Inferred latch for \"v10\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[11\] gpu.v(148) " "Inferred latch for \"v10\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[12\] gpu.v(148) " "Inferred latch for \"v10\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[13\] gpu.v(148) " "Inferred latch for \"v10\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[14\] gpu.v(148) " "Inferred latch for \"v10\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[15\] gpu.v(148) " "Inferred latch for \"v10\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[16\] gpu.v(148) " "Inferred latch for \"v10\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[17\] gpu.v(148) " "Inferred latch for \"v10\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[18\] gpu.v(148) " "Inferred latch for \"v10\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[19\] gpu.v(148) " "Inferred latch for \"v10\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[20\] gpu.v(148) " "Inferred latch for \"v10\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[21\] gpu.v(148) " "Inferred latch for \"v10\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[22\] gpu.v(148) " "Inferred latch for \"v10\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[23\] gpu.v(148) " "Inferred latch for \"v10\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[24\] gpu.v(148) " "Inferred latch for \"v10\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[25\] gpu.v(148) " "Inferred latch for \"v10\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[26\] gpu.v(148) " "Inferred latch for \"v10\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[27\] gpu.v(148) " "Inferred latch for \"v10\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[28\] gpu.v(148) " "Inferred latch for \"v10\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[29\] gpu.v(148) " "Inferred latch for \"v10\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[30\] gpu.v(148) " "Inferred latch for \"v10\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[31\] gpu.v(148) " "Inferred latch for \"v10\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[32\] gpu.v(148) " "Inferred latch for \"v10\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[33\] gpu.v(148) " "Inferred latch for \"v10\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[34\] gpu.v(148) " "Inferred latch for \"v10\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[35\] gpu.v(148) " "Inferred latch for \"v10\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[36\] gpu.v(148) " "Inferred latch for \"v10\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[37\] gpu.v(148) " "Inferred latch for \"v10\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[38\] gpu.v(148) " "Inferred latch for \"v10\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[39\] gpu.v(148) " "Inferred latch for \"v10\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[40\] gpu.v(148) " "Inferred latch for \"v10\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[41\] gpu.v(148) " "Inferred latch for \"v10\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[42\] gpu.v(148) " "Inferred latch for \"v10\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[43\] gpu.v(148) " "Inferred latch for \"v10\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[44\] gpu.v(148) " "Inferred latch for \"v10\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[45\] gpu.v(148) " "Inferred latch for \"v10\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[46\] gpu.v(148) " "Inferred latch for \"v10\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v10\[47\] gpu.v(148) " "Inferred latch for \"v10\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[0\] gpu.v(148) " "Inferred latch for \"v9\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[1\] gpu.v(148) " "Inferred latch for \"v9\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[2\] gpu.v(148) " "Inferred latch for \"v9\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[3\] gpu.v(148) " "Inferred latch for \"v9\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[4\] gpu.v(148) " "Inferred latch for \"v9\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[5\] gpu.v(148) " "Inferred latch for \"v9\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[6\] gpu.v(148) " "Inferred latch for \"v9\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[7\] gpu.v(148) " "Inferred latch for \"v9\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[8\] gpu.v(148) " "Inferred latch for \"v9\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[9\] gpu.v(148) " "Inferred latch for \"v9\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[10\] gpu.v(148) " "Inferred latch for \"v9\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[11\] gpu.v(148) " "Inferred latch for \"v9\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[12\] gpu.v(148) " "Inferred latch for \"v9\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[13\] gpu.v(148) " "Inferred latch for \"v9\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[14\] gpu.v(148) " "Inferred latch for \"v9\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[15\] gpu.v(148) " "Inferred latch for \"v9\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[16\] gpu.v(148) " "Inferred latch for \"v9\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[17\] gpu.v(148) " "Inferred latch for \"v9\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[18\] gpu.v(148) " "Inferred latch for \"v9\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[19\] gpu.v(148) " "Inferred latch for \"v9\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[20\] gpu.v(148) " "Inferred latch for \"v9\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[21\] gpu.v(148) " "Inferred latch for \"v9\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[22\] gpu.v(148) " "Inferred latch for \"v9\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[23\] gpu.v(148) " "Inferred latch for \"v9\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[24\] gpu.v(148) " "Inferred latch for \"v9\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[25\] gpu.v(148) " "Inferred latch for \"v9\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[26\] gpu.v(148) " "Inferred latch for \"v9\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[27\] gpu.v(148) " "Inferred latch for \"v9\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[28\] gpu.v(148) " "Inferred latch for \"v9\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[29\] gpu.v(148) " "Inferred latch for \"v9\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[30\] gpu.v(148) " "Inferred latch for \"v9\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[31\] gpu.v(148) " "Inferred latch for \"v9\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[32\] gpu.v(148) " "Inferred latch for \"v9\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[33\] gpu.v(148) " "Inferred latch for \"v9\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[34\] gpu.v(148) " "Inferred latch for \"v9\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[35\] gpu.v(148) " "Inferred latch for \"v9\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[36\] gpu.v(148) " "Inferred latch for \"v9\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[37\] gpu.v(148) " "Inferred latch for \"v9\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[38\] gpu.v(148) " "Inferred latch for \"v9\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[39\] gpu.v(148) " "Inferred latch for \"v9\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[40\] gpu.v(148) " "Inferred latch for \"v9\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[41\] gpu.v(148) " "Inferred latch for \"v9\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[42\] gpu.v(148) " "Inferred latch for \"v9\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[43\] gpu.v(148) " "Inferred latch for \"v9\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[44\] gpu.v(148) " "Inferred latch for \"v9\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[45\] gpu.v(148) " "Inferred latch for \"v9\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[46\] gpu.v(148) " "Inferred latch for \"v9\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v9\[47\] gpu.v(148) " "Inferred latch for \"v9\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[0\] gpu.v(148) " "Inferred latch for \"v8\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[1\] gpu.v(148) " "Inferred latch for \"v8\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[2\] gpu.v(148) " "Inferred latch for \"v8\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[3\] gpu.v(148) " "Inferred latch for \"v8\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[4\] gpu.v(148) " "Inferred latch for \"v8\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[5\] gpu.v(148) " "Inferred latch for \"v8\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[6\] gpu.v(148) " "Inferred latch for \"v8\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[7\] gpu.v(148) " "Inferred latch for \"v8\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[8\] gpu.v(148) " "Inferred latch for \"v8\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[9\] gpu.v(148) " "Inferred latch for \"v8\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[10\] gpu.v(148) " "Inferred latch for \"v8\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[11\] gpu.v(148) " "Inferred latch for \"v8\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[12\] gpu.v(148) " "Inferred latch for \"v8\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[13\] gpu.v(148) " "Inferred latch for \"v8\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[14\] gpu.v(148) " "Inferred latch for \"v8\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[15\] gpu.v(148) " "Inferred latch for \"v8\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[16\] gpu.v(148) " "Inferred latch for \"v8\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[17\] gpu.v(148) " "Inferred latch for \"v8\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[18\] gpu.v(148) " "Inferred latch for \"v8\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[19\] gpu.v(148) " "Inferred latch for \"v8\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[20\] gpu.v(148) " "Inferred latch for \"v8\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[21\] gpu.v(148) " "Inferred latch for \"v8\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[22\] gpu.v(148) " "Inferred latch for \"v8\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[23\] gpu.v(148) " "Inferred latch for \"v8\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[24\] gpu.v(148) " "Inferred latch for \"v8\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[25\] gpu.v(148) " "Inferred latch for \"v8\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[26\] gpu.v(148) " "Inferred latch for \"v8\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[27\] gpu.v(148) " "Inferred latch for \"v8\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[28\] gpu.v(148) " "Inferred latch for \"v8\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[29\] gpu.v(148) " "Inferred latch for \"v8\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[30\] gpu.v(148) " "Inferred latch for \"v8\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[31\] gpu.v(148) " "Inferred latch for \"v8\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[32\] gpu.v(148) " "Inferred latch for \"v8\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[33\] gpu.v(148) " "Inferred latch for \"v8\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[34\] gpu.v(148) " "Inferred latch for \"v8\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[35\] gpu.v(148) " "Inferred latch for \"v8\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[36\] gpu.v(148) " "Inferred latch for \"v8\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[37\] gpu.v(148) " "Inferred latch for \"v8\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[38\] gpu.v(148) " "Inferred latch for \"v8\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[39\] gpu.v(148) " "Inferred latch for \"v8\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[40\] gpu.v(148) " "Inferred latch for \"v8\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[41\] gpu.v(148) " "Inferred latch for \"v8\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[42\] gpu.v(148) " "Inferred latch for \"v8\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[43\] gpu.v(148) " "Inferred latch for \"v8\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[44\] gpu.v(148) " "Inferred latch for \"v8\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[45\] gpu.v(148) " "Inferred latch for \"v8\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[46\] gpu.v(148) " "Inferred latch for \"v8\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v8\[47\] gpu.v(148) " "Inferred latch for \"v8\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[0\] gpu.v(148) " "Inferred latch for \"v7\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[1\] gpu.v(148) " "Inferred latch for \"v7\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[2\] gpu.v(148) " "Inferred latch for \"v7\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[3\] gpu.v(148) " "Inferred latch for \"v7\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[4\] gpu.v(148) " "Inferred latch for \"v7\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[5\] gpu.v(148) " "Inferred latch for \"v7\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[6\] gpu.v(148) " "Inferred latch for \"v7\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[7\] gpu.v(148) " "Inferred latch for \"v7\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[8\] gpu.v(148) " "Inferred latch for \"v7\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[9\] gpu.v(148) " "Inferred latch for \"v7\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[10\] gpu.v(148) " "Inferred latch for \"v7\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[11\] gpu.v(148) " "Inferred latch for \"v7\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[12\] gpu.v(148) " "Inferred latch for \"v7\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[13\] gpu.v(148) " "Inferred latch for \"v7\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[14\] gpu.v(148) " "Inferred latch for \"v7\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[15\] gpu.v(148) " "Inferred latch for \"v7\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[16\] gpu.v(148) " "Inferred latch for \"v7\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[17\] gpu.v(148) " "Inferred latch for \"v7\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[18\] gpu.v(148) " "Inferred latch for \"v7\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[19\] gpu.v(148) " "Inferred latch for \"v7\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[20\] gpu.v(148) " "Inferred latch for \"v7\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[21\] gpu.v(148) " "Inferred latch for \"v7\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[22\] gpu.v(148) " "Inferred latch for \"v7\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[23\] gpu.v(148) " "Inferred latch for \"v7\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[24\] gpu.v(148) " "Inferred latch for \"v7\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[25\] gpu.v(148) " "Inferred latch for \"v7\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[26\] gpu.v(148) " "Inferred latch for \"v7\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[27\] gpu.v(148) " "Inferred latch for \"v7\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[28\] gpu.v(148) " "Inferred latch for \"v7\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[29\] gpu.v(148) " "Inferred latch for \"v7\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[30\] gpu.v(148) " "Inferred latch for \"v7\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[31\] gpu.v(148) " "Inferred latch for \"v7\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[32\] gpu.v(148) " "Inferred latch for \"v7\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[33\] gpu.v(148) " "Inferred latch for \"v7\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[34\] gpu.v(148) " "Inferred latch for \"v7\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[35\] gpu.v(148) " "Inferred latch for \"v7\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[36\] gpu.v(148) " "Inferred latch for \"v7\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[37\] gpu.v(148) " "Inferred latch for \"v7\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[38\] gpu.v(148) " "Inferred latch for \"v7\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[39\] gpu.v(148) " "Inferred latch for \"v7\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[40\] gpu.v(148) " "Inferred latch for \"v7\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[41\] gpu.v(148) " "Inferred latch for \"v7\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[42\] gpu.v(148) " "Inferred latch for \"v7\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[43\] gpu.v(148) " "Inferred latch for \"v7\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[44\] gpu.v(148) " "Inferred latch for \"v7\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[45\] gpu.v(148) " "Inferred latch for \"v7\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[46\] gpu.v(148) " "Inferred latch for \"v7\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v7\[47\] gpu.v(148) " "Inferred latch for \"v7\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[0\] gpu.v(148) " "Inferred latch for \"v6\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[1\] gpu.v(148) " "Inferred latch for \"v6\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[2\] gpu.v(148) " "Inferred latch for \"v6\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[3\] gpu.v(148) " "Inferred latch for \"v6\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[4\] gpu.v(148) " "Inferred latch for \"v6\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[5\] gpu.v(148) " "Inferred latch for \"v6\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[6\] gpu.v(148) " "Inferred latch for \"v6\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[7\] gpu.v(148) " "Inferred latch for \"v6\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[8\] gpu.v(148) " "Inferred latch for \"v6\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[9\] gpu.v(148) " "Inferred latch for \"v6\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[10\] gpu.v(148) " "Inferred latch for \"v6\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[11\] gpu.v(148) " "Inferred latch for \"v6\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[12\] gpu.v(148) " "Inferred latch for \"v6\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[13\] gpu.v(148) " "Inferred latch for \"v6\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[14\] gpu.v(148) " "Inferred latch for \"v6\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[15\] gpu.v(148) " "Inferred latch for \"v6\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[16\] gpu.v(148) " "Inferred latch for \"v6\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[17\] gpu.v(148) " "Inferred latch for \"v6\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[18\] gpu.v(148) " "Inferred latch for \"v6\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[19\] gpu.v(148) " "Inferred latch for \"v6\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[20\] gpu.v(148) " "Inferred latch for \"v6\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[21\] gpu.v(148) " "Inferred latch for \"v6\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[22\] gpu.v(148) " "Inferred latch for \"v6\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[23\] gpu.v(148) " "Inferred latch for \"v6\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[24\] gpu.v(148) " "Inferred latch for \"v6\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[25\] gpu.v(148) " "Inferred latch for \"v6\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[26\] gpu.v(148) " "Inferred latch for \"v6\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[27\] gpu.v(148) " "Inferred latch for \"v6\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[28\] gpu.v(148) " "Inferred latch for \"v6\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[29\] gpu.v(148) " "Inferred latch for \"v6\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[30\] gpu.v(148) " "Inferred latch for \"v6\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[31\] gpu.v(148) " "Inferred latch for \"v6\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[32\] gpu.v(148) " "Inferred latch for \"v6\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[33\] gpu.v(148) " "Inferred latch for \"v6\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[34\] gpu.v(148) " "Inferred latch for \"v6\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[35\] gpu.v(148) " "Inferred latch for \"v6\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[36\] gpu.v(148) " "Inferred latch for \"v6\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[37\] gpu.v(148) " "Inferred latch for \"v6\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[38\] gpu.v(148) " "Inferred latch for \"v6\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[39\] gpu.v(148) " "Inferred latch for \"v6\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[40\] gpu.v(148) " "Inferred latch for \"v6\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[41\] gpu.v(148) " "Inferred latch for \"v6\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[42\] gpu.v(148) " "Inferred latch for \"v6\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[43\] gpu.v(148) " "Inferred latch for \"v6\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[44\] gpu.v(148) " "Inferred latch for \"v6\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[45\] gpu.v(148) " "Inferred latch for \"v6\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[46\] gpu.v(148) " "Inferred latch for \"v6\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v6\[47\] gpu.v(148) " "Inferred latch for \"v6\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[0\] gpu.v(148) " "Inferred latch for \"v5\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[1\] gpu.v(148) " "Inferred latch for \"v5\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[2\] gpu.v(148) " "Inferred latch for \"v5\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[3\] gpu.v(148) " "Inferred latch for \"v5\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[4\] gpu.v(148) " "Inferred latch for \"v5\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[5\] gpu.v(148) " "Inferred latch for \"v5\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[6\] gpu.v(148) " "Inferred latch for \"v5\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[7\] gpu.v(148) " "Inferred latch for \"v5\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[8\] gpu.v(148) " "Inferred latch for \"v5\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[9\] gpu.v(148) " "Inferred latch for \"v5\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[10\] gpu.v(148) " "Inferred latch for \"v5\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[11\] gpu.v(148) " "Inferred latch for \"v5\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[12\] gpu.v(148) " "Inferred latch for \"v5\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[13\] gpu.v(148) " "Inferred latch for \"v5\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[14\] gpu.v(148) " "Inferred latch for \"v5\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[15\] gpu.v(148) " "Inferred latch for \"v5\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[16\] gpu.v(148) " "Inferred latch for \"v5\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[17\] gpu.v(148) " "Inferred latch for \"v5\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[18\] gpu.v(148) " "Inferred latch for \"v5\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[19\] gpu.v(148) " "Inferred latch for \"v5\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[20\] gpu.v(148) " "Inferred latch for \"v5\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[21\] gpu.v(148) " "Inferred latch for \"v5\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[22\] gpu.v(148) " "Inferred latch for \"v5\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[23\] gpu.v(148) " "Inferred latch for \"v5\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[24\] gpu.v(148) " "Inferred latch for \"v5\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[25\] gpu.v(148) " "Inferred latch for \"v5\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[26\] gpu.v(148) " "Inferred latch for \"v5\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[27\] gpu.v(148) " "Inferred latch for \"v5\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[28\] gpu.v(148) " "Inferred latch for \"v5\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[29\] gpu.v(148) " "Inferred latch for \"v5\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[30\] gpu.v(148) " "Inferred latch for \"v5\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[31\] gpu.v(148) " "Inferred latch for \"v5\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[32\] gpu.v(148) " "Inferred latch for \"v5\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[33\] gpu.v(148) " "Inferred latch for \"v5\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[34\] gpu.v(148) " "Inferred latch for \"v5\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[35\] gpu.v(148) " "Inferred latch for \"v5\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[36\] gpu.v(148) " "Inferred latch for \"v5\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[37\] gpu.v(148) " "Inferred latch for \"v5\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[38\] gpu.v(148) " "Inferred latch for \"v5\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[39\] gpu.v(148) " "Inferred latch for \"v5\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[40\] gpu.v(148) " "Inferred latch for \"v5\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[41\] gpu.v(148) " "Inferred latch for \"v5\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[42\] gpu.v(148) " "Inferred latch for \"v5\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[43\] gpu.v(148) " "Inferred latch for \"v5\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[44\] gpu.v(148) " "Inferred latch for \"v5\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393193 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[45\] gpu.v(148) " "Inferred latch for \"v5\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[46\] gpu.v(148) " "Inferred latch for \"v5\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v5\[47\] gpu.v(148) " "Inferred latch for \"v5\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[0\] gpu.v(148) " "Inferred latch for \"v4\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[1\] gpu.v(148) " "Inferred latch for \"v4\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[2\] gpu.v(148) " "Inferred latch for \"v4\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[3\] gpu.v(148) " "Inferred latch for \"v4\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[4\] gpu.v(148) " "Inferred latch for \"v4\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[5\] gpu.v(148) " "Inferred latch for \"v4\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[6\] gpu.v(148) " "Inferred latch for \"v4\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[7\] gpu.v(148) " "Inferred latch for \"v4\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[8\] gpu.v(148) " "Inferred latch for \"v4\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[9\] gpu.v(148) " "Inferred latch for \"v4\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[10\] gpu.v(148) " "Inferred latch for \"v4\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[11\] gpu.v(148) " "Inferred latch for \"v4\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[12\] gpu.v(148) " "Inferred latch for \"v4\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[13\] gpu.v(148) " "Inferred latch for \"v4\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[14\] gpu.v(148) " "Inferred latch for \"v4\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[15\] gpu.v(148) " "Inferred latch for \"v4\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[16\] gpu.v(148) " "Inferred latch for \"v4\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[17\] gpu.v(148) " "Inferred latch for \"v4\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[18\] gpu.v(148) " "Inferred latch for \"v4\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[19\] gpu.v(148) " "Inferred latch for \"v4\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[20\] gpu.v(148) " "Inferred latch for \"v4\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[21\] gpu.v(148) " "Inferred latch for \"v4\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[22\] gpu.v(148) " "Inferred latch for \"v4\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[23\] gpu.v(148) " "Inferred latch for \"v4\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[24\] gpu.v(148) " "Inferred latch for \"v4\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[25\] gpu.v(148) " "Inferred latch for \"v4\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[26\] gpu.v(148) " "Inferred latch for \"v4\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[27\] gpu.v(148) " "Inferred latch for \"v4\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[28\] gpu.v(148) " "Inferred latch for \"v4\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[29\] gpu.v(148) " "Inferred latch for \"v4\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[30\] gpu.v(148) " "Inferred latch for \"v4\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[31\] gpu.v(148) " "Inferred latch for \"v4\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[32\] gpu.v(148) " "Inferred latch for \"v4\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[33\] gpu.v(148) " "Inferred latch for \"v4\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[34\] gpu.v(148) " "Inferred latch for \"v4\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[35\] gpu.v(148) " "Inferred latch for \"v4\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[36\] gpu.v(148) " "Inferred latch for \"v4\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[37\] gpu.v(148) " "Inferred latch for \"v4\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[38\] gpu.v(148) " "Inferred latch for \"v4\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[39\] gpu.v(148) " "Inferred latch for \"v4\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[40\] gpu.v(148) " "Inferred latch for \"v4\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[41\] gpu.v(148) " "Inferred latch for \"v4\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[42\] gpu.v(148) " "Inferred latch for \"v4\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[43\] gpu.v(148) " "Inferred latch for \"v4\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[44\] gpu.v(148) " "Inferred latch for \"v4\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[45\] gpu.v(148) " "Inferred latch for \"v4\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[46\] gpu.v(148) " "Inferred latch for \"v4\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v4\[47\] gpu.v(148) " "Inferred latch for \"v4\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[0\] gpu.v(148) " "Inferred latch for \"v3\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[1\] gpu.v(148) " "Inferred latch for \"v3\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[2\] gpu.v(148) " "Inferred latch for \"v3\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[3\] gpu.v(148) " "Inferred latch for \"v3\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[4\] gpu.v(148) " "Inferred latch for \"v3\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[5\] gpu.v(148) " "Inferred latch for \"v3\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[6\] gpu.v(148) " "Inferred latch for \"v3\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[7\] gpu.v(148) " "Inferred latch for \"v3\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[8\] gpu.v(148) " "Inferred latch for \"v3\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[9\] gpu.v(148) " "Inferred latch for \"v3\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[10\] gpu.v(148) " "Inferred latch for \"v3\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[11\] gpu.v(148) " "Inferred latch for \"v3\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[12\] gpu.v(148) " "Inferred latch for \"v3\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[13\] gpu.v(148) " "Inferred latch for \"v3\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[14\] gpu.v(148) " "Inferred latch for \"v3\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[15\] gpu.v(148) " "Inferred latch for \"v3\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[16\] gpu.v(148) " "Inferred latch for \"v3\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[17\] gpu.v(148) " "Inferred latch for \"v3\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[18\] gpu.v(148) " "Inferred latch for \"v3\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[19\] gpu.v(148) " "Inferred latch for \"v3\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[20\] gpu.v(148) " "Inferred latch for \"v3\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[21\] gpu.v(148) " "Inferred latch for \"v3\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[22\] gpu.v(148) " "Inferred latch for \"v3\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[23\] gpu.v(148) " "Inferred latch for \"v3\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[24\] gpu.v(148) " "Inferred latch for \"v3\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[25\] gpu.v(148) " "Inferred latch for \"v3\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[26\] gpu.v(148) " "Inferred latch for \"v3\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[27\] gpu.v(148) " "Inferred latch for \"v3\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[28\] gpu.v(148) " "Inferred latch for \"v3\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[29\] gpu.v(148) " "Inferred latch for \"v3\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[30\] gpu.v(148) " "Inferred latch for \"v3\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[31\] gpu.v(148) " "Inferred latch for \"v3\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[32\] gpu.v(148) " "Inferred latch for \"v3\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[33\] gpu.v(148) " "Inferred latch for \"v3\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[34\] gpu.v(148) " "Inferred latch for \"v3\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[35\] gpu.v(148) " "Inferred latch for \"v3\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[36\] gpu.v(148) " "Inferred latch for \"v3\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[37\] gpu.v(148) " "Inferred latch for \"v3\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[38\] gpu.v(148) " "Inferred latch for \"v3\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[39\] gpu.v(148) " "Inferred latch for \"v3\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[40\] gpu.v(148) " "Inferred latch for \"v3\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[41\] gpu.v(148) " "Inferred latch for \"v3\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[42\] gpu.v(148) " "Inferred latch for \"v3\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[43\] gpu.v(148) " "Inferred latch for \"v3\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[44\] gpu.v(148) " "Inferred latch for \"v3\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[45\] gpu.v(148) " "Inferred latch for \"v3\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[46\] gpu.v(148) " "Inferred latch for \"v3\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[47\] gpu.v(148) " "Inferred latch for \"v3\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[0\] gpu.v(148) " "Inferred latch for \"v2\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[1\] gpu.v(148) " "Inferred latch for \"v2\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[2\] gpu.v(148) " "Inferred latch for \"v2\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[3\] gpu.v(148) " "Inferred latch for \"v2\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[4\] gpu.v(148) " "Inferred latch for \"v2\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[5\] gpu.v(148) " "Inferred latch for \"v2\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[6\] gpu.v(148) " "Inferred latch for \"v2\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[7\] gpu.v(148) " "Inferred latch for \"v2\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[8\] gpu.v(148) " "Inferred latch for \"v2\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[9\] gpu.v(148) " "Inferred latch for \"v2\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[10\] gpu.v(148) " "Inferred latch for \"v2\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[11\] gpu.v(148) " "Inferred latch for \"v2\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[12\] gpu.v(148) " "Inferred latch for \"v2\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[13\] gpu.v(148) " "Inferred latch for \"v2\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[14\] gpu.v(148) " "Inferred latch for \"v2\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[15\] gpu.v(148) " "Inferred latch for \"v2\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[16\] gpu.v(148) " "Inferred latch for \"v2\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[17\] gpu.v(148) " "Inferred latch for \"v2\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[18\] gpu.v(148) " "Inferred latch for \"v2\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[19\] gpu.v(148) " "Inferred latch for \"v2\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[20\] gpu.v(148) " "Inferred latch for \"v2\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[21\] gpu.v(148) " "Inferred latch for \"v2\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[22\] gpu.v(148) " "Inferred latch for \"v2\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[23\] gpu.v(148) " "Inferred latch for \"v2\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[24\] gpu.v(148) " "Inferred latch for \"v2\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[25\] gpu.v(148) " "Inferred latch for \"v2\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[26\] gpu.v(148) " "Inferred latch for \"v2\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[27\] gpu.v(148) " "Inferred latch for \"v2\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[28\] gpu.v(148) " "Inferred latch for \"v2\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[29\] gpu.v(148) " "Inferred latch for \"v2\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[30\] gpu.v(148) " "Inferred latch for \"v2\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[31\] gpu.v(148) " "Inferred latch for \"v2\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[32\] gpu.v(148) " "Inferred latch for \"v2\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[33\] gpu.v(148) " "Inferred latch for \"v2\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[34\] gpu.v(148) " "Inferred latch for \"v2\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[35\] gpu.v(148) " "Inferred latch for \"v2\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[36\] gpu.v(148) " "Inferred latch for \"v2\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[37\] gpu.v(148) " "Inferred latch for \"v2\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[38\] gpu.v(148) " "Inferred latch for \"v2\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[39\] gpu.v(148) " "Inferred latch for \"v2\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[40\] gpu.v(148) " "Inferred latch for \"v2\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[41\] gpu.v(148) " "Inferred latch for \"v2\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[42\] gpu.v(148) " "Inferred latch for \"v2\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[43\] gpu.v(148) " "Inferred latch for \"v2\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[44\] gpu.v(148) " "Inferred latch for \"v2\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[45\] gpu.v(148) " "Inferred latch for \"v2\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[46\] gpu.v(148) " "Inferred latch for \"v2\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[47\] gpu.v(148) " "Inferred latch for \"v2\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[0\] gpu.v(148) " "Inferred latch for \"v1\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[1\] gpu.v(148) " "Inferred latch for \"v1\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[2\] gpu.v(148) " "Inferred latch for \"v1\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[3\] gpu.v(148) " "Inferred latch for \"v1\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[4\] gpu.v(148) " "Inferred latch for \"v1\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[5\] gpu.v(148) " "Inferred latch for \"v1\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[6\] gpu.v(148) " "Inferred latch for \"v1\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[7\] gpu.v(148) " "Inferred latch for \"v1\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[8\] gpu.v(148) " "Inferred latch for \"v1\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[9\] gpu.v(148) " "Inferred latch for \"v1\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[10\] gpu.v(148) " "Inferred latch for \"v1\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[11\] gpu.v(148) " "Inferred latch for \"v1\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[12\] gpu.v(148) " "Inferred latch for \"v1\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[13\] gpu.v(148) " "Inferred latch for \"v1\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[14\] gpu.v(148) " "Inferred latch for \"v1\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[15\] gpu.v(148) " "Inferred latch for \"v1\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[16\] gpu.v(148) " "Inferred latch for \"v1\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[17\] gpu.v(148) " "Inferred latch for \"v1\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[18\] gpu.v(148) " "Inferred latch for \"v1\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[19\] gpu.v(148) " "Inferred latch for \"v1\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[20\] gpu.v(148) " "Inferred latch for \"v1\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[21\] gpu.v(148) " "Inferred latch for \"v1\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[22\] gpu.v(148) " "Inferred latch for \"v1\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[23\] gpu.v(148) " "Inferred latch for \"v1\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[24\] gpu.v(148) " "Inferred latch for \"v1\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[25\] gpu.v(148) " "Inferred latch for \"v1\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[26\] gpu.v(148) " "Inferred latch for \"v1\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[27\] gpu.v(148) " "Inferred latch for \"v1\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[28\] gpu.v(148) " "Inferred latch for \"v1\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[29\] gpu.v(148) " "Inferred latch for \"v1\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[30\] gpu.v(148) " "Inferred latch for \"v1\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[31\] gpu.v(148) " "Inferred latch for \"v1\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[32\] gpu.v(148) " "Inferred latch for \"v1\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[33\] gpu.v(148) " "Inferred latch for \"v1\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[34\] gpu.v(148) " "Inferred latch for \"v1\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[35\] gpu.v(148) " "Inferred latch for \"v1\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[36\] gpu.v(148) " "Inferred latch for \"v1\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[37\] gpu.v(148) " "Inferred latch for \"v1\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[38\] gpu.v(148) " "Inferred latch for \"v1\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[39\] gpu.v(148) " "Inferred latch for \"v1\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[40\] gpu.v(148) " "Inferred latch for \"v1\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[41\] gpu.v(148) " "Inferred latch for \"v1\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[42\] gpu.v(148) " "Inferred latch for \"v1\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[43\] gpu.v(148) " "Inferred latch for \"v1\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[44\] gpu.v(148) " "Inferred latch for \"v1\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[45\] gpu.v(148) " "Inferred latch for \"v1\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[46\] gpu.v(148) " "Inferred latch for \"v1\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[47\] gpu.v(148) " "Inferred latch for \"v1\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[0\] gpu.v(148) " "Inferred latch for \"v0\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[1\] gpu.v(148) " "Inferred latch for \"v0\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[2\] gpu.v(148) " "Inferred latch for \"v0\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[3\] gpu.v(148) " "Inferred latch for \"v0\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[4\] gpu.v(148) " "Inferred latch for \"v0\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[5\] gpu.v(148) " "Inferred latch for \"v0\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[6\] gpu.v(148) " "Inferred latch for \"v0\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[7\] gpu.v(148) " "Inferred latch for \"v0\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[8\] gpu.v(148) " "Inferred latch for \"v0\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[9\] gpu.v(148) " "Inferred latch for \"v0\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[10\] gpu.v(148) " "Inferred latch for \"v0\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[11\] gpu.v(148) " "Inferred latch for \"v0\[11\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[12\] gpu.v(148) " "Inferred latch for \"v0\[12\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[13\] gpu.v(148) " "Inferred latch for \"v0\[13\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[14\] gpu.v(148) " "Inferred latch for \"v0\[14\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[15\] gpu.v(148) " "Inferred latch for \"v0\[15\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[16\] gpu.v(148) " "Inferred latch for \"v0\[16\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[17\] gpu.v(148) " "Inferred latch for \"v0\[17\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[18\] gpu.v(148) " "Inferred latch for \"v0\[18\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[19\] gpu.v(148) " "Inferred latch for \"v0\[19\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[20\] gpu.v(148) " "Inferred latch for \"v0\[20\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[21\] gpu.v(148) " "Inferred latch for \"v0\[21\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[22\] gpu.v(148) " "Inferred latch for \"v0\[22\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[23\] gpu.v(148) " "Inferred latch for \"v0\[23\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[24\] gpu.v(148) " "Inferred latch for \"v0\[24\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[25\] gpu.v(148) " "Inferred latch for \"v0\[25\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[26\] gpu.v(148) " "Inferred latch for \"v0\[26\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[27\] gpu.v(148) " "Inferred latch for \"v0\[27\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[28\] gpu.v(148) " "Inferred latch for \"v0\[28\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[29\] gpu.v(148) " "Inferred latch for \"v0\[29\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[30\] gpu.v(148) " "Inferred latch for \"v0\[30\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[31\] gpu.v(148) " "Inferred latch for \"v0\[31\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[32\] gpu.v(148) " "Inferred latch for \"v0\[32\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[33\] gpu.v(148) " "Inferred latch for \"v0\[33\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[34\] gpu.v(148) " "Inferred latch for \"v0\[34\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[35\] gpu.v(148) " "Inferred latch for \"v0\[35\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[36\] gpu.v(148) " "Inferred latch for \"v0\[36\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[37\] gpu.v(148) " "Inferred latch for \"v0\[37\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[38\] gpu.v(148) " "Inferred latch for \"v0\[38\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[39\] gpu.v(148) " "Inferred latch for \"v0\[39\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[40\] gpu.v(148) " "Inferred latch for \"v0\[40\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[41\] gpu.v(148) " "Inferred latch for \"v0\[41\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[42\] gpu.v(148) " "Inferred latch for \"v0\[42\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[43\] gpu.v(148) " "Inferred latch for \"v0\[43\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[44\] gpu.v(148) " "Inferred latch for \"v0\[44\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[45\] gpu.v(148) " "Inferred latch for \"v0\[45\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[46\] gpu.v(148) " "Inferred latch for \"v0\[46\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0\[47\] gpu.v(148) " "Inferred latch for \"v0\[47\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableBlack gpu.v(148) " "Inferred latch for \"enableBlack\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableSingleRotation gpu.v(148) " "Inferred latch for \"enableSingleRotation\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[0\] gpu.v(148) " "Inferred latch for \"currentEndY\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[1\] gpu.v(148) " "Inferred latch for \"currentEndY\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[2\] gpu.v(148) " "Inferred latch for \"currentEndY\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[3\] gpu.v(148) " "Inferred latch for \"currentEndY\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[4\] gpu.v(148) " "Inferred latch for \"currentEndY\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[5\] gpu.v(148) " "Inferred latch for \"currentEndY\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[6\] gpu.v(148) " "Inferred latch for \"currentEndY\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[7\] gpu.v(148) " "Inferred latch for \"currentEndY\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[8\] gpu.v(148) " "Inferred latch for \"currentEndY\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[9\] gpu.v(148) " "Inferred latch for \"currentEndY\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndY\[10\] gpu.v(148) " "Inferred latch for \"currentEndY\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[0\] gpu.v(148) " "Inferred latch for \"currentEndX\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[1\] gpu.v(148) " "Inferred latch for \"currentEndX\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[2\] gpu.v(148) " "Inferred latch for \"currentEndX\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[3\] gpu.v(148) " "Inferred latch for \"currentEndX\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[4\] gpu.v(148) " "Inferred latch for \"currentEndX\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[5\] gpu.v(148) " "Inferred latch for \"currentEndX\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[6\] gpu.v(148) " "Inferred latch for \"currentEndX\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[7\] gpu.v(148) " "Inferred latch for \"currentEndX\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[8\] gpu.v(148) " "Inferred latch for \"currentEndX\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[9\] gpu.v(148) " "Inferred latch for \"currentEndX\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393208 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentEndX\[10\] gpu.v(148) " "Inferred latch for \"currentEndX\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[0\] gpu.v(148) " "Inferred latch for \"lastConnectState\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[1\] gpu.v(148) " "Inferred latch for \"lastConnectState\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[2\] gpu.v(148) " "Inferred latch for \"lastConnectState\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[3\] gpu.v(148) " "Inferred latch for \"lastConnectState\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[4\] gpu.v(148) " "Inferred latch for \"lastConnectState\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastConnectState\[5\] gpu.v(148) " "Inferred latch for \"lastConnectState\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE gpu.v(148) " "Inferred latch for \"WE\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[0\] gpu.v(148) " "Inferred latch for \"currentStartY\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[1\] gpu.v(148) " "Inferred latch for \"currentStartY\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[2\] gpu.v(148) " "Inferred latch for \"currentStartY\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[3\] gpu.v(148) " "Inferred latch for \"currentStartY\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[4\] gpu.v(148) " "Inferred latch for \"currentStartY\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[5\] gpu.v(148) " "Inferred latch for \"currentStartY\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[6\] gpu.v(148) " "Inferred latch for \"currentStartY\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[7\] gpu.v(148) " "Inferred latch for \"currentStartY\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[8\] gpu.v(148) " "Inferred latch for \"currentStartY\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[9\] gpu.v(148) " "Inferred latch for \"currentStartY\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartY\[10\] gpu.v(148) " "Inferred latch for \"currentStartY\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[0\] gpu.v(148) " "Inferred latch for \"currentStartX\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[1\] gpu.v(148) " "Inferred latch for \"currentStartX\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[2\] gpu.v(148) " "Inferred latch for \"currentStartX\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[3\] gpu.v(148) " "Inferred latch for \"currentStartX\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[4\] gpu.v(148) " "Inferred latch for \"currentStartX\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[5\] gpu.v(148) " "Inferred latch for \"currentStartX\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[6\] gpu.v(148) " "Inferred latch for \"currentStartX\[6\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[7\] gpu.v(148) " "Inferred latch for \"currentStartX\[7\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[8\] gpu.v(148) " "Inferred latch for \"currentStartX\[8\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[9\] gpu.v(148) " "Inferred latch for \"currentStartX\[9\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentStartX\[10\] gpu.v(148) " "Inferred latch for \"currentStartX\[10\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activate gpu.v(148) " "Inferred latch for \"activate\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] gpu.v(148) " "Inferred latch for \"Y\[0\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] gpu.v(148) " "Inferred latch for \"Y\[1\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] gpu.v(148) " "Inferred latch for \"Y\[2\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] gpu.v(148) " "Inferred latch for \"Y\[3\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] gpu.v(148) " "Inferred latch for \"Y\[4\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] gpu.v(148) " "Inferred latch for \"Y\[5\]\" at gpu.v(148)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393224 "|gpu|decodeAndMap:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shapeTypeLUT decodeAndMap:d0\|shapeTypeLUT:s0 " "Elaborating entity \"shapeTypeLUT\" for hierarchy \"decodeAndMap:d0\|shapeTypeLUT:s0\"" {  } { { "gpu.v" "s0" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connectVerticies decodeAndMap:d0\|connectVerticies:c0 " "Elaborating entity \"connectVerticies\" for hierarchy \"decodeAndMap:d0\|connectVerticies:c0\"" {  } { { "gpu.v" "c0" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "up gpu.v(702) " "Verilog HDL or VHDL warning at gpu.v(702): object \"up\" assigned a value but never read" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 702 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701333393318 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right gpu.v(702) " "Verilog HDL or VHDL warning at gpu.v(702): object \"right\" assigned a value but never read" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 702 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701333393318 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(764) " "Verilog HDL assignment warning at gpu.v(764): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393318 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(768) " "Verilog HDL assignment warning at gpu.v(768): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(772) " "Verilog HDL assignment warning at gpu.v(772): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gpu.v(773) " "Verilog HDL assignment warning at gpu.v(773): truncated value with size 32 to match size of target (11)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|connectVerticies:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementalRotation decodeAndMap:d0\|incrementalRotation:i0 " "Elaborating entity \"incrementalRotation\" for hierarchy \"decodeAndMap:d0\|incrementalRotation:i0\"" {  } { { "gpu.v" "i0" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv0 gpu.v(492) " "Verilog HDL warning at gpu.v(492): object zv0 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 492 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv1 gpu.v(493) " "Verilog HDL warning at gpu.v(493): object zv1 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 493 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv2 gpu.v(494) " "Verilog HDL warning at gpu.v(494): object zv2 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 494 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv3 gpu.v(495) " "Verilog HDL warning at gpu.v(495): object zv3 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 495 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv4 gpu.v(496) " "Verilog HDL warning at gpu.v(496): object zv4 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 496 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv5 gpu.v(497) " "Verilog HDL warning at gpu.v(497): object zv5 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 497 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv6 gpu.v(498) " "Verilog HDL warning at gpu.v(498): object zv6 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 498 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv7 gpu.v(499) " "Verilog HDL warning at gpu.v(499): object zv7 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 499 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv8 gpu.v(500) " "Verilog HDL warning at gpu.v(500): object zv8 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 500 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv9 gpu.v(501) " "Verilog HDL warning at gpu.v(501): object zv9 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 501 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv10 gpu.v(502) " "Verilog HDL warning at gpu.v(502): object zv10 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 502 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zv11 gpu.v(503) " "Verilog HDL warning at gpu.v(503): object zv11 used but never assigned" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 503 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(580) " "Verilog HDL assignment warning at gpu.v(580): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(581) " "Verilog HDL assignment warning at gpu.v(581): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(582) " "Verilog HDL assignment warning at gpu.v(582): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(583) " "Verilog HDL assignment warning at gpu.v(583): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(584) " "Verilog HDL assignment warning at gpu.v(584): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(585) " "Verilog HDL assignment warning at gpu.v(585): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(586) " "Verilog HDL assignment warning at gpu.v(586): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(587) " "Verilog HDL assignment warning at gpu.v(587): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(588) " "Verilog HDL assignment warning at gpu.v(588): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(589) " "Verilog HDL assignment warning at gpu.v(589): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(590) " "Verilog HDL assignment warning at gpu.v(590): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393333 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gpu.v(591) " "Verilog HDL assignment warning at gpu.v(591): truncated value with size 32 to match size of target (16)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u0 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u0\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u1 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u1\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u2 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u2\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u3 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u3\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u4 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u4\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u5 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u5\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u6 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u6\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u7 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u7\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u8 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u8\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u9 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u9\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u10 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u10\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u11 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"u11\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv0 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv0\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv1 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv1\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv2 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv2\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv3 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv3\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv4 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv4\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv5 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv5\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv6 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv6\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv7 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv7\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv8 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv8\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv9 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv9\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv10 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv10\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yv11 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"yv11\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv0 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv0\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv1 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv1\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv2 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv2\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv3 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv3\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv4 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv4\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv5 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv5\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv6 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv6\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv7 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv7\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv8 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv8\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv9 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv9\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv10 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv10\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xv11 gpu.v(509) " "Verilog HDL Always Construct warning at gpu.v(509): inferring latch(es) for variable \"xv11\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv0 0 gpu.v(492) " "Net \"zv0\" at gpu.v(492) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 492 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv1 0 gpu.v(493) " "Net \"zv1\" at gpu.v(493) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 493 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv2 0 gpu.v(494) " "Net \"zv2\" at gpu.v(494) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 494 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv3 0 gpu.v(495) " "Net \"zv3\" at gpu.v(495) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 495 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv4 0 gpu.v(496) " "Net \"zv4\" at gpu.v(496) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 496 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv5 0 gpu.v(497) " "Net \"zv5\" at gpu.v(497) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 497 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv6 0 gpu.v(498) " "Net \"zv6\" at gpu.v(498) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 498 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv7 0 gpu.v(499) " "Net \"zv7\" at gpu.v(499) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 499 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv8 0 gpu.v(500) " "Net \"zv8\" at gpu.v(500) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 500 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv9 0 gpu.v(501) " "Net \"zv9\" at gpu.v(501) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 501 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv10 0 gpu.v(502) " "Net \"zv10\" at gpu.v(502) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 502 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zv11 0 gpu.v(503) " "Net \"zv11\" at gpu.v(503) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 503 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[0\] gpu.v(509) " "Inferred latch for \"xv11\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[1\] gpu.v(509) " "Inferred latch for \"xv11\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[2\] gpu.v(509) " "Inferred latch for \"xv11\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[3\] gpu.v(509) " "Inferred latch for \"xv11\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[4\] gpu.v(509) " "Inferred latch for \"xv11\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[5\] gpu.v(509) " "Inferred latch for \"xv11\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[6\] gpu.v(509) " "Inferred latch for \"xv11\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[7\] gpu.v(509) " "Inferred latch for \"xv11\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[8\] gpu.v(509) " "Inferred latch for \"xv11\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[9\] gpu.v(509) " "Inferred latch for \"xv11\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[10\] gpu.v(509) " "Inferred latch for \"xv11\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[11\] gpu.v(509) " "Inferred latch for \"xv11\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[12\] gpu.v(509) " "Inferred latch for \"xv11\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[13\] gpu.v(509) " "Inferred latch for \"xv11\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[14\] gpu.v(509) " "Inferred latch for \"xv11\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv11\[15\] gpu.v(509) " "Inferred latch for \"xv11\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[0\] gpu.v(509) " "Inferred latch for \"xv10\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[1\] gpu.v(509) " "Inferred latch for \"xv10\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[2\] gpu.v(509) " "Inferred latch for \"xv10\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[3\] gpu.v(509) " "Inferred latch for \"xv10\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[4\] gpu.v(509) " "Inferred latch for \"xv10\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[5\] gpu.v(509) " "Inferred latch for \"xv10\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[6\] gpu.v(509) " "Inferred latch for \"xv10\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[7\] gpu.v(509) " "Inferred latch for \"xv10\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[8\] gpu.v(509) " "Inferred latch for \"xv10\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[9\] gpu.v(509) " "Inferred latch for \"xv10\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[10\] gpu.v(509) " "Inferred latch for \"xv10\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[11\] gpu.v(509) " "Inferred latch for \"xv10\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[12\] gpu.v(509) " "Inferred latch for \"xv10\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[13\] gpu.v(509) " "Inferred latch for \"xv10\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[14\] gpu.v(509) " "Inferred latch for \"xv10\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv10\[15\] gpu.v(509) " "Inferred latch for \"xv10\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[0\] gpu.v(509) " "Inferred latch for \"xv9\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[1\] gpu.v(509) " "Inferred latch for \"xv9\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[2\] gpu.v(509) " "Inferred latch for \"xv9\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[3\] gpu.v(509) " "Inferred latch for \"xv9\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[4\] gpu.v(509) " "Inferred latch for \"xv9\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[5\] gpu.v(509) " "Inferred latch for \"xv9\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[6\] gpu.v(509) " "Inferred latch for \"xv9\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[7\] gpu.v(509) " "Inferred latch for \"xv9\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[8\] gpu.v(509) " "Inferred latch for \"xv9\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[9\] gpu.v(509) " "Inferred latch for \"xv9\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[10\] gpu.v(509) " "Inferred latch for \"xv9\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[11\] gpu.v(509) " "Inferred latch for \"xv9\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[12\] gpu.v(509) " "Inferred latch for \"xv9\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[13\] gpu.v(509) " "Inferred latch for \"xv9\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[14\] gpu.v(509) " "Inferred latch for \"xv9\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv9\[15\] gpu.v(509) " "Inferred latch for \"xv9\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[0\] gpu.v(509) " "Inferred latch for \"xv8\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[1\] gpu.v(509) " "Inferred latch for \"xv8\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[2\] gpu.v(509) " "Inferred latch for \"xv8\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[3\] gpu.v(509) " "Inferred latch for \"xv8\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[4\] gpu.v(509) " "Inferred latch for \"xv8\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[5\] gpu.v(509) " "Inferred latch for \"xv8\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[6\] gpu.v(509) " "Inferred latch for \"xv8\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[7\] gpu.v(509) " "Inferred latch for \"xv8\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[8\] gpu.v(509) " "Inferred latch for \"xv8\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[9\] gpu.v(509) " "Inferred latch for \"xv8\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[10\] gpu.v(509) " "Inferred latch for \"xv8\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[11\] gpu.v(509) " "Inferred latch for \"xv8\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[12\] gpu.v(509) " "Inferred latch for \"xv8\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[13\] gpu.v(509) " "Inferred latch for \"xv8\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[14\] gpu.v(509) " "Inferred latch for \"xv8\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv8\[15\] gpu.v(509) " "Inferred latch for \"xv8\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[0\] gpu.v(509) " "Inferred latch for \"xv7\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[1\] gpu.v(509) " "Inferred latch for \"xv7\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[2\] gpu.v(509) " "Inferred latch for \"xv7\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[3\] gpu.v(509) " "Inferred latch for \"xv7\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[4\] gpu.v(509) " "Inferred latch for \"xv7\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[5\] gpu.v(509) " "Inferred latch for \"xv7\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[6\] gpu.v(509) " "Inferred latch for \"xv7\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[7\] gpu.v(509) " "Inferred latch for \"xv7\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[8\] gpu.v(509) " "Inferred latch for \"xv7\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[9\] gpu.v(509) " "Inferred latch for \"xv7\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[10\] gpu.v(509) " "Inferred latch for \"xv7\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[11\] gpu.v(509) " "Inferred latch for \"xv7\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[12\] gpu.v(509) " "Inferred latch for \"xv7\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[13\] gpu.v(509) " "Inferred latch for \"xv7\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[14\] gpu.v(509) " "Inferred latch for \"xv7\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv7\[15\] gpu.v(509) " "Inferred latch for \"xv7\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[0\] gpu.v(509) " "Inferred latch for \"xv6\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[1\] gpu.v(509) " "Inferred latch for \"xv6\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[2\] gpu.v(509) " "Inferred latch for \"xv6\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[3\] gpu.v(509) " "Inferred latch for \"xv6\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[4\] gpu.v(509) " "Inferred latch for \"xv6\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[5\] gpu.v(509) " "Inferred latch for \"xv6\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[6\] gpu.v(509) " "Inferred latch for \"xv6\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[7\] gpu.v(509) " "Inferred latch for \"xv6\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[8\] gpu.v(509) " "Inferred latch for \"xv6\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[9\] gpu.v(509) " "Inferred latch for \"xv6\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[10\] gpu.v(509) " "Inferred latch for \"xv6\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[11\] gpu.v(509) " "Inferred latch for \"xv6\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[12\] gpu.v(509) " "Inferred latch for \"xv6\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[13\] gpu.v(509) " "Inferred latch for \"xv6\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[14\] gpu.v(509) " "Inferred latch for \"xv6\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv6\[15\] gpu.v(509) " "Inferred latch for \"xv6\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[0\] gpu.v(509) " "Inferred latch for \"xv5\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[1\] gpu.v(509) " "Inferred latch for \"xv5\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[2\] gpu.v(509) " "Inferred latch for \"xv5\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[3\] gpu.v(509) " "Inferred latch for \"xv5\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[4\] gpu.v(509) " "Inferred latch for \"xv5\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[5\] gpu.v(509) " "Inferred latch for \"xv5\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[6\] gpu.v(509) " "Inferred latch for \"xv5\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393349 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[7\] gpu.v(509) " "Inferred latch for \"xv5\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[8\] gpu.v(509) " "Inferred latch for \"xv5\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[9\] gpu.v(509) " "Inferred latch for \"xv5\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[10\] gpu.v(509) " "Inferred latch for \"xv5\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[11\] gpu.v(509) " "Inferred latch for \"xv5\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[12\] gpu.v(509) " "Inferred latch for \"xv5\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[13\] gpu.v(509) " "Inferred latch for \"xv5\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[14\] gpu.v(509) " "Inferred latch for \"xv5\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv5\[15\] gpu.v(509) " "Inferred latch for \"xv5\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[0\] gpu.v(509) " "Inferred latch for \"xv4\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[1\] gpu.v(509) " "Inferred latch for \"xv4\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[2\] gpu.v(509) " "Inferred latch for \"xv4\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[3\] gpu.v(509) " "Inferred latch for \"xv4\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[4\] gpu.v(509) " "Inferred latch for \"xv4\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[5\] gpu.v(509) " "Inferred latch for \"xv4\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[6\] gpu.v(509) " "Inferred latch for \"xv4\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[7\] gpu.v(509) " "Inferred latch for \"xv4\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[8\] gpu.v(509) " "Inferred latch for \"xv4\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[9\] gpu.v(509) " "Inferred latch for \"xv4\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[10\] gpu.v(509) " "Inferred latch for \"xv4\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[11\] gpu.v(509) " "Inferred latch for \"xv4\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[12\] gpu.v(509) " "Inferred latch for \"xv4\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[13\] gpu.v(509) " "Inferred latch for \"xv4\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[14\] gpu.v(509) " "Inferred latch for \"xv4\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv4\[15\] gpu.v(509) " "Inferred latch for \"xv4\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[0\] gpu.v(509) " "Inferred latch for \"xv3\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[1\] gpu.v(509) " "Inferred latch for \"xv3\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[2\] gpu.v(509) " "Inferred latch for \"xv3\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[3\] gpu.v(509) " "Inferred latch for \"xv3\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[4\] gpu.v(509) " "Inferred latch for \"xv3\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[5\] gpu.v(509) " "Inferred latch for \"xv3\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[6\] gpu.v(509) " "Inferred latch for \"xv3\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[7\] gpu.v(509) " "Inferred latch for \"xv3\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[8\] gpu.v(509) " "Inferred latch for \"xv3\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[9\] gpu.v(509) " "Inferred latch for \"xv3\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[10\] gpu.v(509) " "Inferred latch for \"xv3\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[11\] gpu.v(509) " "Inferred latch for \"xv3\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[12\] gpu.v(509) " "Inferred latch for \"xv3\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[13\] gpu.v(509) " "Inferred latch for \"xv3\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[14\] gpu.v(509) " "Inferred latch for \"xv3\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv3\[15\] gpu.v(509) " "Inferred latch for \"xv3\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[0\] gpu.v(509) " "Inferred latch for \"xv2\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[1\] gpu.v(509) " "Inferred latch for \"xv2\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[2\] gpu.v(509) " "Inferred latch for \"xv2\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[3\] gpu.v(509) " "Inferred latch for \"xv2\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[4\] gpu.v(509) " "Inferred latch for \"xv2\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[5\] gpu.v(509) " "Inferred latch for \"xv2\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[6\] gpu.v(509) " "Inferred latch for \"xv2\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[7\] gpu.v(509) " "Inferred latch for \"xv2\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[8\] gpu.v(509) " "Inferred latch for \"xv2\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[9\] gpu.v(509) " "Inferred latch for \"xv2\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[10\] gpu.v(509) " "Inferred latch for \"xv2\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[11\] gpu.v(509) " "Inferred latch for \"xv2\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[12\] gpu.v(509) " "Inferred latch for \"xv2\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[13\] gpu.v(509) " "Inferred latch for \"xv2\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[14\] gpu.v(509) " "Inferred latch for \"xv2\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv2\[15\] gpu.v(509) " "Inferred latch for \"xv2\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[0\] gpu.v(509) " "Inferred latch for \"xv1\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[1\] gpu.v(509) " "Inferred latch for \"xv1\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[2\] gpu.v(509) " "Inferred latch for \"xv1\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[3\] gpu.v(509) " "Inferred latch for \"xv1\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[4\] gpu.v(509) " "Inferred latch for \"xv1\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[5\] gpu.v(509) " "Inferred latch for \"xv1\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[6\] gpu.v(509) " "Inferred latch for \"xv1\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[7\] gpu.v(509) " "Inferred latch for \"xv1\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[8\] gpu.v(509) " "Inferred latch for \"xv1\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[9\] gpu.v(509) " "Inferred latch for \"xv1\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[10\] gpu.v(509) " "Inferred latch for \"xv1\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[11\] gpu.v(509) " "Inferred latch for \"xv1\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[12\] gpu.v(509) " "Inferred latch for \"xv1\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[13\] gpu.v(509) " "Inferred latch for \"xv1\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[14\] gpu.v(509) " "Inferred latch for \"xv1\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv1\[15\] gpu.v(509) " "Inferred latch for \"xv1\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[0\] gpu.v(509) " "Inferred latch for \"xv0\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[1\] gpu.v(509) " "Inferred latch for \"xv0\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[2\] gpu.v(509) " "Inferred latch for \"xv0\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[3\] gpu.v(509) " "Inferred latch for \"xv0\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[4\] gpu.v(509) " "Inferred latch for \"xv0\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[5\] gpu.v(509) " "Inferred latch for \"xv0\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[6\] gpu.v(509) " "Inferred latch for \"xv0\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[7\] gpu.v(509) " "Inferred latch for \"xv0\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[8\] gpu.v(509) " "Inferred latch for \"xv0\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[9\] gpu.v(509) " "Inferred latch for \"xv0\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[10\] gpu.v(509) " "Inferred latch for \"xv0\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[11\] gpu.v(509) " "Inferred latch for \"xv0\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[12\] gpu.v(509) " "Inferred latch for \"xv0\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[13\] gpu.v(509) " "Inferred latch for \"xv0\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[14\] gpu.v(509) " "Inferred latch for \"xv0\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xv0\[15\] gpu.v(509) " "Inferred latch for \"xv0\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[0\] gpu.v(509) " "Inferred latch for \"yv11\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[1\] gpu.v(509) " "Inferred latch for \"yv11\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[2\] gpu.v(509) " "Inferred latch for \"yv11\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[3\] gpu.v(509) " "Inferred latch for \"yv11\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[4\] gpu.v(509) " "Inferred latch for \"yv11\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[5\] gpu.v(509) " "Inferred latch for \"yv11\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[6\] gpu.v(509) " "Inferred latch for \"yv11\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[7\] gpu.v(509) " "Inferred latch for \"yv11\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[8\] gpu.v(509) " "Inferred latch for \"yv11\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[9\] gpu.v(509) " "Inferred latch for \"yv11\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[10\] gpu.v(509) " "Inferred latch for \"yv11\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[11\] gpu.v(509) " "Inferred latch for \"yv11\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[12\] gpu.v(509) " "Inferred latch for \"yv11\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[13\] gpu.v(509) " "Inferred latch for \"yv11\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[14\] gpu.v(509) " "Inferred latch for \"yv11\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv11\[15\] gpu.v(509) " "Inferred latch for \"yv11\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[0\] gpu.v(509) " "Inferred latch for \"yv10\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[1\] gpu.v(509) " "Inferred latch for \"yv10\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[2\] gpu.v(509) " "Inferred latch for \"yv10\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[3\] gpu.v(509) " "Inferred latch for \"yv10\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[4\] gpu.v(509) " "Inferred latch for \"yv10\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[5\] gpu.v(509) " "Inferred latch for \"yv10\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[6\] gpu.v(509) " "Inferred latch for \"yv10\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[7\] gpu.v(509) " "Inferred latch for \"yv10\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[8\] gpu.v(509) " "Inferred latch for \"yv10\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[9\] gpu.v(509) " "Inferred latch for \"yv10\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[10\] gpu.v(509) " "Inferred latch for \"yv10\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[11\] gpu.v(509) " "Inferred latch for \"yv10\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[12\] gpu.v(509) " "Inferred latch for \"yv10\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[13\] gpu.v(509) " "Inferred latch for \"yv10\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[14\] gpu.v(509) " "Inferred latch for \"yv10\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv10\[15\] gpu.v(509) " "Inferred latch for \"yv10\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[0\] gpu.v(509) " "Inferred latch for \"yv9\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[1\] gpu.v(509) " "Inferred latch for \"yv9\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[2\] gpu.v(509) " "Inferred latch for \"yv9\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[3\] gpu.v(509) " "Inferred latch for \"yv9\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[4\] gpu.v(509) " "Inferred latch for \"yv9\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[5\] gpu.v(509) " "Inferred latch for \"yv9\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[6\] gpu.v(509) " "Inferred latch for \"yv9\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[7\] gpu.v(509) " "Inferred latch for \"yv9\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[8\] gpu.v(509) " "Inferred latch for \"yv9\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[9\] gpu.v(509) " "Inferred latch for \"yv9\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[10\] gpu.v(509) " "Inferred latch for \"yv9\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[11\] gpu.v(509) " "Inferred latch for \"yv9\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[12\] gpu.v(509) " "Inferred latch for \"yv9\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[13\] gpu.v(509) " "Inferred latch for \"yv9\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[14\] gpu.v(509) " "Inferred latch for \"yv9\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv9\[15\] gpu.v(509) " "Inferred latch for \"yv9\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[0\] gpu.v(509) " "Inferred latch for \"yv8\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[1\] gpu.v(509) " "Inferred latch for \"yv8\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[2\] gpu.v(509) " "Inferred latch for \"yv8\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[3\] gpu.v(509) " "Inferred latch for \"yv8\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[4\] gpu.v(509) " "Inferred latch for \"yv8\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[5\] gpu.v(509) " "Inferred latch for \"yv8\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[6\] gpu.v(509) " "Inferred latch for \"yv8\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[7\] gpu.v(509) " "Inferred latch for \"yv8\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[8\] gpu.v(509) " "Inferred latch for \"yv8\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[9\] gpu.v(509) " "Inferred latch for \"yv8\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[10\] gpu.v(509) " "Inferred latch for \"yv8\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[11\] gpu.v(509) " "Inferred latch for \"yv8\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[12\] gpu.v(509) " "Inferred latch for \"yv8\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[13\] gpu.v(509) " "Inferred latch for \"yv8\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[14\] gpu.v(509) " "Inferred latch for \"yv8\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv8\[15\] gpu.v(509) " "Inferred latch for \"yv8\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[0\] gpu.v(509) " "Inferred latch for \"yv7\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[1\] gpu.v(509) " "Inferred latch for \"yv7\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[2\] gpu.v(509) " "Inferred latch for \"yv7\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[3\] gpu.v(509) " "Inferred latch for \"yv7\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[4\] gpu.v(509) " "Inferred latch for \"yv7\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[5\] gpu.v(509) " "Inferred latch for \"yv7\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[6\] gpu.v(509) " "Inferred latch for \"yv7\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[7\] gpu.v(509) " "Inferred latch for \"yv7\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[8\] gpu.v(509) " "Inferred latch for \"yv7\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[9\] gpu.v(509) " "Inferred latch for \"yv7\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[10\] gpu.v(509) " "Inferred latch for \"yv7\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[11\] gpu.v(509) " "Inferred latch for \"yv7\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[12\] gpu.v(509) " "Inferred latch for \"yv7\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[13\] gpu.v(509) " "Inferred latch for \"yv7\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[14\] gpu.v(509) " "Inferred latch for \"yv7\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv7\[15\] gpu.v(509) " "Inferred latch for \"yv7\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[0\] gpu.v(509) " "Inferred latch for \"yv6\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[1\] gpu.v(509) " "Inferred latch for \"yv6\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[2\] gpu.v(509) " "Inferred latch for \"yv6\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[3\] gpu.v(509) " "Inferred latch for \"yv6\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[4\] gpu.v(509) " "Inferred latch for \"yv6\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[5\] gpu.v(509) " "Inferred latch for \"yv6\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[6\] gpu.v(509) " "Inferred latch for \"yv6\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[7\] gpu.v(509) " "Inferred latch for \"yv6\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[8\] gpu.v(509) " "Inferred latch for \"yv6\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[9\] gpu.v(509) " "Inferred latch for \"yv6\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[10\] gpu.v(509) " "Inferred latch for \"yv6\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[11\] gpu.v(509) " "Inferred latch for \"yv6\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[12\] gpu.v(509) " "Inferred latch for \"yv6\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[13\] gpu.v(509) " "Inferred latch for \"yv6\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[14\] gpu.v(509) " "Inferred latch for \"yv6\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv6\[15\] gpu.v(509) " "Inferred latch for \"yv6\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[0\] gpu.v(509) " "Inferred latch for \"yv5\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[1\] gpu.v(509) " "Inferred latch for \"yv5\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[2\] gpu.v(509) " "Inferred latch for \"yv5\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[3\] gpu.v(509) " "Inferred latch for \"yv5\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[4\] gpu.v(509) " "Inferred latch for \"yv5\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[5\] gpu.v(509) " "Inferred latch for \"yv5\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[6\] gpu.v(509) " "Inferred latch for \"yv5\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[7\] gpu.v(509) " "Inferred latch for \"yv5\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[8\] gpu.v(509) " "Inferred latch for \"yv5\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[9\] gpu.v(509) " "Inferred latch for \"yv5\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[10\] gpu.v(509) " "Inferred latch for \"yv5\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[11\] gpu.v(509) " "Inferred latch for \"yv5\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[12\] gpu.v(509) " "Inferred latch for \"yv5\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[13\] gpu.v(509) " "Inferred latch for \"yv5\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[14\] gpu.v(509) " "Inferred latch for \"yv5\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv5\[15\] gpu.v(509) " "Inferred latch for \"yv5\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[0\] gpu.v(509) " "Inferred latch for \"yv4\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[1\] gpu.v(509) " "Inferred latch for \"yv4\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[2\] gpu.v(509) " "Inferred latch for \"yv4\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[3\] gpu.v(509) " "Inferred latch for \"yv4\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[4\] gpu.v(509) " "Inferred latch for \"yv4\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[5\] gpu.v(509) " "Inferred latch for \"yv4\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[6\] gpu.v(509) " "Inferred latch for \"yv4\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[7\] gpu.v(509) " "Inferred latch for \"yv4\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[8\] gpu.v(509) " "Inferred latch for \"yv4\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[9\] gpu.v(509) " "Inferred latch for \"yv4\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[10\] gpu.v(509) " "Inferred latch for \"yv4\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[11\] gpu.v(509) " "Inferred latch for \"yv4\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[12\] gpu.v(509) " "Inferred latch for \"yv4\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[13\] gpu.v(509) " "Inferred latch for \"yv4\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[14\] gpu.v(509) " "Inferred latch for \"yv4\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv4\[15\] gpu.v(509) " "Inferred latch for \"yv4\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[0\] gpu.v(509) " "Inferred latch for \"yv3\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[1\] gpu.v(509) " "Inferred latch for \"yv3\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[2\] gpu.v(509) " "Inferred latch for \"yv3\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[3\] gpu.v(509) " "Inferred latch for \"yv3\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[4\] gpu.v(509) " "Inferred latch for \"yv3\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[5\] gpu.v(509) " "Inferred latch for \"yv3\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[6\] gpu.v(509) " "Inferred latch for \"yv3\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[7\] gpu.v(509) " "Inferred latch for \"yv3\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[8\] gpu.v(509) " "Inferred latch for \"yv3\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[9\] gpu.v(509) " "Inferred latch for \"yv3\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[10\] gpu.v(509) " "Inferred latch for \"yv3\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[11\] gpu.v(509) " "Inferred latch for \"yv3\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[12\] gpu.v(509) " "Inferred latch for \"yv3\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[13\] gpu.v(509) " "Inferred latch for \"yv3\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[14\] gpu.v(509) " "Inferred latch for \"yv3\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv3\[15\] gpu.v(509) " "Inferred latch for \"yv3\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[0\] gpu.v(509) " "Inferred latch for \"yv2\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[1\] gpu.v(509) " "Inferred latch for \"yv2\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[2\] gpu.v(509) " "Inferred latch for \"yv2\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[3\] gpu.v(509) " "Inferred latch for \"yv2\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[4\] gpu.v(509) " "Inferred latch for \"yv2\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[5\] gpu.v(509) " "Inferred latch for \"yv2\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[6\] gpu.v(509) " "Inferred latch for \"yv2\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[7\] gpu.v(509) " "Inferred latch for \"yv2\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[8\] gpu.v(509) " "Inferred latch for \"yv2\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[9\] gpu.v(509) " "Inferred latch for \"yv2\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[10\] gpu.v(509) " "Inferred latch for \"yv2\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[11\] gpu.v(509) " "Inferred latch for \"yv2\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[12\] gpu.v(509) " "Inferred latch for \"yv2\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[13\] gpu.v(509) " "Inferred latch for \"yv2\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[14\] gpu.v(509) " "Inferred latch for \"yv2\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv2\[15\] gpu.v(509) " "Inferred latch for \"yv2\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[0\] gpu.v(509) " "Inferred latch for \"yv1\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[1\] gpu.v(509) " "Inferred latch for \"yv1\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[2\] gpu.v(509) " "Inferred latch for \"yv1\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[3\] gpu.v(509) " "Inferred latch for \"yv1\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[4\] gpu.v(509) " "Inferred latch for \"yv1\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[5\] gpu.v(509) " "Inferred latch for \"yv1\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[6\] gpu.v(509) " "Inferred latch for \"yv1\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[7\] gpu.v(509) " "Inferred latch for \"yv1\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[8\] gpu.v(509) " "Inferred latch for \"yv1\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[9\] gpu.v(509) " "Inferred latch for \"yv1\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[10\] gpu.v(509) " "Inferred latch for \"yv1\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[11\] gpu.v(509) " "Inferred latch for \"yv1\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[12\] gpu.v(509) " "Inferred latch for \"yv1\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[13\] gpu.v(509) " "Inferred latch for \"yv1\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[14\] gpu.v(509) " "Inferred latch for \"yv1\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv1\[15\] gpu.v(509) " "Inferred latch for \"yv1\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[0\] gpu.v(509) " "Inferred latch for \"yv0\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[1\] gpu.v(509) " "Inferred latch for \"yv0\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[2\] gpu.v(509) " "Inferred latch for \"yv0\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[3\] gpu.v(509) " "Inferred latch for \"yv0\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[4\] gpu.v(509) " "Inferred latch for \"yv0\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[5\] gpu.v(509) " "Inferred latch for \"yv0\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[6\] gpu.v(509) " "Inferred latch for \"yv0\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[7\] gpu.v(509) " "Inferred latch for \"yv0\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[8\] gpu.v(509) " "Inferred latch for \"yv0\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[9\] gpu.v(509) " "Inferred latch for \"yv0\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[10\] gpu.v(509) " "Inferred latch for \"yv0\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[11\] gpu.v(509) " "Inferred latch for \"yv0\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[12\] gpu.v(509) " "Inferred latch for \"yv0\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[13\] gpu.v(509) " "Inferred latch for \"yv0\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[14\] gpu.v(509) " "Inferred latch for \"yv0\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yv0\[15\] gpu.v(509) " "Inferred latch for \"yv0\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[0\] gpu.v(509) " "Inferred latch for \"u11\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[1\] gpu.v(509) " "Inferred latch for \"u11\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[2\] gpu.v(509) " "Inferred latch for \"u11\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[3\] gpu.v(509) " "Inferred latch for \"u11\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[4\] gpu.v(509) " "Inferred latch for \"u11\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[5\] gpu.v(509) " "Inferred latch for \"u11\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[6\] gpu.v(509) " "Inferred latch for \"u11\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[7\] gpu.v(509) " "Inferred latch for \"u11\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[8\] gpu.v(509) " "Inferred latch for \"u11\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[9\] gpu.v(509) " "Inferred latch for \"u11\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[10\] gpu.v(509) " "Inferred latch for \"u11\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[11\] gpu.v(509) " "Inferred latch for \"u11\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[12\] gpu.v(509) " "Inferred latch for \"u11\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[13\] gpu.v(509) " "Inferred latch for \"u11\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[14\] gpu.v(509) " "Inferred latch for \"u11\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[15\] gpu.v(509) " "Inferred latch for \"u11\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[16\] gpu.v(509) " "Inferred latch for \"u11\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[17\] gpu.v(509) " "Inferred latch for \"u11\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[18\] gpu.v(509) " "Inferred latch for \"u11\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[19\] gpu.v(509) " "Inferred latch for \"u11\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[20\] gpu.v(509) " "Inferred latch for \"u11\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[21\] gpu.v(509) " "Inferred latch for \"u11\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[22\] gpu.v(509) " "Inferred latch for \"u11\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[23\] gpu.v(509) " "Inferred latch for \"u11\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[24\] gpu.v(509) " "Inferred latch for \"u11\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[25\] gpu.v(509) " "Inferred latch for \"u11\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[26\] gpu.v(509) " "Inferred latch for \"u11\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[27\] gpu.v(509) " "Inferred latch for \"u11\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[28\] gpu.v(509) " "Inferred latch for \"u11\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[29\] gpu.v(509) " "Inferred latch for \"u11\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[30\] gpu.v(509) " "Inferred latch for \"u11\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[31\] gpu.v(509) " "Inferred latch for \"u11\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[32\] gpu.v(509) " "Inferred latch for \"u11\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[33\] gpu.v(509) " "Inferred latch for \"u11\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[34\] gpu.v(509) " "Inferred latch for \"u11\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[35\] gpu.v(509) " "Inferred latch for \"u11\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[36\] gpu.v(509) " "Inferred latch for \"u11\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[37\] gpu.v(509) " "Inferred latch for \"u11\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[38\] gpu.v(509) " "Inferred latch for \"u11\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[39\] gpu.v(509) " "Inferred latch for \"u11\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[40\] gpu.v(509) " "Inferred latch for \"u11\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[41\] gpu.v(509) " "Inferred latch for \"u11\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[42\] gpu.v(509) " "Inferred latch for \"u11\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[43\] gpu.v(509) " "Inferred latch for \"u11\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[44\] gpu.v(509) " "Inferred latch for \"u11\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[45\] gpu.v(509) " "Inferred latch for \"u11\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[46\] gpu.v(509) " "Inferred latch for \"u11\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u11\[47\] gpu.v(509) " "Inferred latch for \"u11\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[0\] gpu.v(509) " "Inferred latch for \"u10\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[1\] gpu.v(509) " "Inferred latch for \"u10\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[2\] gpu.v(509) " "Inferred latch for \"u10\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393365 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[3\] gpu.v(509) " "Inferred latch for \"u10\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[4\] gpu.v(509) " "Inferred latch for \"u10\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[5\] gpu.v(509) " "Inferred latch for \"u10\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[6\] gpu.v(509) " "Inferred latch for \"u10\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[7\] gpu.v(509) " "Inferred latch for \"u10\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[8\] gpu.v(509) " "Inferred latch for \"u10\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[9\] gpu.v(509) " "Inferred latch for \"u10\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[10\] gpu.v(509) " "Inferred latch for \"u10\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[11\] gpu.v(509) " "Inferred latch for \"u10\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[12\] gpu.v(509) " "Inferred latch for \"u10\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[13\] gpu.v(509) " "Inferred latch for \"u10\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[14\] gpu.v(509) " "Inferred latch for \"u10\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[15\] gpu.v(509) " "Inferred latch for \"u10\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[16\] gpu.v(509) " "Inferred latch for \"u10\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[17\] gpu.v(509) " "Inferred latch for \"u10\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[18\] gpu.v(509) " "Inferred latch for \"u10\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[19\] gpu.v(509) " "Inferred latch for \"u10\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[20\] gpu.v(509) " "Inferred latch for \"u10\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[21\] gpu.v(509) " "Inferred latch for \"u10\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[22\] gpu.v(509) " "Inferred latch for \"u10\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[23\] gpu.v(509) " "Inferred latch for \"u10\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[24\] gpu.v(509) " "Inferred latch for \"u10\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[25\] gpu.v(509) " "Inferred latch for \"u10\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[26\] gpu.v(509) " "Inferred latch for \"u10\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[27\] gpu.v(509) " "Inferred latch for \"u10\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[28\] gpu.v(509) " "Inferred latch for \"u10\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[29\] gpu.v(509) " "Inferred latch for \"u10\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[30\] gpu.v(509) " "Inferred latch for \"u10\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[31\] gpu.v(509) " "Inferred latch for \"u10\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[32\] gpu.v(509) " "Inferred latch for \"u10\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[33\] gpu.v(509) " "Inferred latch for \"u10\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[34\] gpu.v(509) " "Inferred latch for \"u10\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[35\] gpu.v(509) " "Inferred latch for \"u10\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[36\] gpu.v(509) " "Inferred latch for \"u10\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[37\] gpu.v(509) " "Inferred latch for \"u10\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[38\] gpu.v(509) " "Inferred latch for \"u10\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[39\] gpu.v(509) " "Inferred latch for \"u10\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[40\] gpu.v(509) " "Inferred latch for \"u10\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[41\] gpu.v(509) " "Inferred latch for \"u10\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[42\] gpu.v(509) " "Inferred latch for \"u10\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[43\] gpu.v(509) " "Inferred latch for \"u10\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[44\] gpu.v(509) " "Inferred latch for \"u10\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[45\] gpu.v(509) " "Inferred latch for \"u10\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[46\] gpu.v(509) " "Inferred latch for \"u10\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u10\[47\] gpu.v(509) " "Inferred latch for \"u10\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[0\] gpu.v(509) " "Inferred latch for \"u9\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[1\] gpu.v(509) " "Inferred latch for \"u9\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[2\] gpu.v(509) " "Inferred latch for \"u9\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[3\] gpu.v(509) " "Inferred latch for \"u9\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[4\] gpu.v(509) " "Inferred latch for \"u9\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[5\] gpu.v(509) " "Inferred latch for \"u9\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[6\] gpu.v(509) " "Inferred latch for \"u9\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[7\] gpu.v(509) " "Inferred latch for \"u9\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[8\] gpu.v(509) " "Inferred latch for \"u9\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[9\] gpu.v(509) " "Inferred latch for \"u9\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[10\] gpu.v(509) " "Inferred latch for \"u9\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[11\] gpu.v(509) " "Inferred latch for \"u9\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[12\] gpu.v(509) " "Inferred latch for \"u9\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[13\] gpu.v(509) " "Inferred latch for \"u9\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[14\] gpu.v(509) " "Inferred latch for \"u9\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[15\] gpu.v(509) " "Inferred latch for \"u9\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[16\] gpu.v(509) " "Inferred latch for \"u9\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[17\] gpu.v(509) " "Inferred latch for \"u9\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[18\] gpu.v(509) " "Inferred latch for \"u9\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[19\] gpu.v(509) " "Inferred latch for \"u9\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[20\] gpu.v(509) " "Inferred latch for \"u9\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[21\] gpu.v(509) " "Inferred latch for \"u9\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[22\] gpu.v(509) " "Inferred latch for \"u9\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[23\] gpu.v(509) " "Inferred latch for \"u9\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[24\] gpu.v(509) " "Inferred latch for \"u9\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[25\] gpu.v(509) " "Inferred latch for \"u9\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[26\] gpu.v(509) " "Inferred latch for \"u9\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[27\] gpu.v(509) " "Inferred latch for \"u9\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[28\] gpu.v(509) " "Inferred latch for \"u9\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[29\] gpu.v(509) " "Inferred latch for \"u9\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[30\] gpu.v(509) " "Inferred latch for \"u9\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[31\] gpu.v(509) " "Inferred latch for \"u9\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[32\] gpu.v(509) " "Inferred latch for \"u9\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[33\] gpu.v(509) " "Inferred latch for \"u9\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[34\] gpu.v(509) " "Inferred latch for \"u9\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[35\] gpu.v(509) " "Inferred latch for \"u9\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[36\] gpu.v(509) " "Inferred latch for \"u9\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[37\] gpu.v(509) " "Inferred latch for \"u9\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[38\] gpu.v(509) " "Inferred latch for \"u9\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[39\] gpu.v(509) " "Inferred latch for \"u9\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[40\] gpu.v(509) " "Inferred latch for \"u9\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[41\] gpu.v(509) " "Inferred latch for \"u9\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[42\] gpu.v(509) " "Inferred latch for \"u9\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[43\] gpu.v(509) " "Inferred latch for \"u9\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[44\] gpu.v(509) " "Inferred latch for \"u9\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[45\] gpu.v(509) " "Inferred latch for \"u9\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[46\] gpu.v(509) " "Inferred latch for \"u9\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u9\[47\] gpu.v(509) " "Inferred latch for \"u9\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[0\] gpu.v(509) " "Inferred latch for \"u8\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[1\] gpu.v(509) " "Inferred latch for \"u8\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[2\] gpu.v(509) " "Inferred latch for \"u8\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[3\] gpu.v(509) " "Inferred latch for \"u8\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[4\] gpu.v(509) " "Inferred latch for \"u8\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[5\] gpu.v(509) " "Inferred latch for \"u8\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[6\] gpu.v(509) " "Inferred latch for \"u8\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[7\] gpu.v(509) " "Inferred latch for \"u8\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[8\] gpu.v(509) " "Inferred latch for \"u8\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[9\] gpu.v(509) " "Inferred latch for \"u8\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[10\] gpu.v(509) " "Inferred latch for \"u8\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[11\] gpu.v(509) " "Inferred latch for \"u8\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[12\] gpu.v(509) " "Inferred latch for \"u8\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[13\] gpu.v(509) " "Inferred latch for \"u8\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[14\] gpu.v(509) " "Inferred latch for \"u8\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[15\] gpu.v(509) " "Inferred latch for \"u8\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[16\] gpu.v(509) " "Inferred latch for \"u8\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[17\] gpu.v(509) " "Inferred latch for \"u8\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[18\] gpu.v(509) " "Inferred latch for \"u8\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[19\] gpu.v(509) " "Inferred latch for \"u8\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[20\] gpu.v(509) " "Inferred latch for \"u8\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[21\] gpu.v(509) " "Inferred latch for \"u8\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[22\] gpu.v(509) " "Inferred latch for \"u8\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[23\] gpu.v(509) " "Inferred latch for \"u8\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[24\] gpu.v(509) " "Inferred latch for \"u8\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[25\] gpu.v(509) " "Inferred latch for \"u8\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[26\] gpu.v(509) " "Inferred latch for \"u8\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[27\] gpu.v(509) " "Inferred latch for \"u8\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[28\] gpu.v(509) " "Inferred latch for \"u8\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[29\] gpu.v(509) " "Inferred latch for \"u8\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[30\] gpu.v(509) " "Inferred latch for \"u8\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[31\] gpu.v(509) " "Inferred latch for \"u8\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[32\] gpu.v(509) " "Inferred latch for \"u8\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[33\] gpu.v(509) " "Inferred latch for \"u8\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[34\] gpu.v(509) " "Inferred latch for \"u8\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[35\] gpu.v(509) " "Inferred latch for \"u8\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[36\] gpu.v(509) " "Inferred latch for \"u8\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[37\] gpu.v(509) " "Inferred latch for \"u8\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[38\] gpu.v(509) " "Inferred latch for \"u8\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[39\] gpu.v(509) " "Inferred latch for \"u8\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[40\] gpu.v(509) " "Inferred latch for \"u8\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[41\] gpu.v(509) " "Inferred latch for \"u8\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[42\] gpu.v(509) " "Inferred latch for \"u8\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[43\] gpu.v(509) " "Inferred latch for \"u8\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[44\] gpu.v(509) " "Inferred latch for \"u8\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[45\] gpu.v(509) " "Inferred latch for \"u8\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[46\] gpu.v(509) " "Inferred latch for \"u8\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u8\[47\] gpu.v(509) " "Inferred latch for \"u8\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[0\] gpu.v(509) " "Inferred latch for \"u7\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[1\] gpu.v(509) " "Inferred latch for \"u7\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[2\] gpu.v(509) " "Inferred latch for \"u7\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[3\] gpu.v(509) " "Inferred latch for \"u7\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[4\] gpu.v(509) " "Inferred latch for \"u7\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[5\] gpu.v(509) " "Inferred latch for \"u7\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[6\] gpu.v(509) " "Inferred latch for \"u7\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[7\] gpu.v(509) " "Inferred latch for \"u7\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[8\] gpu.v(509) " "Inferred latch for \"u7\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[9\] gpu.v(509) " "Inferred latch for \"u7\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[10\] gpu.v(509) " "Inferred latch for \"u7\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[11\] gpu.v(509) " "Inferred latch for \"u7\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[12\] gpu.v(509) " "Inferred latch for \"u7\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[13\] gpu.v(509) " "Inferred latch for \"u7\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[14\] gpu.v(509) " "Inferred latch for \"u7\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[15\] gpu.v(509) " "Inferred latch for \"u7\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[16\] gpu.v(509) " "Inferred latch for \"u7\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[17\] gpu.v(509) " "Inferred latch for \"u7\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[18\] gpu.v(509) " "Inferred latch for \"u7\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[19\] gpu.v(509) " "Inferred latch for \"u7\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[20\] gpu.v(509) " "Inferred latch for \"u7\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[21\] gpu.v(509) " "Inferred latch for \"u7\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[22\] gpu.v(509) " "Inferred latch for \"u7\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[23\] gpu.v(509) " "Inferred latch for \"u7\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[24\] gpu.v(509) " "Inferred latch for \"u7\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[25\] gpu.v(509) " "Inferred latch for \"u7\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[26\] gpu.v(509) " "Inferred latch for \"u7\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[27\] gpu.v(509) " "Inferred latch for \"u7\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[28\] gpu.v(509) " "Inferred latch for \"u7\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[29\] gpu.v(509) " "Inferred latch for \"u7\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[30\] gpu.v(509) " "Inferred latch for \"u7\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[31\] gpu.v(509) " "Inferred latch for \"u7\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[32\] gpu.v(509) " "Inferred latch for \"u7\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[33\] gpu.v(509) " "Inferred latch for \"u7\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[34\] gpu.v(509) " "Inferred latch for \"u7\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[35\] gpu.v(509) " "Inferred latch for \"u7\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[36\] gpu.v(509) " "Inferred latch for \"u7\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[37\] gpu.v(509) " "Inferred latch for \"u7\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[38\] gpu.v(509) " "Inferred latch for \"u7\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[39\] gpu.v(509) " "Inferred latch for \"u7\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[40\] gpu.v(509) " "Inferred latch for \"u7\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[41\] gpu.v(509) " "Inferred latch for \"u7\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[42\] gpu.v(509) " "Inferred latch for \"u7\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[43\] gpu.v(509) " "Inferred latch for \"u7\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[44\] gpu.v(509) " "Inferred latch for \"u7\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[45\] gpu.v(509) " "Inferred latch for \"u7\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[46\] gpu.v(509) " "Inferred latch for \"u7\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u7\[47\] gpu.v(509) " "Inferred latch for \"u7\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[0\] gpu.v(509) " "Inferred latch for \"u6\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[1\] gpu.v(509) " "Inferred latch for \"u6\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[2\] gpu.v(509) " "Inferred latch for \"u6\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[3\] gpu.v(509) " "Inferred latch for \"u6\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[4\] gpu.v(509) " "Inferred latch for \"u6\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[5\] gpu.v(509) " "Inferred latch for \"u6\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[6\] gpu.v(509) " "Inferred latch for \"u6\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[7\] gpu.v(509) " "Inferred latch for \"u6\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[8\] gpu.v(509) " "Inferred latch for \"u6\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[9\] gpu.v(509) " "Inferred latch for \"u6\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[10\] gpu.v(509) " "Inferred latch for \"u6\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[11\] gpu.v(509) " "Inferred latch for \"u6\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[12\] gpu.v(509) " "Inferred latch for \"u6\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[13\] gpu.v(509) " "Inferred latch for \"u6\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[14\] gpu.v(509) " "Inferred latch for \"u6\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[15\] gpu.v(509) " "Inferred latch for \"u6\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[16\] gpu.v(509) " "Inferred latch for \"u6\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[17\] gpu.v(509) " "Inferred latch for \"u6\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[18\] gpu.v(509) " "Inferred latch for \"u6\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[19\] gpu.v(509) " "Inferred latch for \"u6\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[20\] gpu.v(509) " "Inferred latch for \"u6\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[21\] gpu.v(509) " "Inferred latch for \"u6\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[22\] gpu.v(509) " "Inferred latch for \"u6\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[23\] gpu.v(509) " "Inferred latch for \"u6\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[24\] gpu.v(509) " "Inferred latch for \"u6\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[25\] gpu.v(509) " "Inferred latch for \"u6\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[26\] gpu.v(509) " "Inferred latch for \"u6\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[27\] gpu.v(509) " "Inferred latch for \"u6\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[28\] gpu.v(509) " "Inferred latch for \"u6\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[29\] gpu.v(509) " "Inferred latch for \"u6\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[30\] gpu.v(509) " "Inferred latch for \"u6\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[31\] gpu.v(509) " "Inferred latch for \"u6\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[32\] gpu.v(509) " "Inferred latch for \"u6\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[33\] gpu.v(509) " "Inferred latch for \"u6\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[34\] gpu.v(509) " "Inferred latch for \"u6\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[35\] gpu.v(509) " "Inferred latch for \"u6\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[36\] gpu.v(509) " "Inferred latch for \"u6\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[37\] gpu.v(509) " "Inferred latch for \"u6\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[38\] gpu.v(509) " "Inferred latch for \"u6\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[39\] gpu.v(509) " "Inferred latch for \"u6\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[40\] gpu.v(509) " "Inferred latch for \"u6\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[41\] gpu.v(509) " "Inferred latch for \"u6\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[42\] gpu.v(509) " "Inferred latch for \"u6\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[43\] gpu.v(509) " "Inferred latch for \"u6\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[44\] gpu.v(509) " "Inferred latch for \"u6\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[45\] gpu.v(509) " "Inferred latch for \"u6\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[46\] gpu.v(509) " "Inferred latch for \"u6\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u6\[47\] gpu.v(509) " "Inferred latch for \"u6\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[0\] gpu.v(509) " "Inferred latch for \"u5\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[1\] gpu.v(509) " "Inferred latch for \"u5\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[2\] gpu.v(509) " "Inferred latch for \"u5\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[3\] gpu.v(509) " "Inferred latch for \"u5\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[4\] gpu.v(509) " "Inferred latch for \"u5\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[5\] gpu.v(509) " "Inferred latch for \"u5\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[6\] gpu.v(509) " "Inferred latch for \"u5\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[7\] gpu.v(509) " "Inferred latch for \"u5\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[8\] gpu.v(509) " "Inferred latch for \"u5\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[9\] gpu.v(509) " "Inferred latch for \"u5\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[10\] gpu.v(509) " "Inferred latch for \"u5\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[11\] gpu.v(509) " "Inferred latch for \"u5\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[12\] gpu.v(509) " "Inferred latch for \"u5\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[13\] gpu.v(509) " "Inferred latch for \"u5\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[14\] gpu.v(509) " "Inferred latch for \"u5\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[15\] gpu.v(509) " "Inferred latch for \"u5\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[16\] gpu.v(509) " "Inferred latch for \"u5\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[17\] gpu.v(509) " "Inferred latch for \"u5\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[18\] gpu.v(509) " "Inferred latch for \"u5\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[19\] gpu.v(509) " "Inferred latch for \"u5\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[20\] gpu.v(509) " "Inferred latch for \"u5\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[21\] gpu.v(509) " "Inferred latch for \"u5\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[22\] gpu.v(509) " "Inferred latch for \"u5\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[23\] gpu.v(509) " "Inferred latch for \"u5\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[24\] gpu.v(509) " "Inferred latch for \"u5\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[25\] gpu.v(509) " "Inferred latch for \"u5\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[26\] gpu.v(509) " "Inferred latch for \"u5\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[27\] gpu.v(509) " "Inferred latch for \"u5\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[28\] gpu.v(509) " "Inferred latch for \"u5\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[29\] gpu.v(509) " "Inferred latch for \"u5\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[30\] gpu.v(509) " "Inferred latch for \"u5\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[31\] gpu.v(509) " "Inferred latch for \"u5\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[32\] gpu.v(509) " "Inferred latch for \"u5\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[33\] gpu.v(509) " "Inferred latch for \"u5\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[34\] gpu.v(509) " "Inferred latch for \"u5\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[35\] gpu.v(509) " "Inferred latch for \"u5\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[36\] gpu.v(509) " "Inferred latch for \"u5\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[37\] gpu.v(509) " "Inferred latch for \"u5\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[38\] gpu.v(509) " "Inferred latch for \"u5\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[39\] gpu.v(509) " "Inferred latch for \"u5\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[40\] gpu.v(509) " "Inferred latch for \"u5\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[41\] gpu.v(509) " "Inferred latch for \"u5\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[42\] gpu.v(509) " "Inferred latch for \"u5\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[43\] gpu.v(509) " "Inferred latch for \"u5\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[44\] gpu.v(509) " "Inferred latch for \"u5\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[45\] gpu.v(509) " "Inferred latch for \"u5\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[46\] gpu.v(509) " "Inferred latch for \"u5\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u5\[47\] gpu.v(509) " "Inferred latch for \"u5\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[0\] gpu.v(509) " "Inferred latch for \"u4\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[1\] gpu.v(509) " "Inferred latch for \"u4\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393380 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[2\] gpu.v(509) " "Inferred latch for \"u4\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[3\] gpu.v(509) " "Inferred latch for \"u4\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[4\] gpu.v(509) " "Inferred latch for \"u4\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[5\] gpu.v(509) " "Inferred latch for \"u4\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[6\] gpu.v(509) " "Inferred latch for \"u4\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[7\] gpu.v(509) " "Inferred latch for \"u4\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[8\] gpu.v(509) " "Inferred latch for \"u4\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[9\] gpu.v(509) " "Inferred latch for \"u4\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[10\] gpu.v(509) " "Inferred latch for \"u4\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[11\] gpu.v(509) " "Inferred latch for \"u4\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[12\] gpu.v(509) " "Inferred latch for \"u4\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[13\] gpu.v(509) " "Inferred latch for \"u4\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[14\] gpu.v(509) " "Inferred latch for \"u4\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[15\] gpu.v(509) " "Inferred latch for \"u4\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[16\] gpu.v(509) " "Inferred latch for \"u4\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[17\] gpu.v(509) " "Inferred latch for \"u4\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[18\] gpu.v(509) " "Inferred latch for \"u4\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[19\] gpu.v(509) " "Inferred latch for \"u4\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[20\] gpu.v(509) " "Inferred latch for \"u4\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[21\] gpu.v(509) " "Inferred latch for \"u4\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[22\] gpu.v(509) " "Inferred latch for \"u4\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[23\] gpu.v(509) " "Inferred latch for \"u4\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[24\] gpu.v(509) " "Inferred latch for \"u4\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[25\] gpu.v(509) " "Inferred latch for \"u4\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[26\] gpu.v(509) " "Inferred latch for \"u4\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[27\] gpu.v(509) " "Inferred latch for \"u4\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[28\] gpu.v(509) " "Inferred latch for \"u4\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[29\] gpu.v(509) " "Inferred latch for \"u4\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[30\] gpu.v(509) " "Inferred latch for \"u4\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[31\] gpu.v(509) " "Inferred latch for \"u4\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[32\] gpu.v(509) " "Inferred latch for \"u4\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[33\] gpu.v(509) " "Inferred latch for \"u4\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[34\] gpu.v(509) " "Inferred latch for \"u4\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[35\] gpu.v(509) " "Inferred latch for \"u4\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[36\] gpu.v(509) " "Inferred latch for \"u4\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[37\] gpu.v(509) " "Inferred latch for \"u4\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[38\] gpu.v(509) " "Inferred latch for \"u4\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[39\] gpu.v(509) " "Inferred latch for \"u4\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[40\] gpu.v(509) " "Inferred latch for \"u4\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[41\] gpu.v(509) " "Inferred latch for \"u4\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[42\] gpu.v(509) " "Inferred latch for \"u4\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[43\] gpu.v(509) " "Inferred latch for \"u4\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[44\] gpu.v(509) " "Inferred latch for \"u4\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[45\] gpu.v(509) " "Inferred latch for \"u4\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[46\] gpu.v(509) " "Inferred latch for \"u4\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u4\[47\] gpu.v(509) " "Inferred latch for \"u4\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[0\] gpu.v(509) " "Inferred latch for \"u3\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[1\] gpu.v(509) " "Inferred latch for \"u3\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[2\] gpu.v(509) " "Inferred latch for \"u3\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[3\] gpu.v(509) " "Inferred latch for \"u3\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[4\] gpu.v(509) " "Inferred latch for \"u3\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[5\] gpu.v(509) " "Inferred latch for \"u3\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[6\] gpu.v(509) " "Inferred latch for \"u3\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[7\] gpu.v(509) " "Inferred latch for \"u3\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[8\] gpu.v(509) " "Inferred latch for \"u3\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[9\] gpu.v(509) " "Inferred latch for \"u3\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[10\] gpu.v(509) " "Inferred latch for \"u3\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[11\] gpu.v(509) " "Inferred latch for \"u3\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[12\] gpu.v(509) " "Inferred latch for \"u3\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[13\] gpu.v(509) " "Inferred latch for \"u3\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[14\] gpu.v(509) " "Inferred latch for \"u3\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[15\] gpu.v(509) " "Inferred latch for \"u3\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[16\] gpu.v(509) " "Inferred latch for \"u3\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[17\] gpu.v(509) " "Inferred latch for \"u3\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[18\] gpu.v(509) " "Inferred latch for \"u3\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[19\] gpu.v(509) " "Inferred latch for \"u3\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[20\] gpu.v(509) " "Inferred latch for \"u3\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[21\] gpu.v(509) " "Inferred latch for \"u3\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[22\] gpu.v(509) " "Inferred latch for \"u3\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[23\] gpu.v(509) " "Inferred latch for \"u3\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[24\] gpu.v(509) " "Inferred latch for \"u3\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[25\] gpu.v(509) " "Inferred latch for \"u3\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[26\] gpu.v(509) " "Inferred latch for \"u3\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[27\] gpu.v(509) " "Inferred latch for \"u3\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[28\] gpu.v(509) " "Inferred latch for \"u3\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[29\] gpu.v(509) " "Inferred latch for \"u3\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[30\] gpu.v(509) " "Inferred latch for \"u3\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[31\] gpu.v(509) " "Inferred latch for \"u3\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[32\] gpu.v(509) " "Inferred latch for \"u3\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[33\] gpu.v(509) " "Inferred latch for \"u3\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[34\] gpu.v(509) " "Inferred latch for \"u3\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[35\] gpu.v(509) " "Inferred latch for \"u3\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[36\] gpu.v(509) " "Inferred latch for \"u3\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[37\] gpu.v(509) " "Inferred latch for \"u3\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[38\] gpu.v(509) " "Inferred latch for \"u3\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[39\] gpu.v(509) " "Inferred latch for \"u3\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[40\] gpu.v(509) " "Inferred latch for \"u3\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[41\] gpu.v(509) " "Inferred latch for \"u3\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[42\] gpu.v(509) " "Inferred latch for \"u3\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[43\] gpu.v(509) " "Inferred latch for \"u3\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[44\] gpu.v(509) " "Inferred latch for \"u3\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[45\] gpu.v(509) " "Inferred latch for \"u3\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[46\] gpu.v(509) " "Inferred latch for \"u3\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u3\[47\] gpu.v(509) " "Inferred latch for \"u3\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[0\] gpu.v(509) " "Inferred latch for \"u2\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[1\] gpu.v(509) " "Inferred latch for \"u2\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[2\] gpu.v(509) " "Inferred latch for \"u2\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[3\] gpu.v(509) " "Inferred latch for \"u2\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[4\] gpu.v(509) " "Inferred latch for \"u2\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[5\] gpu.v(509) " "Inferred latch for \"u2\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[6\] gpu.v(509) " "Inferred latch for \"u2\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[7\] gpu.v(509) " "Inferred latch for \"u2\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[8\] gpu.v(509) " "Inferred latch for \"u2\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[9\] gpu.v(509) " "Inferred latch for \"u2\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[10\] gpu.v(509) " "Inferred latch for \"u2\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[11\] gpu.v(509) " "Inferred latch for \"u2\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[12\] gpu.v(509) " "Inferred latch for \"u2\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[13\] gpu.v(509) " "Inferred latch for \"u2\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[14\] gpu.v(509) " "Inferred latch for \"u2\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[15\] gpu.v(509) " "Inferred latch for \"u2\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[16\] gpu.v(509) " "Inferred latch for \"u2\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[17\] gpu.v(509) " "Inferred latch for \"u2\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[18\] gpu.v(509) " "Inferred latch for \"u2\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[19\] gpu.v(509) " "Inferred latch for \"u2\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[20\] gpu.v(509) " "Inferred latch for \"u2\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[21\] gpu.v(509) " "Inferred latch for \"u2\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[22\] gpu.v(509) " "Inferred latch for \"u2\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[23\] gpu.v(509) " "Inferred latch for \"u2\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[24\] gpu.v(509) " "Inferred latch for \"u2\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[25\] gpu.v(509) " "Inferred latch for \"u2\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[26\] gpu.v(509) " "Inferred latch for \"u2\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[27\] gpu.v(509) " "Inferred latch for \"u2\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[28\] gpu.v(509) " "Inferred latch for \"u2\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[29\] gpu.v(509) " "Inferred latch for \"u2\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[30\] gpu.v(509) " "Inferred latch for \"u2\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[31\] gpu.v(509) " "Inferred latch for \"u2\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[32\] gpu.v(509) " "Inferred latch for \"u2\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[33\] gpu.v(509) " "Inferred latch for \"u2\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[34\] gpu.v(509) " "Inferred latch for \"u2\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[35\] gpu.v(509) " "Inferred latch for \"u2\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[36\] gpu.v(509) " "Inferred latch for \"u2\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[37\] gpu.v(509) " "Inferred latch for \"u2\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[38\] gpu.v(509) " "Inferred latch for \"u2\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[39\] gpu.v(509) " "Inferred latch for \"u2\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[40\] gpu.v(509) " "Inferred latch for \"u2\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[41\] gpu.v(509) " "Inferred latch for \"u2\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[42\] gpu.v(509) " "Inferred latch for \"u2\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[43\] gpu.v(509) " "Inferred latch for \"u2\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[44\] gpu.v(509) " "Inferred latch for \"u2\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[45\] gpu.v(509) " "Inferred latch for \"u2\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[46\] gpu.v(509) " "Inferred latch for \"u2\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u2\[47\] gpu.v(509) " "Inferred latch for \"u2\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[0\] gpu.v(509) " "Inferred latch for \"u1\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[1\] gpu.v(509) " "Inferred latch for \"u1\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[2\] gpu.v(509) " "Inferred latch for \"u1\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[3\] gpu.v(509) " "Inferred latch for \"u1\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[4\] gpu.v(509) " "Inferred latch for \"u1\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[5\] gpu.v(509) " "Inferred latch for \"u1\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[6\] gpu.v(509) " "Inferred latch for \"u1\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[7\] gpu.v(509) " "Inferred latch for \"u1\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[8\] gpu.v(509) " "Inferred latch for \"u1\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[9\] gpu.v(509) " "Inferred latch for \"u1\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[10\] gpu.v(509) " "Inferred latch for \"u1\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[11\] gpu.v(509) " "Inferred latch for \"u1\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[12\] gpu.v(509) " "Inferred latch for \"u1\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[13\] gpu.v(509) " "Inferred latch for \"u1\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[14\] gpu.v(509) " "Inferred latch for \"u1\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[15\] gpu.v(509) " "Inferred latch for \"u1\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[16\] gpu.v(509) " "Inferred latch for \"u1\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[17\] gpu.v(509) " "Inferred latch for \"u1\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[18\] gpu.v(509) " "Inferred latch for \"u1\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[19\] gpu.v(509) " "Inferred latch for \"u1\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[20\] gpu.v(509) " "Inferred latch for \"u1\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[21\] gpu.v(509) " "Inferred latch for \"u1\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[22\] gpu.v(509) " "Inferred latch for \"u1\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[23\] gpu.v(509) " "Inferred latch for \"u1\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[24\] gpu.v(509) " "Inferred latch for \"u1\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[25\] gpu.v(509) " "Inferred latch for \"u1\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[26\] gpu.v(509) " "Inferred latch for \"u1\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[27\] gpu.v(509) " "Inferred latch for \"u1\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[28\] gpu.v(509) " "Inferred latch for \"u1\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[29\] gpu.v(509) " "Inferred latch for \"u1\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[30\] gpu.v(509) " "Inferred latch for \"u1\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[31\] gpu.v(509) " "Inferred latch for \"u1\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[32\] gpu.v(509) " "Inferred latch for \"u1\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[33\] gpu.v(509) " "Inferred latch for \"u1\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[34\] gpu.v(509) " "Inferred latch for \"u1\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[35\] gpu.v(509) " "Inferred latch for \"u1\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[36\] gpu.v(509) " "Inferred latch for \"u1\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[37\] gpu.v(509) " "Inferred latch for \"u1\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[38\] gpu.v(509) " "Inferred latch for \"u1\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[39\] gpu.v(509) " "Inferred latch for \"u1\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[40\] gpu.v(509) " "Inferred latch for \"u1\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[41\] gpu.v(509) " "Inferred latch for \"u1\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[42\] gpu.v(509) " "Inferred latch for \"u1\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[43\] gpu.v(509) " "Inferred latch for \"u1\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[44\] gpu.v(509) " "Inferred latch for \"u1\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[45\] gpu.v(509) " "Inferred latch for \"u1\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[46\] gpu.v(509) " "Inferred latch for \"u1\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u1\[47\] gpu.v(509) " "Inferred latch for \"u1\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[0\] gpu.v(509) " "Inferred latch for \"u0\[0\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[1\] gpu.v(509) " "Inferred latch for \"u0\[1\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[2\] gpu.v(509) " "Inferred latch for \"u0\[2\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[3\] gpu.v(509) " "Inferred latch for \"u0\[3\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[4\] gpu.v(509) " "Inferred latch for \"u0\[4\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[5\] gpu.v(509) " "Inferred latch for \"u0\[5\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[6\] gpu.v(509) " "Inferred latch for \"u0\[6\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[7\] gpu.v(509) " "Inferred latch for \"u0\[7\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[8\] gpu.v(509) " "Inferred latch for \"u0\[8\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[9\] gpu.v(509) " "Inferred latch for \"u0\[9\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[10\] gpu.v(509) " "Inferred latch for \"u0\[10\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[11\] gpu.v(509) " "Inferred latch for \"u0\[11\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[12\] gpu.v(509) " "Inferred latch for \"u0\[12\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[13\] gpu.v(509) " "Inferred latch for \"u0\[13\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[14\] gpu.v(509) " "Inferred latch for \"u0\[14\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[15\] gpu.v(509) " "Inferred latch for \"u0\[15\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[16\] gpu.v(509) " "Inferred latch for \"u0\[16\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[17\] gpu.v(509) " "Inferred latch for \"u0\[17\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[18\] gpu.v(509) " "Inferred latch for \"u0\[18\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[19\] gpu.v(509) " "Inferred latch for \"u0\[19\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[20\] gpu.v(509) " "Inferred latch for \"u0\[20\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[21\] gpu.v(509) " "Inferred latch for \"u0\[21\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[22\] gpu.v(509) " "Inferred latch for \"u0\[22\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[23\] gpu.v(509) " "Inferred latch for \"u0\[23\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[24\] gpu.v(509) " "Inferred latch for \"u0\[24\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[25\] gpu.v(509) " "Inferred latch for \"u0\[25\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[26\] gpu.v(509) " "Inferred latch for \"u0\[26\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[27\] gpu.v(509) " "Inferred latch for \"u0\[27\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[28\] gpu.v(509) " "Inferred latch for \"u0\[28\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[29\] gpu.v(509) " "Inferred latch for \"u0\[29\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[30\] gpu.v(509) " "Inferred latch for \"u0\[30\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[31\] gpu.v(509) " "Inferred latch for \"u0\[31\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[32\] gpu.v(509) " "Inferred latch for \"u0\[32\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[33\] gpu.v(509) " "Inferred latch for \"u0\[33\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[34\] gpu.v(509) " "Inferred latch for \"u0\[34\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[35\] gpu.v(509) " "Inferred latch for \"u0\[35\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[36\] gpu.v(509) " "Inferred latch for \"u0\[36\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[37\] gpu.v(509) " "Inferred latch for \"u0\[37\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[38\] gpu.v(509) " "Inferred latch for \"u0\[38\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[39\] gpu.v(509) " "Inferred latch for \"u0\[39\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[40\] gpu.v(509) " "Inferred latch for \"u0\[40\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[41\] gpu.v(509) " "Inferred latch for \"u0\[41\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[42\] gpu.v(509) " "Inferred latch for \"u0\[42\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[43\] gpu.v(509) " "Inferred latch for \"u0\[43\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[44\] gpu.v(509) " "Inferred latch for \"u0\[44\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[45\] gpu.v(509) " "Inferred latch for \"u0\[45\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[46\] gpu.v(509) " "Inferred latch for \"u0\[46\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0\[47\] gpu.v(509) " "Inferred latch for \"u0\[47\]\" at gpu.v(509)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333393396 "|gpu|decodeAndMap:d0|incrementalRotation:i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blackOut decodeAndMap:d0\|blackOut:b0 " "Elaborating entity \"blackOut\" for hierarchy \"decodeAndMap:d0\|blackOut:b0\"" {  } { { "gpu.v" "b0" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333393474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 gpu.v(830) " "Verilog HDL assignment warning at gpu.v(830): truncated value with size 32 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393474 "|gpu|decodeAndMap:d0|blackOut:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 gpu.v(833) " "Verilog HDL assignment warning at gpu.v(833): truncated value with size 32 to match size of target (9)" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701333393474 "|gpu|decodeAndMap:d0|blackOut:b0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701333394880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|WE " "Latch decodeAndMap:d0\|WE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|enableBlack " "Latch decodeAndMap:d0\|enableBlack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|Y\[3\] " "Latch decodeAndMap:d0\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|Y\[0\] " "Latch decodeAndMap:d0\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|Y\[1\] " "Latch decodeAndMap:d0\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|Y\[2\] " "Latch decodeAndMap:d0\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|Y\[4\] " "Latch decodeAndMap:d0\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[6\] " "Latch decodeAndMap:d0\|currentStartX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[6\] " "Latch decodeAndMap:d0\|currentEndX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[9\] " "Latch decodeAndMap:d0\|currentEndY\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[9\] " "Latch decodeAndMap:d0\|currentStartY\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[8\] " "Latch decodeAndMap:d0\|currentEndY\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[8\] " "Latch decodeAndMap:d0\|currentStartY\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[7\] " "Latch decodeAndMap:d0\|currentEndY\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[7\] " "Latch decodeAndMap:d0\|currentStartY\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[6\] " "Latch decodeAndMap:d0\|currentEndY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[6\] " "Latch decodeAndMap:d0\|currentStartY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[5\] " "Latch decodeAndMap:d0\|currentEndY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[5\] " "Latch decodeAndMap:d0\|currentStartY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[4\] " "Latch decodeAndMap:d0\|currentEndY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[4\] " "Latch decodeAndMap:d0\|currentStartY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[3\] " "Latch decodeAndMap:d0\|currentEndY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[3\] " "Latch decodeAndMap:d0\|currentStartY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[2\] " "Latch decodeAndMap:d0\|currentEndY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[2\] " "Latch decodeAndMap:d0\|currentStartY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[1\] " "Latch decodeAndMap:d0\|currentEndY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[1\] " "Latch decodeAndMap:d0\|currentStartY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndY\[0\] " "Latch decodeAndMap:d0\|currentEndY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartY\[0\] " "Latch decodeAndMap:d0\|currentStartY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[9\] " "Latch decodeAndMap:d0\|currentEndX\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[9\] " "Latch decodeAndMap:d0\|currentStartX\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[8\] " "Latch decodeAndMap:d0\|currentEndX\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[8\] " "Latch decodeAndMap:d0\|currentStartX\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[7\] " "Latch decodeAndMap:d0\|currentEndX\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[7\] " "Latch decodeAndMap:d0\|currentStartX\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[5\] " "Latch decodeAndMap:d0\|currentEndX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[5\] " "Latch decodeAndMap:d0\|currentStartX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[4\] " "Latch decodeAndMap:d0\|currentEndX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[4\] " "Latch decodeAndMap:d0\|currentStartX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[3\] " "Latch decodeAndMap:d0\|currentEndX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[3\] " "Latch decodeAndMap:d0\|currentStartX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[2\] " "Latch decodeAndMap:d0\|currentEndX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[2\] " "Latch decodeAndMap:d0\|currentStartX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[1\] " "Latch decodeAndMap:d0\|currentEndX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[1\] " "Latch decodeAndMap:d0\|currentStartX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentEndX\[0\] " "Latch decodeAndMap:d0\|currentEndX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|currentStartX\[0\] " "Latch decodeAndMap:d0\|currentStartX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|lastConnectState\[3\] " "Latch decodeAndMap:d0\|lastConnectState\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|lastConnectState\[2\] " "Latch decodeAndMap:d0\|lastConnectState\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|lastConnectState\[0\] " "Latch decodeAndMap:d0\|lastConnectState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|lastConnectState\[1\] " "Latch decodeAndMap:d0\|lastConnectState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[40\] " "Latch decodeAndMap:d0\|v0\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[41\] " "Latch decodeAndMap:d0\|v0\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[40\] " "Latch decodeAndMap:d0\|v1\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[41\] " "Latch decodeAndMap:d0\|v1\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[40\] " "Latch decodeAndMap:d0\|v2\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[41\] " "Latch decodeAndMap:d0\|v2\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[40\] " "Latch decodeAndMap:d0\|v3\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[41\] " "Latch decodeAndMap:d0\|v3\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[40\] " "Latch decodeAndMap:d0\|v5\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[40\] " "Latch decodeAndMap:d0\|v4\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[41\] " "Latch decodeAndMap:d0\|v5\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[41\] " "Latch decodeAndMap:d0\|v4\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[21\] " "Latch decodeAndMap:d0\|v1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[21\] " "Latch decodeAndMap:d0\|v2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[21\] " "Latch decodeAndMap:d0\|v4\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[21\] " "Latch decodeAndMap:d0\|v3\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[21\] " "Latch decodeAndMap:d0\|v5\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[21\] " "Latch decodeAndMap:d0\|v0\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[20\] " "Latch decodeAndMap:d0\|v1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[20\] " "Latch decodeAndMap:d0\|v2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[20\] " "Latch decodeAndMap:d0\|v4\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[20\] " "Latch decodeAndMap:d0\|v3\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[20\] " "Latch decodeAndMap:d0\|v5\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[20\] " "Latch decodeAndMap:d0\|v0\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[19\] " "Latch decodeAndMap:d0\|v1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[19\] " "Latch decodeAndMap:d0\|v2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[19\] " "Latch decodeAndMap:d0\|v4\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[19\] " "Latch decodeAndMap:d0\|v3\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[19\] " "Latch decodeAndMap:d0\|v5\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[19\] " "Latch decodeAndMap:d0\|v0\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[44\] " "Latch decodeAndMap:d0\|v1\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[43\] " "Latch decodeAndMap:d0\|v1\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[42\] " "Latch decodeAndMap:d0\|v1\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[44\] " "Latch decodeAndMap:d0\|v2\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[43\] " "Latch decodeAndMap:d0\|v2\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[42\] " "Latch decodeAndMap:d0\|v2\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[44\] " "Latch decodeAndMap:d0\|v3\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[43\] " "Latch decodeAndMap:d0\|v3\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[42\] " "Latch decodeAndMap:d0\|v3\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[42\] " "Latch decodeAndMap:d0\|v5\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[42\] " "Latch decodeAndMap:d0\|v4\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[43\] " "Latch decodeAndMap:d0\|v5\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[43\] " "Latch decodeAndMap:d0\|v4\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[44\] " "Latch decodeAndMap:d0\|v5\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[44\] " "Latch decodeAndMap:d0\|v4\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[44\] " "Latch decodeAndMap:d0\|v0\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[43\] " "Latch decodeAndMap:d0\|v0\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[42\] " "Latch decodeAndMap:d0\|v0\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[39\] " "Latch decodeAndMap:d0\|v1\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[39\] " "Latch decodeAndMap:d0\|v2\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[39\] " "Latch decodeAndMap:d0\|v4\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[39\] " "Latch decodeAndMap:d0\|v3\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[39\] " "Latch decodeAndMap:d0\|v5\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[39\] " "Latch decodeAndMap:d0\|v0\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[38\] " "Latch decodeAndMap:d0\|v1\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[38\] " "Latch decodeAndMap:d0\|v2\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[38\] " "Latch decodeAndMap:d0\|v4\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[38\] " "Latch decodeAndMap:d0\|v3\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[38\] " "Latch decodeAndMap:d0\|v5\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[38\] " "Latch decodeAndMap:d0\|v0\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[37\] " "Latch decodeAndMap:d0\|v1\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[37\] " "Latch decodeAndMap:d0\|v2\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[37\] " "Latch decodeAndMap:d0\|v4\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[37\] " "Latch decodeAndMap:d0\|v3\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[37\] " "Latch decodeAndMap:d0\|v5\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[37\] " "Latch decodeAndMap:d0\|v0\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[36\] " "Latch decodeAndMap:d0\|v1\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[36\] " "Latch decodeAndMap:d0\|v2\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[36\] " "Latch decodeAndMap:d0\|v4\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[36\] " "Latch decodeAndMap:d0\|v3\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[36\] " "Latch decodeAndMap:d0\|v5\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[36\] " "Latch decodeAndMap:d0\|v0\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[35\] " "Latch decodeAndMap:d0\|v1\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[35\] " "Latch decodeAndMap:d0\|v2\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[35\] " "Latch decodeAndMap:d0\|v4\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[35\] " "Latch decodeAndMap:d0\|v3\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[35\] " "Latch decodeAndMap:d0\|v5\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[35\] " "Latch decodeAndMap:d0\|v0\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|activate " "Latch decodeAndMap:d0\|activate has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[28\] " "Latch decodeAndMap:d0\|v1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[28\] " "Latch decodeAndMap:d0\|v2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[28\] " "Latch decodeAndMap:d0\|v3\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[28\] " "Latch decodeAndMap:d0\|v5\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[28\] " "Latch decodeAndMap:d0\|v4\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[28\] " "Latch decodeAndMap:d0\|v0\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[27\] " "Latch decodeAndMap:d0\|v1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[27\] " "Latch decodeAndMap:d0\|v2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[27\] " "Latch decodeAndMap:d0\|v3\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[27\] " "Latch decodeAndMap:d0\|v5\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[27\] " "Latch decodeAndMap:d0\|v4\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[27\] " "Latch decodeAndMap:d0\|v0\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[26\] " "Latch decodeAndMap:d0\|v1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[26\] " "Latch decodeAndMap:d0\|v2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[26\] " "Latch decodeAndMap:d0\|v3\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[26\] " "Latch decodeAndMap:d0\|v5\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[26\] " "Latch decodeAndMap:d0\|v4\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[26\] " "Latch decodeAndMap:d0\|v0\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[25\] " "Latch decodeAndMap:d0\|v1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[25\] " "Latch decodeAndMap:d0\|v2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[25\] " "Latch decodeAndMap:d0\|v3\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[25\] " "Latch decodeAndMap:d0\|v5\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[25\] " "Latch decodeAndMap:d0\|v4\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[25\] " "Latch decodeAndMap:d0\|v0\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[24\] " "Latch decodeAndMap:d0\|v1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[24\] " "Latch decodeAndMap:d0\|v2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[24\] " "Latch decodeAndMap:d0\|v3\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[24\] " "Latch decodeAndMap:d0\|v5\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[24\] " "Latch decodeAndMap:d0\|v4\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[24\] " "Latch decodeAndMap:d0\|v0\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[23\] " "Latch decodeAndMap:d0\|v1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[23\] " "Latch decodeAndMap:d0\|v2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[23\] " "Latch decodeAndMap:d0\|v3\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[23\] " "Latch decodeAndMap:d0\|v5\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[23\] " "Latch decodeAndMap:d0\|v4\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[23\] " "Latch decodeAndMap:d0\|v0\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[22\] " "Latch decodeAndMap:d0\|v1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[22\] " "Latch decodeAndMap:d0\|v2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[22\] " "Latch decodeAndMap:d0\|v3\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[22\] " "Latch decodeAndMap:d0\|v5\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[22\] " "Latch decodeAndMap:d0\|v4\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[22\] " "Latch decodeAndMap:d0\|v0\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|enableSingleRotation " "Latch decodeAndMap:d0\|enableSingleRotation has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 124 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[18\] " "Latch decodeAndMap:d0\|v1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[18\] " "Latch decodeAndMap:d0\|v2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[18\] " "Latch decodeAndMap:d0\|v4\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[18\] " "Latch decodeAndMap:d0\|v3\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[18\] " "Latch decodeAndMap:d0\|v5\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[18\] " "Latch decodeAndMap:d0\|v0\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[17\] " "Latch decodeAndMap:d0\|v1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[16\] " "Latch decodeAndMap:d0\|v1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[17\] " "Latch decodeAndMap:d0\|v2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[16\] " "Latch decodeAndMap:d0\|v2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[17\] " "Latch decodeAndMap:d0\|v4\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[16\] " "Latch decodeAndMap:d0\|v4\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[17\] " "Latch decodeAndMap:d0\|v3\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[16\] " "Latch decodeAndMap:d0\|v3\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[17\] " "Latch decodeAndMap:d0\|v5\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[16\] " "Latch decodeAndMap:d0\|v5\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[17\] " "Latch decodeAndMap:d0\|v0\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[16\] " "Latch decodeAndMap:d0\|v0\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[34\] " "Latch decodeAndMap:d0\|v1\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[34\] " "Latch decodeAndMap:d0\|v2\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[34\] " "Latch decodeAndMap:d0\|v4\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[34\] " "Latch decodeAndMap:d0\|v3\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[34\] " "Latch decodeAndMap:d0\|v5\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[34\] " "Latch decodeAndMap:d0\|v0\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[33\] " "Latch decodeAndMap:d0\|v1\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v1\[32\] " "Latch decodeAndMap:d0\|v1\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[33\] " "Latch decodeAndMap:d0\|v2\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v2\[32\] " "Latch decodeAndMap:d0\|v2\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[33\] " "Latch decodeAndMap:d0\|v4\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v4\[32\] " "Latch decodeAndMap:d0\|v4\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[33\] " "Latch decodeAndMap:d0\|v3\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v3\[32\] " "Latch decodeAndMap:d0\|v3\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[33\] " "Latch decodeAndMap:d0\|v5\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v5\[32\] " "Latch decodeAndMap:d0\|v5\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[33\] " "Latch decodeAndMap:d0\|v0\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decodeAndMap:d0\|v0\[32\] " "Latch decodeAndMap:d0\|v0\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decodeAndMap:d0\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0\|y\[4\]" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701333394895 ""}  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701333394895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701333396223 "|gpu|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701333396223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701333396317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701333397020 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 385 " "Ignored 385 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333397051 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701333397051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/henvill1/verilog-gpu/src/output_files/gpu.map.smsg " "Generated suppressed messages file C:/Users/henvill1/verilog-gpu/src/output_files/gpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333397176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701333397348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701333397348 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701333397379 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701333397379 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701333397457 "|gpu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701333397457 "|gpu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701333397457 "|gpu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701333397457 "|gpu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701333397457 "|gpu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701333397457 "|gpu|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701333397457 "|gpu|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "gpu.v" "" { Text "C:/Users/henvill1/verilog-gpu/src/gpu.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701333397457 "|gpu|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701333397457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1666 " "Implemented 1666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701333397457 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701333397457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1591 " "Implemented 1591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701333397457 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701333397457 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701333397457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701333397457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 983 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 983 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701333397535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 03:36:37 2023 " "Processing ended: Thu Nov 30 03:36:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701333397535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701333397535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701333397535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701333397535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701333398738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701333398738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 03:36:38 2023 " "Processing started: Thu Nov 30 03:36:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701333398738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701333398738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off gpu -c gpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off gpu -c gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701333398738 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701333398832 ""}
{ "Info" "0" "" "Project  = gpu" {  } {  } 0 0 "Project  = gpu" 0 0 "Fitter" 0 0 1701333398832 ""}
{ "Info" "0" "" "Revision = gpu" {  } {  } 0 0 "Revision = gpu" 0 0 "Fitter" 0 0 1701333398832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701333398966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701333398966 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "gpu 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"gpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701333399043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701333399075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701333399075 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701333399153 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1701333399153 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1701333399169 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701333399513 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701333399759 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701333399777 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701333409209 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1701333409271 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1701333409271 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 65 global CLKCTRL_G6 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 65 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701333409318 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701333409318 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 152 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 152 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701333409318 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701333409318 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701333409318 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "521 " "The Timing Analyzer is analyzing 521 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701333410177 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "gpu.sdc " "Synopsys Design Constraints File file not found: 'gpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701333410177 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701333410177 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701333410193 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333410193 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333410193 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333410193 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|Mux33~0  from: dataa  to: combout " "Cell: d0\|Mux33~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333410193 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|Mux5~0  from: dataa  to: combout " "Cell: d0\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333410193 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|WideOr27~2  from: dataa  to: combout " "Cell: d0\|WideOr27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333410193 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701333410193 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701333410208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701333410208 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701333410208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701333410240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701333410240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701333410240 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701333410240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701333410240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701333410240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701333410365 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701333410365 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701333410365 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701333410458 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701333410458 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701333410458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701333414270 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701333414598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701333425861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701333444419 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701333447371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701333447371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701333448637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/henvill1/verilog-gpu/src/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701333456447 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701333456447 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1701333494876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701333503108 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701333503108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701333503108 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.54 " "Total time spent on timing analysis during the Fitter is 3.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701333505811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701333505857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701333506513 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701333506513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701333507170 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701333511216 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701333511481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/henvill1/verilog-gpu/src/output_files/gpu.fit.smsg " "Generated suppressed messages file C:/Users/henvill1/verilog-gpu/src/output_files/gpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701333511606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 223 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 223 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6968 " "Peak virtual memory: 6968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701333512309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 03:38:32 2023 " "Processing ended: Thu Nov 30 03:38:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701333512309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701333512309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:11 " "Total CPU time (on all processors): 00:04:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701333512309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701333512309 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701333513387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701333513387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 03:38:33 2023 " "Processing started: Thu Nov 30 03:38:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701333513387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701333513387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off gpu -c gpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off gpu -c gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701333513387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701333514148 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701333520313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701333520782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 03:38:40 2023 " "Processing ended: Thu Nov 30 03:38:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701333520782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701333520782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701333520782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701333520782 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701333521407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701333524292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701333524292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 03:38:43 2023 " "Processing started: Thu Nov 30 03:38:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701333524292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701333524292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta gpu -c gpu " "Command: quartus_sta gpu -c gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701333524292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1701333525152 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 385 " "Ignored 385 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701333526761 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701333526761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701333527011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701333527011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333527104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333527104 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "521 " "The Timing Analyzer is analyzing 521 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701333527635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "gpu.sdc " "Synopsys Design Constraints File file not found: 'gpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701333527698 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333527698 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701333527698 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333527698 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decodeAndMap:d0\|incrementalRotation:i0\|y.001 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " "create_clock -period 1.000 -name decodeAndMap:d0\|incrementalRotation:i0\|y.001 decodeAndMap:d0\|incrementalRotation:i0\|y.001" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701333527698 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|Mux33~0  from: dataf  to: combout " "Cell: d0\|Mux33~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|Mux5~0  from: datad  to: combout " "Cell: d0\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|WideOr27~2  from: dataa  to: combout " "Cell: d0\|WideOr27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333527698 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701333527698 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701333527713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701333527713 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701333527713 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701333527729 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701333527792 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701333527792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.843 " "Worst-case setup slack is -9.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.843            -670.522 CLOCK_50  " "   -9.843            -670.522 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.281           -1534.578 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "   -7.281           -1534.578 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.907            -879.958 SW\[0\]  " "   -6.907            -879.958 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.871               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.871               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333527792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.212 " "Worst-case hold slack is -3.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.212            -361.872 SW\[0\]  " "   -3.212            -361.872 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 CLOCK_50  " "    0.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.388               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "    0.548               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333527807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701333527807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701333527807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.194 " "Worst-case minimum pulse width slack is -0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -0.560 SW\[0\]  " "   -0.194              -0.560 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "    0.087               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.872               0.000 CLOCK_50  " "    8.872               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.774               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.774               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333527823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333527823 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701333527870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701333527901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701333529557 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333529682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333529682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333529682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|Mux33~0  from: dataf  to: combout " "Cell: d0\|Mux33~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333529682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|Mux5~0  from: datad  to: combout " "Cell: d0\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333529682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|WideOr27~2  from: dataa  to: combout " "Cell: d0\|WideOr27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333529682 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701333529682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701333529682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701333529697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701333529697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.654 " "Worst-case setup slack is -9.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.654            -623.171 CLOCK_50  " "   -9.654            -623.171 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.096           -1517.805 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "   -7.096           -1517.805 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.871            -890.841 SW\[0\]  " "   -6.871            -890.841 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.985               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.985               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333529697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.132 " "Worst-case hold slack is -3.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.132            -347.697 SW\[0\]  " "   -3.132            -347.697 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 CLOCK_50  " "    0.320               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.389               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "    0.452               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333529713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701333529713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701333529713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.244 " "Worst-case minimum pulse width slack is -0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -0.796 SW\[0\]  " "   -0.244              -0.796 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "    0.151               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.824               0.000 CLOCK_50  " "    8.824               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.753               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.753               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333529729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333529729 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701333529744 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701333529900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701333531181 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531291 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531291 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531291 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|Mux33~0  from: dataf  to: combout " "Cell: d0\|Mux33~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531291 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|Mux5~0  from: datad  to: combout " "Cell: d0\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531291 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|WideOr27~2  from: dataa  to: combout " "Cell: d0\|WideOr27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531291 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701333531291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701333531291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701333531306 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701333531306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.643 " "Worst-case setup slack is -5.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.643            -406.080 CLOCK_50  " "   -5.643            -406.080 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.123            -449.549 SW\[0\]  " "   -4.123            -449.549 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.071            -752.339 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "   -4.071            -752.339 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.040               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.040               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333531306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.870 " "Worst-case hold slack is -1.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.870            -205.407 SW\[0\]  " "   -1.870            -205.407 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.240               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "    0.635               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333531338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701333531338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701333531338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.385 " "Worst-case minimum pulse width slack is -0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385             -15.850 SW\[0\]  " "   -0.385             -15.850 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "    0.161               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.806               0.000 CLOCK_50  " "    8.806               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333531338 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701333531369 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|Mux33~0  from: dataf  to: combout " "Cell: d0\|Mux33~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|Mux5~0  from: datad  to: combout " "Cell: d0\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: d0\|WideOr27~2  from: dataa  to: combout " "Cell: d0\|WideOr27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701333531556 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701333531556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701333531556 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701333531572 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701333531572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.081 " "Worst-case setup slack is -5.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.081            -353.330 CLOCK_50  " "   -5.081            -353.330 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.705            -699.064 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "   -3.705            -699.064 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.600            -400.815 SW\[0\]  " "   -3.600            -400.815 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.473               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.473               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333531572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.768 " "Worst-case hold slack is -1.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.768            -196.419 SW\[0\]  " "   -1.768            -196.419 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLOCK_50  " "    0.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.222               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "    0.584               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333531588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701333531588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701333531588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.343 " "Worst-case minimum pulse width slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343             -13.650 SW\[0\]  " "   -0.343             -13.650 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001  " "    0.246               0.000 decodeAndMap:d0\|incrementalRotation:i0\|y.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.800               0.000 CLOCK_50  " "    8.800               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701333531603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701333531603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701333532931 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701333532931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 393 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 393 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5235 " "Peak virtual memory: 5235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701333533009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 03:38:53 2023 " "Processing ended: Thu Nov 30 03:38:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701333533009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701333533009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701333533009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701333533009 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1600 s " "Quartus Prime Full Compilation was successful. 0 errors, 1600 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701333533698 ""}
