INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:102]
ERROR: [VRFC 10-2865] module 'miniRV_SoC' ignored due to previous errors [/home/crw/Code/cpu/lab2-single-cycle-cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:5]
