// Seed: 1473358146
module module_0 (
    input  wire id_0,
    output tri0 id_1
);
  id_3(
      .id_0(~id_1),
      .id_1(id_0),
      .id_2(~id_1 + id_1),
      .sum('b0),
      .id_3(id_1),
      .id_4(id_0),
      .id_5((1)),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(1'b0)
  );
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3
);
  wire id_5;
  assign id_0 = id_1 ? 1 : id_2 ? (id_1) : id_1;
  logic [7:0] id_6;
  assign id_6[1] = id_2;
  wire id_7;
  module_0(
      id_3, id_0
  );
  wire id_8;
endmodule
