# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../teste_vivado2.ip_user_files/bd/nmp/ip/nmp_proc_sys_reset_0_0/sim/nmp_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
