

================================================================
== Vitis HLS Report for 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'
================================================================
* Date:           Wed Mar  6 03:04:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.940 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      165|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|        0|       25|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      273|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      273|      244|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_10ns_16s_26_1_1_U41  |mul_10ns_16s_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16ns_26_1_1_U39  |mul_16s_16ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16ns_26_1_1_U40  |mul_16s_16ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_26_1_1_U43   |mul_16s_16s_26_1_1   |        0|   1|  0|   5|    0|
    |mul_6ns_16ns_21_1_1_U42  |mul_6ns_16ns_21_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   5|  0|  25|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ret_V_1_fu_274_p2          |         +|   0|  0|  33|          26|          26|
    |ret_V_2_fu_294_p2          |         +|   0|  0|  29|          22|          22|
    |ret_V_3_fu_314_p2          |         +|   0|  0|  33|          26|          26|
    |ret_V_4_fu_330_p2          |         +|   0|  0|  33|          26|          23|
    |ret_V_fu_258_p2            |         +|   0|  0|  33|          26|          26|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 165|         128|         126|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   16|         32|
    |ap_return_1  |   9|          2|   16|         32|
    |ap_return_2  |   9|          2|   16|         32|
    |ap_return_3  |   9|          2|   16|         32|
    |ap_return_4  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  54|         12|   81|        162|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_return_0_preg         |  16|   0|   16|          0|
    |ap_return_1_preg         |  16|   0|   16|          0|
    |ap_return_2_preg         |  16|   0|   16|          0|
    |ap_return_3_preg         |  16|   0|   16|          0|
    |ap_return_4_preg         |  16|   0|   16|          0|
    |mul_ln1347_1_reg_221     |  26|   0|   26|          0|
    |mul_ln1347_2_reg_233     |  26|   0|   26|          0|
    |mul_ln1347_reg_217       |  26|   0|   26|          0|
    |p_read16_reg_391         |  16|   0|   16|          0|
    |p_read27_reg_386         |   6|   0|    6|          0|
    |p_read38_reg_381         |  10|   0|   10|          0|
    |p_read49_reg_376         |  16|   0|   16|          0|
    |p_read_10_reg_396        |  16|   0|   16|          0|
    |r_V_1_reg_229            |  26|   0|   26|          0|
    |r_V_reg_225              |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 273|   0|  273|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>|  return value|
|p_read       |   in|   16|     ap_none|                                                                  p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                                 p_read1|        scalar|
|p_read2      |   in|    6|     ap_none|                                                                 p_read2|        scalar|
|p_read3      |   in|   10|     ap_none|                                                                 p_read3|        scalar|
|p_read4      |   in|   16|     ap_none|                                                                 p_read4|        scalar|
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

