{"Source Block": ["oh/common/hdl/oh_iddr.v@27:37@HdlIdDef", "\n   //trick for string comparison?\n   localparam [152:1] DDR_CLK_EDGE_REG = DDR_CLK_EDGE;\n\n   reg [DW-1:0]     q1_pos;\n   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n"], "Clone Blocks": [["oh/common/hdl/oh_iddr.v@30:40", "\n   reg [DW-1:0]     q1_pos;\n   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n\n"], ["oh/common/hdl/oh_iddr.v@24:34", "   //#########################################################\n   //# BODY\n   //#########################################################\n\n   //trick for string comparison?\n   localparam [152:1] DDR_CLK_EDGE_REG = DDR_CLK_EDGE;\n\n   reg [DW-1:0]     q1_pos;\n   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n"], ["oh/common/hdl/oh_iddr.v@29:39", "   localparam [152:1] DDR_CLK_EDGE_REG = DDR_CLK_EDGE;\n\n   reg [DW-1:0]     q1_pos;\n   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n"], ["oh/common/hdl/oh_iddr.v@26:36", "   //#########################################################\n\n   //trick for string comparison?\n   localparam [152:1] DDR_CLK_EDGE_REG = DDR_CLK_EDGE;\n\n   reg [DW-1:0]     q1_pos;\n   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n"]], "Diff Content": {"Delete": [[32, "   reg [DW-1:0]     q1_reg;\n"]], "Add": []}}