==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.004 ; gain = 96.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.004 ; gain = 96.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.004 ; gain = 96.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.004 ; gain = 96.980
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.004 ; gain = 96.980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.004 ; gain = 96.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln15_1', kernel5.cpp:15)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln15_1', kernel5.cpp:15)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln15_1', kernel5.cpp:15)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln15_1', kernel5.cpp:15)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln15_1', kernel5.cpp:15)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.019 seconds; current allocated memory: 101.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 101.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 102.413 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 187.004 ; gain = 96.980
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.83 seconds; peak allocated memory: 102.413 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.074 ; gain = 95.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.074 ; gain = 95.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.074 ; gain = 95.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.074 ; gain = 95.473
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.074 ; gain = 95.473
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sum' (kernel5.cpp:6).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.074 ; gain = 95.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln7', kernel5.cpp:7)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'fcmp' operation ('tmp_3', kernel5.cpp:7).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.724 seconds; current allocated memory: 101.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 102.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 102.499 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.074 ; gain = 95.473
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.477 seconds; peak allocated memory: 102.499 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.070 ; gain = 96.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.070 ; gain = 96.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.070 ; gain = 96.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.070 ; gain = 96.898
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.070 ; gain = 96.898
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'a' (kernel5.cpp:3).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'b' (kernel5.cpp:3).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'bound' (kernel5.cpp:3).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (kernel5.cpp:6).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.070 ; gain = 96.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln7', kernel5.cpp:7)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'fcmp' operation ('tmp_3', kernel5.cpp:7).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.837 seconds; current allocated memory: 101.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 102.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 102.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.070 ; gain = 96.898
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.614 seconds; peak allocated memory: 102.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.957 ; gain = 95.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.957 ; gain = 95.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.957 ; gain = 95.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.957 ; gain = 95.629
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.957 ; gain = 95.629
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.957 ; gain = 95.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln7', kernel5.cpp:7)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'fcmp' operation ('tmp_3', kernel5.cpp:7).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.676 seconds; current allocated memory: 101.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 102.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 102.416 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.957 ; gain = 95.629
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.403 seconds; peak allocated memory: 102.416 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.316 ; gain = 95.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.316 ; gain = 95.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.316 ; gain = 95.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.316 ; gain = 95.957
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.316 ; gain = 95.957
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (kernel5.cpp:6).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.316 ; gain = 95.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln7', kernel5.cpp:7)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'fcmp' operation ('tmp_3', kernel5.cpp:7).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.748 seconds; current allocated memory: 101.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 102.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 102.483 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.316 ; gain = 95.957
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.519 seconds; peak allocated memory: 102.483 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.301 ; gain = 96.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.301 ; gain = 96.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.301 ; gain = 96.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.301 ; gain = 96.383
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.301 ; gain = 96.383
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (kernel5.cpp:10:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.301 ; gain = 96.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.626 seconds; current allocated memory: 102.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 102.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 102.709 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [RTMG 210-278] Implementing memory 'kernel5_tmp_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.301 ; gain = 96.383
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.488 seconds; peak allocated memory: 102.709 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.395 ; gain = 96.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.395 ; gain = 96.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.395 ; gain = 96.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.395 ; gain = 96.414
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.395 ; gain = 96.414
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (kernel5.cpp:10:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.395 ; gain = 96.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13', kernel5.cpp:13)) in the first pipeline iteration (II = 1 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.826 seconds; current allocated memory: 102.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 103.037 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [RTMG 210-278] Implementing memory 'kernel5_tmp_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.395 ; gain = 96.414
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.733 seconds; peak allocated memory: 103.037 MB.
