
alias2023.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005274  08020000  08020000  00020000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08025274  08025274  00025274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025294  08025294  0003000c  2**0
                  CONTENTS
  4 .ARM          00000008  08025294  08025294  00025294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802529c  0802529c  0003000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0802529c  0802529c  0002529c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080252a4  080252a4  000252a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080252a8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000858  20000010  080252b4  00030010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000868  080252b4  00030868  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ed7c  00000000  00000000  0003003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000036eb  00000000  00000000  0004edb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001368  00000000  00000000  000524a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001220  00000000  00000000  00053810  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023c32  00000000  00000000  00054a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011145  00000000  00000000  00078662  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca7ce  00000000  00000000  000897a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00153f75  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050fc  00000000  00000000  00153ff0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08020000 <__do_global_dtors_aux>:
 8020000:	b510      	push	{r4, lr}
 8020002:	4c05      	ldr	r4, [pc, #20]	; (8020018 <__do_global_dtors_aux+0x18>)
 8020004:	7823      	ldrb	r3, [r4, #0]
 8020006:	b933      	cbnz	r3, 8020016 <__do_global_dtors_aux+0x16>
 8020008:	4b04      	ldr	r3, [pc, #16]	; (802001c <__do_global_dtors_aux+0x1c>)
 802000a:	b113      	cbz	r3, 8020012 <__do_global_dtors_aux+0x12>
 802000c:	4804      	ldr	r0, [pc, #16]	; (8020020 <__do_global_dtors_aux+0x20>)
 802000e:	f3af 8000 	nop.w
 8020012:	2301      	movs	r3, #1
 8020014:	7023      	strb	r3, [r4, #0]
 8020016:	bd10      	pop	{r4, pc}
 8020018:	20000010 	.word	0x20000010
 802001c:	00000000 	.word	0x00000000
 8020020:	0802525c 	.word	0x0802525c

08020024 <frame_dummy>:
 8020024:	b508      	push	{r3, lr}
 8020026:	4b03      	ldr	r3, [pc, #12]	; (8020034 <frame_dummy+0x10>)
 8020028:	b11b      	cbz	r3, 8020032 <frame_dummy+0xe>
 802002a:	4903      	ldr	r1, [pc, #12]	; (8020038 <frame_dummy+0x14>)
 802002c:	4803      	ldr	r0, [pc, #12]	; (802003c <frame_dummy+0x18>)
 802002e:	f3af 8000 	nop.w
 8020032:	bd08      	pop	{r3, pc}
 8020034:	00000000 	.word	0x00000000
 8020038:	20000014 	.word	0x20000014
 802003c:	0802525c 	.word	0x0802525c

08020040 <__aeabi_uldivmod>:
 8020040:	b953      	cbnz	r3, 8020058 <__aeabi_uldivmod+0x18>
 8020042:	b94a      	cbnz	r2, 8020058 <__aeabi_uldivmod+0x18>
 8020044:	2900      	cmp	r1, #0
 8020046:	bf08      	it	eq
 8020048:	2800      	cmpeq	r0, #0
 802004a:	bf1c      	itt	ne
 802004c:	f04f 31ff 	movne.w	r1, #4294967295
 8020050:	f04f 30ff 	movne.w	r0, #4294967295
 8020054:	f000 b972 	b.w	802033c <__aeabi_idiv0>
 8020058:	f1ad 0c08 	sub.w	ip, sp, #8
 802005c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020060:	f000 f806 	bl	8020070 <__udivmoddi4>
 8020064:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020068:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802006c:	b004      	add	sp, #16
 802006e:	4770      	bx	lr

08020070 <__udivmoddi4>:
 8020070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020074:	9e08      	ldr	r6, [sp, #32]
 8020076:	4604      	mov	r4, r0
 8020078:	4688      	mov	r8, r1
 802007a:	2b00      	cmp	r3, #0
 802007c:	d14b      	bne.n	8020116 <__udivmoddi4+0xa6>
 802007e:	428a      	cmp	r2, r1
 8020080:	4615      	mov	r5, r2
 8020082:	d967      	bls.n	8020154 <__udivmoddi4+0xe4>
 8020084:	fab2 f282 	clz	r2, r2
 8020088:	b14a      	cbz	r2, 802009e <__udivmoddi4+0x2e>
 802008a:	f1c2 0720 	rsb	r7, r2, #32
 802008e:	fa01 f302 	lsl.w	r3, r1, r2
 8020092:	fa20 f707 	lsr.w	r7, r0, r7
 8020096:	4095      	lsls	r5, r2
 8020098:	ea47 0803 	orr.w	r8, r7, r3
 802009c:	4094      	lsls	r4, r2
 802009e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80200a2:	0c23      	lsrs	r3, r4, #16
 80200a4:	fbb8 f7fe 	udiv	r7, r8, lr
 80200a8:	fa1f fc85 	uxth.w	ip, r5
 80200ac:	fb0e 8817 	mls	r8, lr, r7, r8
 80200b0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80200b4:	fb07 f10c 	mul.w	r1, r7, ip
 80200b8:	4299      	cmp	r1, r3
 80200ba:	d909      	bls.n	80200d0 <__udivmoddi4+0x60>
 80200bc:	18eb      	adds	r3, r5, r3
 80200be:	f107 30ff 	add.w	r0, r7, #4294967295
 80200c2:	f080 811b 	bcs.w	80202fc <__udivmoddi4+0x28c>
 80200c6:	4299      	cmp	r1, r3
 80200c8:	f240 8118 	bls.w	80202fc <__udivmoddi4+0x28c>
 80200cc:	3f02      	subs	r7, #2
 80200ce:	442b      	add	r3, r5
 80200d0:	1a5b      	subs	r3, r3, r1
 80200d2:	b2a4      	uxth	r4, r4
 80200d4:	fbb3 f0fe 	udiv	r0, r3, lr
 80200d8:	fb0e 3310 	mls	r3, lr, r0, r3
 80200dc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80200e0:	fb00 fc0c 	mul.w	ip, r0, ip
 80200e4:	45a4      	cmp	ip, r4
 80200e6:	d909      	bls.n	80200fc <__udivmoddi4+0x8c>
 80200e8:	192c      	adds	r4, r5, r4
 80200ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80200ee:	f080 8107 	bcs.w	8020300 <__udivmoddi4+0x290>
 80200f2:	45a4      	cmp	ip, r4
 80200f4:	f240 8104 	bls.w	8020300 <__udivmoddi4+0x290>
 80200f8:	3802      	subs	r0, #2
 80200fa:	442c      	add	r4, r5
 80200fc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8020100:	eba4 040c 	sub.w	r4, r4, ip
 8020104:	2700      	movs	r7, #0
 8020106:	b11e      	cbz	r6, 8020110 <__udivmoddi4+0xa0>
 8020108:	40d4      	lsrs	r4, r2
 802010a:	2300      	movs	r3, #0
 802010c:	e9c6 4300 	strd	r4, r3, [r6]
 8020110:	4639      	mov	r1, r7
 8020112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020116:	428b      	cmp	r3, r1
 8020118:	d909      	bls.n	802012e <__udivmoddi4+0xbe>
 802011a:	2e00      	cmp	r6, #0
 802011c:	f000 80eb 	beq.w	80202f6 <__udivmoddi4+0x286>
 8020120:	2700      	movs	r7, #0
 8020122:	e9c6 0100 	strd	r0, r1, [r6]
 8020126:	4638      	mov	r0, r7
 8020128:	4639      	mov	r1, r7
 802012a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802012e:	fab3 f783 	clz	r7, r3
 8020132:	2f00      	cmp	r7, #0
 8020134:	d147      	bne.n	80201c6 <__udivmoddi4+0x156>
 8020136:	428b      	cmp	r3, r1
 8020138:	d302      	bcc.n	8020140 <__udivmoddi4+0xd0>
 802013a:	4282      	cmp	r2, r0
 802013c:	f200 80fa 	bhi.w	8020334 <__udivmoddi4+0x2c4>
 8020140:	1a84      	subs	r4, r0, r2
 8020142:	eb61 0303 	sbc.w	r3, r1, r3
 8020146:	2001      	movs	r0, #1
 8020148:	4698      	mov	r8, r3
 802014a:	2e00      	cmp	r6, #0
 802014c:	d0e0      	beq.n	8020110 <__udivmoddi4+0xa0>
 802014e:	e9c6 4800 	strd	r4, r8, [r6]
 8020152:	e7dd      	b.n	8020110 <__udivmoddi4+0xa0>
 8020154:	b902      	cbnz	r2, 8020158 <__udivmoddi4+0xe8>
 8020156:	deff      	udf	#255	; 0xff
 8020158:	fab2 f282 	clz	r2, r2
 802015c:	2a00      	cmp	r2, #0
 802015e:	f040 808f 	bne.w	8020280 <__udivmoddi4+0x210>
 8020162:	1b49      	subs	r1, r1, r5
 8020164:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020168:	fa1f f885 	uxth.w	r8, r5
 802016c:	2701      	movs	r7, #1
 802016e:	fbb1 fcfe 	udiv	ip, r1, lr
 8020172:	0c23      	lsrs	r3, r4, #16
 8020174:	fb0e 111c 	mls	r1, lr, ip, r1
 8020178:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 802017c:	fb08 f10c 	mul.w	r1, r8, ip
 8020180:	4299      	cmp	r1, r3
 8020182:	d907      	bls.n	8020194 <__udivmoddi4+0x124>
 8020184:	18eb      	adds	r3, r5, r3
 8020186:	f10c 30ff 	add.w	r0, ip, #4294967295
 802018a:	d202      	bcs.n	8020192 <__udivmoddi4+0x122>
 802018c:	4299      	cmp	r1, r3
 802018e:	f200 80cd 	bhi.w	802032c <__udivmoddi4+0x2bc>
 8020192:	4684      	mov	ip, r0
 8020194:	1a59      	subs	r1, r3, r1
 8020196:	b2a3      	uxth	r3, r4
 8020198:	fbb1 f0fe 	udiv	r0, r1, lr
 802019c:	fb0e 1410 	mls	r4, lr, r0, r1
 80201a0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80201a4:	fb08 f800 	mul.w	r8, r8, r0
 80201a8:	45a0      	cmp	r8, r4
 80201aa:	d907      	bls.n	80201bc <__udivmoddi4+0x14c>
 80201ac:	192c      	adds	r4, r5, r4
 80201ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80201b2:	d202      	bcs.n	80201ba <__udivmoddi4+0x14a>
 80201b4:	45a0      	cmp	r8, r4
 80201b6:	f200 80b6 	bhi.w	8020326 <__udivmoddi4+0x2b6>
 80201ba:	4618      	mov	r0, r3
 80201bc:	eba4 0408 	sub.w	r4, r4, r8
 80201c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80201c4:	e79f      	b.n	8020106 <__udivmoddi4+0x96>
 80201c6:	f1c7 0c20 	rsb	ip, r7, #32
 80201ca:	40bb      	lsls	r3, r7
 80201cc:	fa22 fe0c 	lsr.w	lr, r2, ip
 80201d0:	ea4e 0e03 	orr.w	lr, lr, r3
 80201d4:	fa01 f407 	lsl.w	r4, r1, r7
 80201d8:	fa20 f50c 	lsr.w	r5, r0, ip
 80201dc:	fa21 f30c 	lsr.w	r3, r1, ip
 80201e0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80201e4:	4325      	orrs	r5, r4
 80201e6:	fbb3 f9f8 	udiv	r9, r3, r8
 80201ea:	0c2c      	lsrs	r4, r5, #16
 80201ec:	fb08 3319 	mls	r3, r8, r9, r3
 80201f0:	fa1f fa8e 	uxth.w	sl, lr
 80201f4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80201f8:	fb09 f40a 	mul.w	r4, r9, sl
 80201fc:	429c      	cmp	r4, r3
 80201fe:	fa02 f207 	lsl.w	r2, r2, r7
 8020202:	fa00 f107 	lsl.w	r1, r0, r7
 8020206:	d90b      	bls.n	8020220 <__udivmoddi4+0x1b0>
 8020208:	eb1e 0303 	adds.w	r3, lr, r3
 802020c:	f109 30ff 	add.w	r0, r9, #4294967295
 8020210:	f080 8087 	bcs.w	8020322 <__udivmoddi4+0x2b2>
 8020214:	429c      	cmp	r4, r3
 8020216:	f240 8084 	bls.w	8020322 <__udivmoddi4+0x2b2>
 802021a:	f1a9 0902 	sub.w	r9, r9, #2
 802021e:	4473      	add	r3, lr
 8020220:	1b1b      	subs	r3, r3, r4
 8020222:	b2ad      	uxth	r5, r5
 8020224:	fbb3 f0f8 	udiv	r0, r3, r8
 8020228:	fb08 3310 	mls	r3, r8, r0, r3
 802022c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8020230:	fb00 fa0a 	mul.w	sl, r0, sl
 8020234:	45a2      	cmp	sl, r4
 8020236:	d908      	bls.n	802024a <__udivmoddi4+0x1da>
 8020238:	eb1e 0404 	adds.w	r4, lr, r4
 802023c:	f100 33ff 	add.w	r3, r0, #4294967295
 8020240:	d26b      	bcs.n	802031a <__udivmoddi4+0x2aa>
 8020242:	45a2      	cmp	sl, r4
 8020244:	d969      	bls.n	802031a <__udivmoddi4+0x2aa>
 8020246:	3802      	subs	r0, #2
 8020248:	4474      	add	r4, lr
 802024a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 802024e:	fba0 8902 	umull	r8, r9, r0, r2
 8020252:	eba4 040a 	sub.w	r4, r4, sl
 8020256:	454c      	cmp	r4, r9
 8020258:	46c2      	mov	sl, r8
 802025a:	464b      	mov	r3, r9
 802025c:	d354      	bcc.n	8020308 <__udivmoddi4+0x298>
 802025e:	d051      	beq.n	8020304 <__udivmoddi4+0x294>
 8020260:	2e00      	cmp	r6, #0
 8020262:	d069      	beq.n	8020338 <__udivmoddi4+0x2c8>
 8020264:	ebb1 050a 	subs.w	r5, r1, sl
 8020268:	eb64 0403 	sbc.w	r4, r4, r3
 802026c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8020270:	40fd      	lsrs	r5, r7
 8020272:	40fc      	lsrs	r4, r7
 8020274:	ea4c 0505 	orr.w	r5, ip, r5
 8020278:	e9c6 5400 	strd	r5, r4, [r6]
 802027c:	2700      	movs	r7, #0
 802027e:	e747      	b.n	8020110 <__udivmoddi4+0xa0>
 8020280:	f1c2 0320 	rsb	r3, r2, #32
 8020284:	fa20 f703 	lsr.w	r7, r0, r3
 8020288:	4095      	lsls	r5, r2
 802028a:	fa01 f002 	lsl.w	r0, r1, r2
 802028e:	fa21 f303 	lsr.w	r3, r1, r3
 8020292:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020296:	4338      	orrs	r0, r7
 8020298:	0c01      	lsrs	r1, r0, #16
 802029a:	fbb3 f7fe 	udiv	r7, r3, lr
 802029e:	fa1f f885 	uxth.w	r8, r5
 80202a2:	fb0e 3317 	mls	r3, lr, r7, r3
 80202a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80202aa:	fb07 f308 	mul.w	r3, r7, r8
 80202ae:	428b      	cmp	r3, r1
 80202b0:	fa04 f402 	lsl.w	r4, r4, r2
 80202b4:	d907      	bls.n	80202c6 <__udivmoddi4+0x256>
 80202b6:	1869      	adds	r1, r5, r1
 80202b8:	f107 3cff 	add.w	ip, r7, #4294967295
 80202bc:	d22f      	bcs.n	802031e <__udivmoddi4+0x2ae>
 80202be:	428b      	cmp	r3, r1
 80202c0:	d92d      	bls.n	802031e <__udivmoddi4+0x2ae>
 80202c2:	3f02      	subs	r7, #2
 80202c4:	4429      	add	r1, r5
 80202c6:	1acb      	subs	r3, r1, r3
 80202c8:	b281      	uxth	r1, r0
 80202ca:	fbb3 f0fe 	udiv	r0, r3, lr
 80202ce:	fb0e 3310 	mls	r3, lr, r0, r3
 80202d2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80202d6:	fb00 f308 	mul.w	r3, r0, r8
 80202da:	428b      	cmp	r3, r1
 80202dc:	d907      	bls.n	80202ee <__udivmoddi4+0x27e>
 80202de:	1869      	adds	r1, r5, r1
 80202e0:	f100 3cff 	add.w	ip, r0, #4294967295
 80202e4:	d217      	bcs.n	8020316 <__udivmoddi4+0x2a6>
 80202e6:	428b      	cmp	r3, r1
 80202e8:	d915      	bls.n	8020316 <__udivmoddi4+0x2a6>
 80202ea:	3802      	subs	r0, #2
 80202ec:	4429      	add	r1, r5
 80202ee:	1ac9      	subs	r1, r1, r3
 80202f0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80202f4:	e73b      	b.n	802016e <__udivmoddi4+0xfe>
 80202f6:	4637      	mov	r7, r6
 80202f8:	4630      	mov	r0, r6
 80202fa:	e709      	b.n	8020110 <__udivmoddi4+0xa0>
 80202fc:	4607      	mov	r7, r0
 80202fe:	e6e7      	b.n	80200d0 <__udivmoddi4+0x60>
 8020300:	4618      	mov	r0, r3
 8020302:	e6fb      	b.n	80200fc <__udivmoddi4+0x8c>
 8020304:	4541      	cmp	r1, r8
 8020306:	d2ab      	bcs.n	8020260 <__udivmoddi4+0x1f0>
 8020308:	ebb8 0a02 	subs.w	sl, r8, r2
 802030c:	eb69 020e 	sbc.w	r2, r9, lr
 8020310:	3801      	subs	r0, #1
 8020312:	4613      	mov	r3, r2
 8020314:	e7a4      	b.n	8020260 <__udivmoddi4+0x1f0>
 8020316:	4660      	mov	r0, ip
 8020318:	e7e9      	b.n	80202ee <__udivmoddi4+0x27e>
 802031a:	4618      	mov	r0, r3
 802031c:	e795      	b.n	802024a <__udivmoddi4+0x1da>
 802031e:	4667      	mov	r7, ip
 8020320:	e7d1      	b.n	80202c6 <__udivmoddi4+0x256>
 8020322:	4681      	mov	r9, r0
 8020324:	e77c      	b.n	8020220 <__udivmoddi4+0x1b0>
 8020326:	3802      	subs	r0, #2
 8020328:	442c      	add	r4, r5
 802032a:	e747      	b.n	80201bc <__udivmoddi4+0x14c>
 802032c:	f1ac 0c02 	sub.w	ip, ip, #2
 8020330:	442b      	add	r3, r5
 8020332:	e72f      	b.n	8020194 <__udivmoddi4+0x124>
 8020334:	4638      	mov	r0, r7
 8020336:	e708      	b.n	802014a <__udivmoddi4+0xda>
 8020338:	4637      	mov	r7, r6
 802033a:	e6e9      	b.n	8020110 <__udivmoddi4+0xa0>

0802033c <__aeabi_idiv0>:
 802033c:	4770      	bx	lr
 802033e:	bf00      	nop

08020340 <_ZN7EncoderC1Ev>:
#include "encoder.hpp"
#include "declare_extern.h"

Encoder::Encoder() : distance_(0)
 8020340:	b480      	push	{r7}
 8020342:	b083      	sub	sp, #12
 8020344:	af00      	add	r7, sp, #0
 8020346:	6078      	str	r0, [r7, #4]
				   , distance_stack_(0)
				   , distance_difference_(0) {}
 8020348:	687b      	ldr	r3, [r7, #4]
 802034a:	f04f 0200 	mov.w	r2, #0
 802034e:	601a      	str	r2, [r3, #0]
 8020350:	687b      	ldr	r3, [r7, #4]
 8020352:	f04f 0200 	mov.w	r2, #0
 8020356:	605a      	str	r2, [r3, #4]
 8020358:	687b      	ldr	r3, [r7, #4]
 802035a:	f04f 0200 	mov.w	r2, #0
 802035e:	609a      	str	r2, [r3, #8]
 8020360:	687b      	ldr	r3, [r7, #4]
 8020362:	4618      	mov	r0, r3
 8020364:	370c      	adds	r7, #12
 8020366:	46bd      	mov	sp, r7
 8020368:	f85d 7b04 	ldr.w	r7, [sp], #4
 802036c:	4770      	bx	lr

0802036e <_ZN8Iim42652C1Ev>:
#include "iim_42652.hpp"
#include "declare_extern.h"

Iim42652::Iim42652() : degree_stack_z_(0) {}
 802036e:	b490      	push	{r4, r7}
 8020370:	b082      	sub	sp, #8
 8020372:	af00      	add	r7, sp, #0
 8020374:	6078      	str	r0, [r7, #4]
 8020376:	687a      	ldr	r2, [r7, #4]
 8020378:	f04f 0300 	mov.w	r3, #0
 802037c:	f04f 0400 	mov.w	r4, #0
 8020380:	e9c2 3400 	strd	r3, r4, [r2]
 8020384:	687b      	ldr	r3, [r7, #4]
 8020386:	4618      	mov	r0, r3
 8020388:	3708      	adds	r7, #8
 802038a:	46bd      	mov	sp, r7
 802038c:	bc90      	pop	{r4, r7}
 802038e:	4770      	bx	lr

08020390 <_ZN3LedC1Ev>:
#include "led.hpp"

Led::Led() : interrupt_count_(0)
 8020390:	b480      	push	{r7}
 8020392:	b083      	sub	sp, #12
 8020394:	af00      	add	r7, sp, #0
 8020396:	6078      	str	r0, [r7, #4]
           , interrupt_timer_(0) {}
 8020398:	687b      	ldr	r3, [r7, #4]
 802039a:	2200      	movs	r2, #0
 802039c:	701a      	strb	r2, [r3, #0]
 802039e:	687b      	ldr	r3, [r7, #4]
 80203a0:	2200      	movs	r2, #0
 80203a2:	705a      	strb	r2, [r3, #1]
 80203a4:	687b      	ldr	r3, [r7, #4]
 80203a6:	4618      	mov	r0, r3
 80203a8:	370c      	adds	r7, #12
 80203aa:	46bd      	mov	sp, r7
 80203ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80203b0:	4770      	bx	lr
	...

080203b4 <_ZN3Led10ColorOrderEc>:

void Led::ColorOrder(char color)
{
 80203b4:	b580      	push	{r7, lr}
 80203b6:	b082      	sub	sp, #8
 80203b8:	af00      	add	r7, sp, #0
 80203ba:	6078      	str	r0, [r7, #4]
 80203bc:	460b      	mov	r3, r1
 80203be:	70fb      	strb	r3, [r7, #3]
    switch(color)
 80203c0:	78fb      	ldrb	r3, [r7, #3]
 80203c2:	3b42      	subs	r3, #66	; 0x42
 80203c4:	2b17      	cmp	r3, #23
 80203c6:	f200 80b8 	bhi.w	802053a <_ZN3Led10ColorOrderEc+0x186>
 80203ca:	a201      	add	r2, pc, #4	; (adr r2, 80203d0 <_ZN3Led10ColorOrderEc+0x1c>)
 80203cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80203d0:	0802047d 	.word	0x0802047d
 80203d4:	080204c9 	.word	0x080204c9
 80203d8:	0802053b 	.word	0x0802053b
 80203dc:	0802053b 	.word	0x0802053b
 80203e0:	0802053b 	.word	0x0802053b
 80203e4:	08020457 	.word	0x08020457
 80203e8:	0802053b 	.word	0x0802053b
 80203ec:	0802053b 	.word	0x0802053b
 80203f0:	0802053b 	.word	0x0802053b
 80203f4:	0802053b 	.word	0x0802053b
 80203f8:	0802053b 	.word	0x0802053b
 80203fc:	080204ef 	.word	0x080204ef
 8020400:	0802053b 	.word	0x0802053b
 8020404:	0802053b 	.word	0x0802053b
 8020408:	0802053b 	.word	0x0802053b
 802040c:	0802053b 	.word	0x0802053b
 8020410:	08020431 	.word	0x08020431
 8020414:	0802053b 	.word	0x0802053b
 8020418:	0802053b 	.word	0x0802053b
 802041c:	0802053b 	.word	0x0802053b
 8020420:	0802053b 	.word	0x0802053b
 8020424:	08020515 	.word	0x08020515
 8020428:	0802053b 	.word	0x0802053b
 802042c:	080204a3 	.word	0x080204a3
    {
        case 'R': R_ON;  G_OFF; B_OFF; break;
 8020430:	2200      	movs	r2, #0
 8020432:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020436:	484c      	ldr	r0, [pc, #304]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020438:	f003 f91c 	bl	8023674 <HAL_GPIO_WritePin>
 802043c:	2201      	movs	r2, #1
 802043e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020442:	4849      	ldr	r0, [pc, #292]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020444:	f003 f916 	bl	8023674 <HAL_GPIO_WritePin>
 8020448:	2201      	movs	r2, #1
 802044a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 802044e:	4846      	ldr	r0, [pc, #280]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020450:	f003 f910 	bl	8023674 <HAL_GPIO_WritePin>
 8020454:	e084      	b.n	8020560 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'G': R_OFF; G_ON;  B_OFF; break;
 8020456:	2201      	movs	r2, #1
 8020458:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 802045c:	4842      	ldr	r0, [pc, #264]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 802045e:	f003 f909 	bl	8023674 <HAL_GPIO_WritePin>
 8020462:	2200      	movs	r2, #0
 8020464:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020468:	483f      	ldr	r0, [pc, #252]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 802046a:	f003 f903 	bl	8023674 <HAL_GPIO_WritePin>
 802046e:	2201      	movs	r2, #1
 8020470:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020474:	483c      	ldr	r0, [pc, #240]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020476:	f003 f8fd 	bl	8023674 <HAL_GPIO_WritePin>
 802047a:	e071      	b.n	8020560 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'B': R_OFF; G_OFF; B_ON;  break;
 802047c:	2201      	movs	r2, #1
 802047e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020482:	4839      	ldr	r0, [pc, #228]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020484:	f003 f8f6 	bl	8023674 <HAL_GPIO_WritePin>
 8020488:	2201      	movs	r2, #1
 802048a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 802048e:	4836      	ldr	r0, [pc, #216]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020490:	f003 f8f0 	bl	8023674 <HAL_GPIO_WritePin>
 8020494:	2200      	movs	r2, #0
 8020496:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 802049a:	4833      	ldr	r0, [pc, #204]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 802049c:	f003 f8ea 	bl	8023674 <HAL_GPIO_WritePin>
 80204a0:	e05e      	b.n	8020560 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'Y': R_ON;  G_ON;  B_OFF; break;
 80204a2:	2200      	movs	r2, #0
 80204a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80204a8:	482f      	ldr	r0, [pc, #188]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 80204aa:	f003 f8e3 	bl	8023674 <HAL_GPIO_WritePin>
 80204ae:	2200      	movs	r2, #0
 80204b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80204b4:	482c      	ldr	r0, [pc, #176]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 80204b6:	f003 f8dd 	bl	8023674 <HAL_GPIO_WritePin>
 80204ba:	2201      	movs	r2, #1
 80204bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80204c0:	4829      	ldr	r0, [pc, #164]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 80204c2:	f003 f8d7 	bl	8023674 <HAL_GPIO_WritePin>
 80204c6:	e04b      	b.n	8020560 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'C': R_OFF; G_ON;  B_ON;  break;
 80204c8:	2201      	movs	r2, #1
 80204ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80204ce:	4826      	ldr	r0, [pc, #152]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 80204d0:	f003 f8d0 	bl	8023674 <HAL_GPIO_WritePin>
 80204d4:	2200      	movs	r2, #0
 80204d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80204da:	4823      	ldr	r0, [pc, #140]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 80204dc:	f003 f8ca 	bl	8023674 <HAL_GPIO_WritePin>
 80204e0:	2200      	movs	r2, #0
 80204e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80204e6:	4820      	ldr	r0, [pc, #128]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 80204e8:	f003 f8c4 	bl	8023674 <HAL_GPIO_WritePin>
 80204ec:	e038      	b.n	8020560 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'M': R_ON;  G_OFF; B_ON;  break;
 80204ee:	2200      	movs	r2, #0
 80204f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80204f4:	481c      	ldr	r0, [pc, #112]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 80204f6:	f003 f8bd 	bl	8023674 <HAL_GPIO_WritePin>
 80204fa:	2201      	movs	r2, #1
 80204fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020500:	4819      	ldr	r0, [pc, #100]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020502:	f003 f8b7 	bl	8023674 <HAL_GPIO_WritePin>
 8020506:	2200      	movs	r2, #0
 8020508:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 802050c:	4816      	ldr	r0, [pc, #88]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 802050e:	f003 f8b1 	bl	8023674 <HAL_GPIO_WritePin>
 8020512:	e025      	b.n	8020560 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'W': R_ON;  G_ON;  B_ON;  break;
 8020514:	2200      	movs	r2, #0
 8020516:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 802051a:	4813      	ldr	r0, [pc, #76]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 802051c:	f003 f8aa 	bl	8023674 <HAL_GPIO_WritePin>
 8020520:	2200      	movs	r2, #0
 8020522:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8020526:	4810      	ldr	r0, [pc, #64]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020528:	f003 f8a4 	bl	8023674 <HAL_GPIO_WritePin>
 802052c:	2200      	movs	r2, #0
 802052e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020532:	480d      	ldr	r0, [pc, #52]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020534:	f003 f89e 	bl	8023674 <HAL_GPIO_WritePin>
 8020538:	e012      	b.n	8020560 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'X': // fall through
        default:  R_OFF; G_OFF; B_OFF; break;
 802053a:	2201      	movs	r2, #1
 802053c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020540:	4809      	ldr	r0, [pc, #36]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 8020542:	f003 f897 	bl	8023674 <HAL_GPIO_WritePin>
 8020546:	2201      	movs	r2, #1
 8020548:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 802054c:	4806      	ldr	r0, [pc, #24]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 802054e:	f003 f891 	bl	8023674 <HAL_GPIO_WritePin>
 8020552:	2201      	movs	r2, #1
 8020554:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020558:	4803      	ldr	r0, [pc, #12]	; (8020568 <_ZN3Led10ColorOrderEc+0x1b4>)
 802055a:	f003 f88b 	bl	8023674 <HAL_GPIO_WritePin>
 802055e:	bf00      	nop
    }
}
 8020560:	bf00      	nop
 8020562:	3708      	adds	r7, #8
 8020564:	46bd      	mov	sp, r7
 8020566:	bd80      	pop	{r7, pc}
 8020568:	40020800 	.word	0x40020800

0802056c <_ZN3Led5BlinkEhcc>:

void Led::Blink(uint8_t times, char color_1, char color_2)
{
 802056c:	b580      	push	{r7, lr}
 802056e:	b084      	sub	sp, #16
 8020570:	af00      	add	r7, sp, #0
 8020572:	6078      	str	r0, [r7, #4]
 8020574:	4608      	mov	r0, r1
 8020576:	4611      	mov	r1, r2
 8020578:	461a      	mov	r2, r3
 802057a:	4603      	mov	r3, r0
 802057c:	70fb      	strb	r3, [r7, #3]
 802057e:	460b      	mov	r3, r1
 8020580:	70bb      	strb	r3, [r7, #2]
 8020582:	4613      	mov	r3, r2
 8020584:	707b      	strb	r3, [r7, #1]
    for(uint8_t i = 0; i < times; i++)
 8020586:	2300      	movs	r3, #0
 8020588:	73fb      	strb	r3, [r7, #15]
 802058a:	7bfa      	ldrb	r2, [r7, #15]
 802058c:	78fb      	ldrb	r3, [r7, #3]
 802058e:	429a      	cmp	r2, r3
 8020590:	d215      	bcs.n	80205be <_ZN3Led5BlinkEhcc+0x52>
    {
        ColorOrder(color_1);
 8020592:	78bb      	ldrb	r3, [r7, #2]
 8020594:	4619      	mov	r1, r3
 8020596:	6878      	ldr	r0, [r7, #4]
 8020598:	f7ff ff0c 	bl	80203b4 <_ZN3Led10ColorOrderEc>
        HAL_Delay(BLINK_INTERVAL_MS);
 802059c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80205a0:	f001 fe38 	bl	8022214 <HAL_Delay>
        ColorOrder(color_2);
 80205a4:	787b      	ldrb	r3, [r7, #1]
 80205a6:	4619      	mov	r1, r3
 80205a8:	6878      	ldr	r0, [r7, #4]
 80205aa:	f7ff ff03 	bl	80203b4 <_ZN3Led10ColorOrderEc>
        HAL_Delay(BLINK_INTERVAL_MS);
 80205ae:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80205b2:	f001 fe2f 	bl	8022214 <HAL_Delay>
    for(uint8_t i = 0; i < times; i++)
 80205b6:	7bfb      	ldrb	r3, [r7, #15]
 80205b8:	3301      	adds	r3, #1
 80205ba:	73fb      	strb	r3, [r7, #15]
 80205bc:	e7e5      	b.n	802058a <_ZN3Led5BlinkEhcc+0x1e>
    }
}
 80205be:	bf00      	nop
 80205c0:	3710      	adds	r7, #16
 80205c2:	46bd      	mov	sp, r7
 80205c4:	bd80      	pop	{r7, pc}

080205c6 <_ZN10LineSensorC1Ev>:
#include "line_sensor.hpp"

LineSensor::LineSensor() : line_sensors_buff_{0}
 80205c6:	b580      	push	{r7, lr}
 80205c8:	b082      	sub	sp, #8
 80205ca:	af00      	add	r7, sp, #0
 80205cc:	6078      	str	r0, [r7, #4]
                         , consecutive_line_sensors_buff_{{0}}
                         , max_line_sensors_valu_{0}
                         , min_line_sensors_valu_{0}
                         , line_sensors_valu_{0}
                         , emergency_stop_flag_(false) {}
 80205ce:	687b      	ldr	r3, [r7, #4]
 80205d0:	461a      	mov	r2, r3
 80205d2:	2300      	movs	r3, #0
 80205d4:	6013      	str	r3, [r2, #0]
 80205d6:	6053      	str	r3, [r2, #4]
 80205d8:	6093      	str	r3, [r2, #8]
 80205da:	60d3      	str	r3, [r2, #12]
 80205dc:	6113      	str	r3, [r2, #16]
 80205de:	6153      	str	r3, [r2, #20]
 80205e0:	6193      	str	r3, [r2, #24]
 80205e2:	687b      	ldr	r3, [r7, #4]
 80205e4:	331c      	adds	r3, #28
 80205e6:	f44f 728c 	mov.w	r2, #280	; 0x118
 80205ea:	2100      	movs	r1, #0
 80205ec:	4618      	mov	r0, r3
 80205ee:	f004 fe2d 	bl	802524c <memset>
 80205f2:	687b      	ldr	r3, [r7, #4]
 80205f4:	f503 739a 	add.w	r3, r3, #308	; 0x134
 80205f8:	2200      	movs	r2, #0
 80205fa:	601a      	str	r2, [r3, #0]
 80205fc:	605a      	str	r2, [r3, #4]
 80205fe:	609a      	str	r2, [r3, #8]
 8020600:	60da      	str	r2, [r3, #12]
 8020602:	611a      	str	r2, [r3, #16]
 8020604:	615a      	str	r2, [r3, #20]
 8020606:	619a      	str	r2, [r3, #24]
 8020608:	687b      	ldr	r3, [r7, #4]
 802060a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 802060e:	2200      	movs	r2, #0
 8020610:	601a      	str	r2, [r3, #0]
 8020612:	605a      	str	r2, [r3, #4]
 8020614:	609a      	str	r2, [r3, #8]
 8020616:	60da      	str	r2, [r3, #12]
 8020618:	611a      	str	r2, [r3, #16]
 802061a:	615a      	str	r2, [r3, #20]
 802061c:	619a      	str	r2, [r3, #24]
 802061e:	687b      	ldr	r3, [r7, #4]
 8020620:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8020624:	2200      	movs	r2, #0
 8020626:	601a      	str	r2, [r3, #0]
 8020628:	605a      	str	r2, [r3, #4]
 802062a:	609a      	str	r2, [r3, #8]
 802062c:	60da      	str	r2, [r3, #12]
 802062e:	611a      	str	r2, [r3, #16]
 8020630:	615a      	str	r2, [r3, #20]
 8020632:	619a      	str	r2, [r3, #24]
 8020634:	687b      	ldr	r3, [r7, #4]
 8020636:	2200      	movs	r2, #0
 8020638:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 802063c:	687b      	ldr	r3, [r7, #4]
 802063e:	4618      	mov	r0, r3
 8020640:	3708      	adds	r7, #8
 8020642:	46bd      	mov	sp, r7
 8020644:	bd80      	pop	{r7, pc}
	...

08020648 <_ZN10LineSensor4InitEv>:

void LineSensor::Init()
{
 8020648:	b580      	push	{r7, lr}
 802064a:	b082      	sub	sp, #8
 802064c:	af00      	add	r7, sp, #0
 802064e:	6078      	str	r0, [r7, #4]
    if(HAL_ADC_Start_DMA(&hadc1, (uint32_t *)line_sensors_buff_, NUM_OF_LINE_SENSORS) != HAL_OK)
 8020650:	687b      	ldr	r3, [r7, #4]
 8020652:	220e      	movs	r2, #14
 8020654:	4619      	mov	r1, r3
 8020656:	4815      	ldr	r0, [pc, #84]	; (80206ac <_ZN10LineSensor4InitEv+0x64>)
 8020658:	f001 fe42 	bl	80222e0 <HAL_ADC_Start_DMA>
 802065c:	4603      	mov	r3, r0
 802065e:	2b00      	cmp	r3, #0
 8020660:	bf14      	ite	ne
 8020662:	2301      	movne	r3, #1
 8020664:	2300      	moveq	r3, #0
 8020666:	b2db      	uxtb	r3, r3
 8020668:	2b00      	cmp	r3, #0
 802066a:	d004      	beq.n	8020676 <_ZN10LineSensor4InitEv+0x2e>
    {
#ifdef DEBUG_MODE
        g_error_handler_adc1 = true;
 802066c:	4b10      	ldr	r3, [pc, #64]	; (80206b0 <_ZN10LineSensor4InitEv+0x68>)
 802066e:	2201      	movs	r2, #1
 8020670:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

        Error_Handler();
 8020672:	f001 f827 	bl	80216c4 <Error_Handler>
    }

    if(HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1) != HAL_OK)
 8020676:	2100      	movs	r1, #0
 8020678:	480e      	ldr	r0, [pc, #56]	; (80206b4 <_ZN10LineSensor4InitEv+0x6c>)
 802067a:	f003 fe53 	bl	8024324 <HAL_TIM_PWM_Start>
 802067e:	4603      	mov	r3, r0
 8020680:	2b00      	cmp	r3, #0
 8020682:	bf14      	ite	ne
 8020684:	2301      	movne	r3, #1
 8020686:	2300      	moveq	r3, #0
 8020688:	b2db      	uxtb	r3, r3
 802068a:	2b00      	cmp	r3, #0
 802068c:	d004      	beq.n	8020698 <_ZN10LineSensor4InitEv+0x50>
    {
#ifdef DEBUG_MODE
        g_error_handler_tim11 = true;
 802068e:	4b0a      	ldr	r3, [pc, #40]	; (80206b8 <_ZN10LineSensor4InitEv+0x70>)
 8020690:	2201      	movs	r2, #1
 8020692:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

        Error_Handler();
 8020694:	f001 f816 	bl	80216c4 <Error_Handler>
    }

    __HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, LINE_SENSORS_LED_COMPARE);
 8020698:	4b06      	ldr	r3, [pc, #24]	; (80206b4 <_ZN10LineSensor4InitEv+0x6c>)
 802069a:	681b      	ldr	r3, [r3, #0]
 802069c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80206a0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80206a2:	bf00      	nop
 80206a4:	3708      	adds	r7, #8
 80206a6:	46bd      	mov	sp, r7
 80206a8:	bd80      	pop	{r7, pc}
 80206aa:	bf00      	nop
 80206ac:	2000063c 	.word	0x2000063c
 80206b0:	2000002d 	.word	0x2000002d
 80206b4:	20000684 	.word	0x20000684
 80206b8:	2000002e 	.word	0x2000002e

080206bc <_ZN10LineSensor20StoreConsecutiveBuffEv>:

void LineSensor::StoreConsecutiveBuff()
{
 80206bc:	b480      	push	{r7}
 80206be:	b085      	sub	sp, #20
 80206c0:	af00      	add	r7, sp, #0
 80206c2:	6078      	str	r0, [r7, #4]
    static uint8_t times = 0;

    for(int i = 0; i < NUM_OF_LINE_SENSORS; i++)
 80206c4:	2300      	movs	r3, #0
 80206c6:	60fb      	str	r3, [r7, #12]
 80206c8:	68fb      	ldr	r3, [r7, #12]
 80206ca:	2b0d      	cmp	r3, #13
 80206cc:	dc16      	bgt.n	80206fc <_ZN10LineSensor20StoreConsecutiveBuffEv+0x40>
    {
        consecutive_line_sensors_buff_[times][i] = line_sensors_buff_[i];
 80206ce:	4b15      	ldr	r3, [pc, #84]	; (8020724 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 80206d0:	781b      	ldrb	r3, [r3, #0]
 80206d2:	4619      	mov	r1, r3
 80206d4:	687b      	ldr	r3, [r7, #4]
 80206d6:	68fa      	ldr	r2, [r7, #12]
 80206d8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80206dc:	687a      	ldr	r2, [r7, #4]
 80206de:	460b      	mov	r3, r1
 80206e0:	00db      	lsls	r3, r3, #3
 80206e2:	1a5b      	subs	r3, r3, r1
 80206e4:	005b      	lsls	r3, r3, #1
 80206e6:	68f9      	ldr	r1, [r7, #12]
 80206e8:	440b      	add	r3, r1
 80206ea:	330c      	adds	r3, #12
 80206ec:	005b      	lsls	r3, r3, #1
 80206ee:	4413      	add	r3, r2
 80206f0:	4602      	mov	r2, r0
 80206f2:	809a      	strh	r2, [r3, #4]
    for(int i = 0; i < NUM_OF_LINE_SENSORS; i++)
 80206f4:	68fb      	ldr	r3, [r7, #12]
 80206f6:	3301      	adds	r3, #1
 80206f8:	60fb      	str	r3, [r7, #12]
 80206fa:	e7e5      	b.n	80206c8 <_ZN10LineSensor20StoreConsecutiveBuffEv+0xc>
    }

    if(times < CONSECUTIVE_TIMES) times++;
 80206fc:	4b09      	ldr	r3, [pc, #36]	; (8020724 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 80206fe:	781b      	ldrb	r3, [r3, #0]
 8020700:	2b09      	cmp	r3, #9
 8020702:	d806      	bhi.n	8020712 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x56>
 8020704:	4b07      	ldr	r3, [pc, #28]	; (8020724 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8020706:	781b      	ldrb	r3, [r3, #0]
 8020708:	3301      	adds	r3, #1
 802070a:	b2da      	uxtb	r2, r3
 802070c:	4b05      	ldr	r3, [pc, #20]	; (8020724 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 802070e:	701a      	strb	r2, [r3, #0]
    else times = 0;
}
 8020710:	e002      	b.n	8020718 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x5c>
    else times = 0;
 8020712:	4b04      	ldr	r3, [pc, #16]	; (8020724 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8020714:	2200      	movs	r2, #0
 8020716:	701a      	strb	r2, [r3, #0]
}
 8020718:	bf00      	nop
 802071a:	3714      	adds	r7, #20
 802071c:	46bd      	mov	sp, r7
 802071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020722:	4770      	bx	lr
 8020724:	2000002c 	.word	0x2000002c

08020728 <_ZN10LineSensor3NewEv>:
        else                                     array[i] = temp_array[right--];
    }
}

void LineSensor::New()
{
 8020728:	b4b0      	push	{r4, r5, r7}
 802072a:	b0cf      	sub	sp, #316	; 0x13c
 802072c:	af00      	add	r7, sp, #0
 802072e:	1d3b      	adds	r3, r7, #4
 8020730:	6018      	str	r0, [r3, #0]
    uint8_t i, j;
    uint16_t temp_array[CONSECUTIVE_TIMES];
    uint16_t sorted_array[NUM_OF_LINE_SENSORS][CONSECUTIVE_TIMES];
    
    for(i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8020732:	2300      	movs	r3, #0
 8020734:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8020738:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 802073c:	2b0d      	cmp	r3, #13
 802073e:	d866      	bhi.n	802080e <_ZN10LineSensor3NewEv+0xe6>
    {
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 8020740:	2300      	movs	r3, #0
 8020742:	f887 3136 	strb.w	r3, [r7, #310]	; 0x136
 8020746:	f897 3136 	ldrb.w	r3, [r7, #310]	; 0x136
 802074a:	2b09      	cmp	r3, #9
 802074c:	d81c      	bhi.n	8020788 <_ZN10LineSensor3NewEv+0x60>
        {
            temp_array[j] = consecutive_line_sensors_buff_[j][i];
 802074e:	f897 2136 	ldrb.w	r2, [r7, #310]	; 0x136
 8020752:	f897 4137 	ldrb.w	r4, [r7, #311]	; 0x137
 8020756:	f897 1136 	ldrb.w	r1, [r7, #310]	; 0x136
 802075a:	1d3b      	adds	r3, r7, #4
 802075c:	6818      	ldr	r0, [r3, #0]
 802075e:	4613      	mov	r3, r2
 8020760:	00db      	lsls	r3, r3, #3
 8020762:	1a9b      	subs	r3, r3, r2
 8020764:	005b      	lsls	r3, r3, #1
 8020766:	4423      	add	r3, r4
 8020768:	330c      	adds	r3, #12
 802076a:	005b      	lsls	r3, r3, #1
 802076c:	4403      	add	r3, r0
 802076e:	889a      	ldrh	r2, [r3, #4]
 8020770:	004b      	lsls	r3, r1, #1
 8020772:	f507 719c 	add.w	r1, r7, #312	; 0x138
 8020776:	440b      	add	r3, r1
 8020778:	f823 2c18 	strh.w	r2, [r3, #-24]
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 802077c:	f897 3136 	ldrb.w	r3, [r7, #310]	; 0x136
 8020780:	3301      	adds	r3, #1
 8020782:	f887 3136 	strb.w	r3, [r7, #310]	; 0x136
 8020786:	e7de      	b.n	8020746 <_ZN10LineSensor3NewEv+0x1e>
        }

        //MergeSort(temp_array, 0, CONSECUTIVE_TIMES-1);

        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 8020788:	2300      	movs	r3, #0
 802078a:	f887 3136 	strb.w	r3, [r7, #310]	; 0x136
 802078e:	f897 3136 	ldrb.w	r3, [r7, #310]	; 0x136
 8020792:	2b09      	cmp	r3, #9
 8020794:	d835      	bhi.n	8020802 <_ZN10LineSensor3NewEv+0xda>
        {
            sorted_array[i][j] = temp_array[j];
 8020796:	f897 3136 	ldrb.w	r3, [r7, #310]	; 0x136
 802079a:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 802079e:	f897 0136 	ldrb.w	r0, [r7, #310]	; 0x136
 80207a2:	005b      	lsls	r3, r3, #1
 80207a4:	f507 719c 	add.w	r1, r7, #312	; 0x138
 80207a8:	440b      	add	r3, r1
 80207aa:	f833 4c18 	ldrh.w	r4, [r3, #-24]
 80207ae:	f107 0108 	add.w	r1, r7, #8
 80207b2:	4613      	mov	r3, r2
 80207b4:	009b      	lsls	r3, r3, #2
 80207b6:	4413      	add	r3, r2
 80207b8:	005b      	lsls	r3, r3, #1
 80207ba:	4403      	add	r3, r0
 80207bc:	4622      	mov	r2, r4
 80207be:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            g_consecutive_line_buff[i][j] = sorted_array[i][j];
 80207c2:	f897 1137 	ldrb.w	r1, [r7, #311]	; 0x137
 80207c6:	f897 5136 	ldrb.w	r5, [r7, #310]	; 0x136
 80207ca:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 80207ce:	f897 0136 	ldrb.w	r0, [r7, #310]	; 0x136
 80207d2:	f107 0408 	add.w	r4, r7, #8
 80207d6:	460b      	mov	r3, r1
 80207d8:	009b      	lsls	r3, r3, #2
 80207da:	440b      	add	r3, r1
 80207dc:	005b      	lsls	r3, r3, #1
 80207de:	442b      	add	r3, r5
 80207e0:	f834 4013 	ldrh.w	r4, [r4, r3, lsl #1]
 80207e4:	4926      	ldr	r1, [pc, #152]	; (8020880 <_ZN10LineSensor3NewEv+0x158>)
 80207e6:	4613      	mov	r3, r2
 80207e8:	009b      	lsls	r3, r3, #2
 80207ea:	4413      	add	r3, r2
 80207ec:	005b      	lsls	r3, r3, #1
 80207ee:	4403      	add	r3, r0
 80207f0:	4622      	mov	r2, r4
 80207f2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 80207f6:	f897 3136 	ldrb.w	r3, [r7, #310]	; 0x136
 80207fa:	3301      	adds	r3, #1
 80207fc:	f887 3136 	strb.w	r3, [r7, #310]	; 0x136
 8020800:	e7c5      	b.n	802078e <_ZN10LineSensor3NewEv+0x66>
    for(i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8020802:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8020806:	3301      	adds	r3, #1
 8020808:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 802080c:	e794      	b.n	8020738 <_ZN10LineSensor3NewEv+0x10>
        }
    }

    for(i = 0; i < NUM_OF_LINE_SENSORS; i++)
 802080e:	2300      	movs	r3, #0
 8020810:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8020814:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8020818:	2b0d      	cmp	r3, #13
 802081a:	d82b      	bhi.n	8020874 <_ZN10LineSensor3NewEv+0x14c>
    {
        
        g_max_line_valu[i] = max_line_sensors_valu_[i];
 802081c:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8020820:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 8020824:	1d39      	adds	r1, r7, #4
 8020826:	6809      	ldr	r1, [r1, #0]
 8020828:	3398      	adds	r3, #152	; 0x98
 802082a:	005b      	lsls	r3, r3, #1
 802082c:	440b      	add	r3, r1
 802082e:	8899      	ldrh	r1, [r3, #4]
 8020830:	4b14      	ldr	r3, [pc, #80]	; (8020884 <_ZN10LineSensor3NewEv+0x15c>)
 8020832:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        g_min_line_valu[i] = min_line_sensors_valu_[i];
 8020836:	f897 1137 	ldrb.w	r1, [r7, #311]	; 0x137
 802083a:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 802083e:	1d3a      	adds	r2, r7, #4
 8020840:	6812      	ldr	r2, [r2, #0]
 8020842:	31a8      	adds	r1, #168	; 0xa8
 8020844:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8020848:	4a0f      	ldr	r2, [pc, #60]	; (8020888 <_ZN10LineSensor3NewEv+0x160>)
 802084a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        g_line_valu[i] = line_sensors_valu_[i];
 802084e:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8020852:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 8020856:	1d39      	adds	r1, r7, #4
 8020858:	6809      	ldr	r1, [r1, #0]
 802085a:	33b4      	adds	r3, #180	; 0xb4
 802085c:	005b      	lsls	r3, r3, #1
 802085e:	440b      	add	r3, r1
 8020860:	8899      	ldrh	r1, [r3, #4]
 8020862:	4b0a      	ldr	r3, [pc, #40]	; (802088c <_ZN10LineSensor3NewEv+0x164>)
 8020864:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for(i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8020868:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 802086c:	3301      	adds	r3, #1
 802086e:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8020872:	e7cf      	b.n	8020814 <_ZN10LineSensor3NewEv+0xec>
            min_line_sensors_valu_[i] = sorted_array[i][HALF_CONSECUTIVE_TIMES];
            g_min_line_valu[i] = min_line_sensors_valu_[i];
        }
        */
    }
}
 8020874:	bf00      	nop
 8020876:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 802087a:	46bd      	mov	sp, r7
 802087c:	bcb0      	pop	{r4, r5, r7}
 802087e:	4770      	bx	lr
 8020880:	2000004c 	.word	0x2000004c
 8020884:	20000164 	.word	0x20000164
 8020888:	20000180 	.word	0x20000180
 802088c:	2000019c 	.word	0x2000019c

08020890 <_ZN10LineSensor13MonitorArraysEv>:
    return result;
}

#ifdef DEBUG_MODE
void LineSensor::MonitorArrays()
{
 8020890:	b480      	push	{r7}
 8020892:	b085      	sub	sp, #20
 8020894:	af00      	add	r7, sp, #0
 8020896:	6078      	str	r0, [r7, #4]
    for(uint8_t i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8020898:	2300      	movs	r3, #0
 802089a:	73fb      	strb	r3, [r7, #15]
 802089c:	7bfb      	ldrb	r3, [r7, #15]
 802089e:	2b0d      	cmp	r3, #13
 80208a0:	d80b      	bhi.n	80208ba <_ZN10LineSensor13MonitorArraysEv+0x2a>
    {
        g_line_buff[i] = line_sensors_buff_[i];
 80208a2:	7bf9      	ldrb	r1, [r7, #15]
 80208a4:	7bfb      	ldrb	r3, [r7, #15]
 80208a6:	687a      	ldr	r2, [r7, #4]
 80208a8:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 80208ac:	4a06      	ldr	r2, [pc, #24]	; (80208c8 <_ZN10LineSensor13MonitorArraysEv+0x38>)
 80208ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint8_t i = 0; i < NUM_OF_LINE_SENSORS; i++)
 80208b2:	7bfb      	ldrb	r3, [r7, #15]
 80208b4:	3301      	adds	r3, #1
 80208b6:	73fb      	strb	r3, [r7, #15]
 80208b8:	e7f0      	b.n	802089c <_ZN10LineSensor13MonitorArraysEv+0xc>
    }
}
 80208ba:	bf00      	nop
 80208bc:	3714      	adds	r7, #20
 80208be:	46bd      	mov	sp, r7
 80208c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80208c4:	4770      	bx	lr
 80208c6:	bf00      	nop
 80208c8:	20000030 	.word	0x20000030

080208cc <_ZN9LineTraceC1EP10LineSensor>:
#include "line_trace.hpp"

LineTrace::LineTrace(LineSensor *line_sensor) : integral_error_(0)
 80208cc:	b480      	push	{r7}
 80208ce:	b083      	sub	sp, #12
 80208d0:	af00      	add	r7, sp, #0
 80208d2:	6078      	str	r0, [r7, #4]
 80208d4:	6039      	str	r1, [r7, #0]
 80208d6:	687b      	ldr	r3, [r7, #4]
 80208d8:	f04f 0200 	mov.w	r2, #0
 80208dc:	601a      	str	r2, [r3, #0]
{
    line_sensor_ = line_sensor;
 80208de:	687b      	ldr	r3, [r7, #4]
 80208e0:	683a      	ldr	r2, [r7, #0]
 80208e2:	605a      	str	r2, [r3, #4]
}
 80208e4:	687b      	ldr	r3, [r7, #4]
 80208e6:	4618      	mov	r0, r3
 80208e8:	370c      	adds	r7, #12
 80208ea:	46bd      	mov	sp, r7
 80208ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80208f0:	4770      	bx	lr
	...

080208f4 <_ZN6LoggerC1Ev>:
#include "logger.hpp"
#include <math.h>
#include <string.h>

Logger::Logger() : const_distance_log_(), radian_log_(), various_log_(), const_distance_copy_(), radian_copy_(), various_copy_(), accel_address_(), decel_address_(), periodic_write_enable_(0), accel_position_write_enable_(0), excess_stack_(0), target_velocity_(MIN_VELOCITY) {}
 80208f4:	b580      	push	{r7, lr}
 80208f6:	b082      	sub	sp, #8
 80208f8:	af00      	add	r7, sp, #0
 80208fa:	6078      	str	r0, [r7, #4]
 80208fc:	687a      	ldr	r2, [r7, #4]
 80208fe:	2309      	movs	r3, #9
 8020900:	2b00      	cmp	r3, #0
 8020902:	db05      	blt.n	8020910 <_ZN6LoggerC1Ev+0x1c>
 8020904:	f04f 0100 	mov.w	r1, #0
 8020908:	6011      	str	r1, [r2, #0]
 802090a:	3204      	adds	r2, #4
 802090c:	3b01      	subs	r3, #1
 802090e:	e7f7      	b.n	8020900 <_ZN6LoggerC1Ev+0xc>
 8020910:	687b      	ldr	r3, [r7, #4]
 8020912:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8020916:	2309      	movs	r3, #9
 8020918:	2b00      	cmp	r3, #0
 802091a:	db05      	blt.n	8020928 <_ZN6LoggerC1Ev+0x34>
 802091c:	f04f 0100 	mov.w	r1, #0
 8020920:	6011      	str	r1, [r2, #0]
 8020922:	3204      	adds	r2, #4
 8020924:	3b01      	subs	r3, #1
 8020926:	e7f7      	b.n	8020918 <_ZN6LoggerC1Ev+0x24>
 8020928:	687b      	ldr	r3, [r7, #4]
 802092a:	f103 0250 	add.w	r2, r3, #80	; 0x50
 802092e:	2309      	movs	r3, #9
 8020930:	2b00      	cmp	r3, #0
 8020932:	db04      	blt.n	802093e <_ZN6LoggerC1Ev+0x4a>
 8020934:	2100      	movs	r1, #0
 8020936:	8011      	strh	r1, [r2, #0]
 8020938:	3202      	adds	r2, #2
 802093a:	3b01      	subs	r3, #1
 802093c:	e7f8      	b.n	8020930 <_ZN6LoggerC1Ev+0x3c>
 802093e:	687b      	ldr	r3, [r7, #4]
 8020940:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8020944:	2309      	movs	r3, #9
 8020946:	2b00      	cmp	r3, #0
 8020948:	db05      	blt.n	8020956 <_ZN6LoggerC1Ev+0x62>
 802094a:	f04f 0100 	mov.w	r1, #0
 802094e:	6011      	str	r1, [r2, #0]
 8020950:	3204      	adds	r2, #4
 8020952:	3b01      	subs	r3, #1
 8020954:	e7f7      	b.n	8020946 <_ZN6LoggerC1Ev+0x52>
 8020956:	687b      	ldr	r3, [r7, #4]
 8020958:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 802095c:	2309      	movs	r3, #9
 802095e:	2b00      	cmp	r3, #0
 8020960:	db05      	blt.n	802096e <_ZN6LoggerC1Ev+0x7a>
 8020962:	f04f 0100 	mov.w	r1, #0
 8020966:	6011      	str	r1, [r2, #0]
 8020968:	3204      	adds	r2, #4
 802096a:	3b01      	subs	r3, #1
 802096c:	e7f7      	b.n	802095e <_ZN6LoggerC1Ev+0x6a>
 802096e:	687b      	ldr	r3, [r7, #4]
 8020970:	f103 02b4 	add.w	r2, r3, #180	; 0xb4
 8020974:	2309      	movs	r3, #9
 8020976:	2b00      	cmp	r3, #0
 8020978:	db04      	blt.n	8020984 <_ZN6LoggerC1Ev+0x90>
 802097a:	2100      	movs	r1, #0
 802097c:	8011      	strh	r1, [r2, #0]
 802097e:	3202      	adds	r2, #2
 8020980:	3b01      	subs	r3, #1
 8020982:	e7f8      	b.n	8020976 <_ZN6LoggerC1Ev+0x82>
 8020984:	687b      	ldr	r3, [r7, #4]
 8020986:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 802098a:	2304      	movs	r3, #4
 802098c:	2b00      	cmp	r3, #0
 802098e:	db04      	blt.n	802099a <_ZN6LoggerC1Ev+0xa6>
 8020990:	2100      	movs	r1, #0
 8020992:	8011      	strh	r1, [r2, #0]
 8020994:	3202      	adds	r2, #2
 8020996:	3b01      	subs	r3, #1
 8020998:	e7f8      	b.n	802098c <_ZN6LoggerC1Ev+0x98>
 802099a:	687b      	ldr	r3, [r7, #4]
 802099c:	f103 02d2 	add.w	r2, r3, #210	; 0xd2
 80209a0:	2304      	movs	r3, #4
 80209a2:	2b00      	cmp	r3, #0
 80209a4:	db04      	blt.n	80209b0 <_ZN6LoggerC1Ev+0xbc>
 80209a6:	2100      	movs	r1, #0
 80209a8:	8011      	strh	r1, [r2, #0]
 80209aa:	3202      	adds	r2, #2
 80209ac:	3b01      	subs	r3, #1
 80209ae:	e7f8      	b.n	80209a2 <_ZN6LoggerC1Ev+0xae>
 80209b0:	687b      	ldr	r3, [r7, #4]
 80209b2:	2200      	movs	r2, #0
 80209b4:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 80209b8:	687b      	ldr	r3, [r7, #4]
 80209ba:	2200      	movs	r2, #0
 80209bc:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 80209c0:	687b      	ldr	r3, [r7, #4]
 80209c2:	f04f 0200 	mov.w	r2, #0
 80209c6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80209ca:	687b      	ldr	r3, [r7, #4]
 80209cc:	4a0b      	ldr	r2, [pc, #44]	; (80209fc <_ZN6LoggerC1Ev+0x108>)
 80209ce:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 80209d2:	687b      	ldr	r3, [r7, #4]
 80209d4:	33e8      	adds	r3, #232	; 0xe8
 80209d6:	4618      	mov	r0, r3
 80209d8:	f7ff fcb2 	bl	8020340 <_ZN7EncoderC1Ev>
 80209dc:	687b      	ldr	r3, [r7, #4]
 80209de:	33f8      	adds	r3, #248	; 0xf8
 80209e0:	4618      	mov	r0, r3
 80209e2:	f7ff fcc4 	bl	802036e <_ZN8Iim42652C1Ev>
 80209e6:	687b      	ldr	r3, [r7, #4]
 80209e8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80209ec:	4618      	mov	r0, r3
 80209ee:	f000 fe6d 	bl	80216cc <_ZN10SideSensorC1Ev>
 80209f2:	687b      	ldr	r3, [r7, #4]
 80209f4:	4618      	mov	r0, r3
 80209f6:	3708      	adds	r7, #8
 80209f8:	46bd      	mov	sp, r7
 80209fa:	bd80      	pop	{r7, pc}
 80209fc:	3fa66666 	.word	0x3fa66666

08020a00 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8020a00:	b580      	push	{r7, lr}
 8020a02:	b082      	sub	sp, #8
 8020a04:	af00      	add	r7, sp, #0
 8020a06:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM2)
 8020a08:	687b      	ldr	r3, [r7, #4]
 8020a0a:	681b      	ldr	r3, [r3, #0]
 8020a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8020a10:	d101      	bne.n	8020a16 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    InterruptTim2();
 8020a12:	f001 fb0b 	bl	802202c <InterruptTim2>
  }
  if(htim->Instance == TIM6)
 8020a16:	687b      	ldr	r3, [r7, #4]
 8020a18:	681b      	ldr	r3, [r3, #0]
 8020a1a:	4a08      	ldr	r2, [pc, #32]	; (8020a3c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8020a1c:	4293      	cmp	r3, r2
 8020a1e:	d101      	bne.n	8020a24 <HAL_TIM_PeriodElapsedCallback+0x24>
  {
    InterruptTim6();
 8020a20:	f001 faf4 	bl	802200c <InterruptTim6>
  }
  if(htim->Instance == TIM7)
 8020a24:	687b      	ldr	r3, [r7, #4]
 8020a26:	681b      	ldr	r3, [r3, #0]
 8020a28:	4a05      	ldr	r2, [pc, #20]	; (8020a40 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8020a2a:	4293      	cmp	r3, r2
 8020a2c:	d101      	bne.n	8020a32 <HAL_TIM_PeriodElapsedCallback+0x32>
  {
    InterruptTim7();
 8020a2e:	f001 fadd 	bl	8021fec <InterruptTim7>
  }
}
 8020a32:	bf00      	nop
 8020a34:	3708      	adds	r7, #8
 8020a36:	46bd      	mov	sp, r7
 8020a38:	bd80      	pop	{r7, pc}
 8020a3a:	bf00      	nop
 8020a3c:	40001000 	.word	0x40001000
 8020a40:	40001400 	.word	0x40001400

08020a44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8020a44:	b580      	push	{r7, lr}
 8020a46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8020a48:	f001 fb72 	bl	8022130 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8020a4c:	f000 f822 	bl	8020a94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8020a50:	f000 fd68 	bl	8021524 <MX_GPIO_Init>
  MX_DMA_Init();
 8020a54:	f000 fd46 	bl	80214e4 <MX_DMA_Init>
  MX_ADC1_Init();
 8020a58:	f000 f886 	bl	8020b68 <MX_ADC1_Init>
  MX_I2C2_Init();
 8020a5c:	f000 f98c 	bl	8020d78 <MX_I2C2_Init>
  MX_SPI3_Init();
 8020a60:	f000 f9b8 	bl	8020dd4 <MX_SPI3_Init>
  MX_TIM1_Init();
 8020a64:	f000 f9ec 	bl	8020e40 <MX_TIM1_Init>
  MX_TIM3_Init();
 8020a68:	f000 fac8 	bl	8020ffc <MX_TIM3_Init>
  MX_TIM4_Init();
 8020a6c:	f000 fb40 	bl	80210f0 <MX_TIM4_Init>
  MX_TIM6_Init();
 8020a70:	f000 fbe0 	bl	8021234 <MX_TIM6_Init>
  MX_TIM7_Init();
 8020a74:	f000 fc14 	bl	80212a0 <MX_TIM7_Init>
  MX_TIM8_Init();
 8020a78:	f000 fc48 	bl	802130c <MX_TIM8_Init>
  MX_TIM11_Init();
 8020a7c:	f000 fc9e 	bl	80213bc <MX_TIM11_Init>
  MX_TIM12_Init();
 8020a80:	f000 fcea 	bl	8021458 <MX_TIM12_Init>
  MX_TIM2_Init();
 8020a84:	f000 fa6c 	bl	8020f60 <MX_TIM2_Init>
  MX_TIM5_Init();
 8020a88:	f000 fb86 	bl	8021198 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  Init();
 8020a8c:	f001 faa4 	bl	8021fd8 <Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8020a90:	e7fe      	b.n	8020a90 <main+0x4c>
	...

08020a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8020a94:	b580      	push	{r7, lr}
 8020a96:	b094      	sub	sp, #80	; 0x50
 8020a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8020a9a:	f107 0320 	add.w	r3, r7, #32
 8020a9e:	2230      	movs	r2, #48	; 0x30
 8020aa0:	2100      	movs	r1, #0
 8020aa2:	4618      	mov	r0, r3
 8020aa4:	f004 fbd2 	bl	802524c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8020aa8:	f107 030c 	add.w	r3, r7, #12
 8020aac:	2200      	movs	r2, #0
 8020aae:	601a      	str	r2, [r3, #0]
 8020ab0:	605a      	str	r2, [r3, #4]
 8020ab2:	609a      	str	r2, [r3, #8]
 8020ab4:	60da      	str	r2, [r3, #12]
 8020ab6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8020ab8:	2300      	movs	r3, #0
 8020aba:	60bb      	str	r3, [r7, #8]
 8020abc:	4b28      	ldr	r3, [pc, #160]	; (8020b60 <SystemClock_Config+0xcc>)
 8020abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020ac0:	4a27      	ldr	r2, [pc, #156]	; (8020b60 <SystemClock_Config+0xcc>)
 8020ac2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8020ac6:	6413      	str	r3, [r2, #64]	; 0x40
 8020ac8:	4b25      	ldr	r3, [pc, #148]	; (8020b60 <SystemClock_Config+0xcc>)
 8020aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020acc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8020ad0:	60bb      	str	r3, [r7, #8]
 8020ad2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8020ad4:	2300      	movs	r3, #0
 8020ad6:	607b      	str	r3, [r7, #4]
 8020ad8:	4b22      	ldr	r3, [pc, #136]	; (8020b64 <SystemClock_Config+0xd0>)
 8020ada:	681b      	ldr	r3, [r3, #0]
 8020adc:	4a21      	ldr	r2, [pc, #132]	; (8020b64 <SystemClock_Config+0xd0>)
 8020ade:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8020ae2:	6013      	str	r3, [r2, #0]
 8020ae4:	4b1f      	ldr	r3, [pc, #124]	; (8020b64 <SystemClock_Config+0xd0>)
 8020ae6:	681b      	ldr	r3, [r3, #0]
 8020ae8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8020aec:	607b      	str	r3, [r7, #4]
 8020aee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8020af0:	2301      	movs	r3, #1
 8020af2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8020af4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8020af8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8020afa:	2302      	movs	r3, #2
 8020afc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8020afe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8020b02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8020b04:	2306      	movs	r3, #6
 8020b06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8020b08:	23a8      	movs	r3, #168	; 0xa8
 8020b0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8020b0c:	2302      	movs	r3, #2
 8020b0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8020b10:	2304      	movs	r3, #4
 8020b12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8020b14:	f107 0320 	add.w	r3, r7, #32
 8020b18:	4618      	mov	r0, r3
 8020b1a:	f002 fefd 	bl	8023918 <HAL_RCC_OscConfig>
 8020b1e:	4603      	mov	r3, r0
 8020b20:	2b00      	cmp	r3, #0
 8020b22:	d001      	beq.n	8020b28 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8020b24:	f000 fdce 	bl	80216c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8020b28:	230f      	movs	r3, #15
 8020b2a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8020b2c:	2302      	movs	r3, #2
 8020b2e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8020b30:	2300      	movs	r3, #0
 8020b32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8020b34:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8020b38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8020b3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8020b3e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8020b40:	f107 030c 	add.w	r3, r7, #12
 8020b44:	2105      	movs	r1, #5
 8020b46:	4618      	mov	r0, r3
 8020b48:	f003 f956 	bl	8023df8 <HAL_RCC_ClockConfig>
 8020b4c:	4603      	mov	r3, r0
 8020b4e:	2b00      	cmp	r3, #0
 8020b50:	d001      	beq.n	8020b56 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8020b52:	f000 fdb7 	bl	80216c4 <Error_Handler>
  }
}
 8020b56:	bf00      	nop
 8020b58:	3750      	adds	r7, #80	; 0x50
 8020b5a:	46bd      	mov	sp, r7
 8020b5c:	bd80      	pop	{r7, pc}
 8020b5e:	bf00      	nop
 8020b60:	40023800 	.word	0x40023800
 8020b64:	40007000 	.word	0x40007000

08020b68 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8020b68:	b580      	push	{r7, lr}
 8020b6a:	b084      	sub	sp, #16
 8020b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8020b6e:	463b      	mov	r3, r7
 8020b70:	2200      	movs	r2, #0
 8020b72:	601a      	str	r2, [r3, #0]
 8020b74:	605a      	str	r2, [r3, #4]
 8020b76:	609a      	str	r2, [r3, #8]
 8020b78:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8020b7a:	4b7c      	ldr	r3, [pc, #496]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020b7c:	4a7c      	ldr	r2, [pc, #496]	; (8020d70 <MX_ADC1_Init+0x208>)
 8020b7e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8020b80:	4b7a      	ldr	r3, [pc, #488]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020b82:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8020b86:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8020b88:	4b78      	ldr	r3, [pc, #480]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020b8a:	2200      	movs	r2, #0
 8020b8c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8020b8e:	4b77      	ldr	r3, [pc, #476]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020b90:	2201      	movs	r2, #1
 8020b92:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8020b94:	4b75      	ldr	r3, [pc, #468]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020b96:	2201      	movs	r2, #1
 8020b98:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8020b9a:	4b74      	ldr	r3, [pc, #464]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020b9c:	2200      	movs	r2, #0
 8020b9e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8020ba2:	4b72      	ldr	r3, [pc, #456]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020ba4:	2200      	movs	r2, #0
 8020ba6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8020ba8:	4b70      	ldr	r3, [pc, #448]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020baa:	4a72      	ldr	r2, [pc, #456]	; (8020d74 <MX_ADC1_Init+0x20c>)
 8020bac:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8020bae:	4b6f      	ldr	r3, [pc, #444]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020bb0:	2200      	movs	r2, #0
 8020bb2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 14;
 8020bb4:	4b6d      	ldr	r3, [pc, #436]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020bb6:	220e      	movs	r2, #14
 8020bb8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8020bba:	4b6c      	ldr	r3, [pc, #432]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020bbc:	2201      	movs	r2, #1
 8020bbe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8020bc2:	4b6a      	ldr	r3, [pc, #424]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020bc4:	2201      	movs	r2, #1
 8020bc6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8020bc8:	4868      	ldr	r0, [pc, #416]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020bca:	f001 fb45 	bl	8022258 <HAL_ADC_Init>
 8020bce:	4603      	mov	r3, r0
 8020bd0:	2b00      	cmp	r3, #0
 8020bd2:	d001      	beq.n	8020bd8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8020bd4:	f000 fd76 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8020bd8:	2303      	movs	r3, #3
 8020bda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8020bdc:	2301      	movs	r3, #1
 8020bde:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8020be0:	2301      	movs	r3, #1
 8020be2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020be4:	463b      	mov	r3, r7
 8020be6:	4619      	mov	r1, r3
 8020be8:	4860      	ldr	r0, [pc, #384]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020bea:	f001 fc89 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020bee:	4603      	mov	r3, r0
 8020bf0:	2b00      	cmp	r3, #0
 8020bf2:	d001      	beq.n	8020bf8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8020bf4:	f000 fd66 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8020bf8:	2304      	movs	r3, #4
 8020bfa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8020bfc:	2302      	movs	r3, #2
 8020bfe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020c00:	463b      	mov	r3, r7
 8020c02:	4619      	mov	r1, r3
 8020c04:	4859      	ldr	r0, [pc, #356]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020c06:	f001 fc7b 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020c0a:	4603      	mov	r3, r0
 8020c0c:	2b00      	cmp	r3, #0
 8020c0e:	d001      	beq.n	8020c14 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8020c10:	f000 fd58 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8020c14:	2305      	movs	r3, #5
 8020c16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8020c18:	2303      	movs	r3, #3
 8020c1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020c1c:	463b      	mov	r3, r7
 8020c1e:	4619      	mov	r1, r3
 8020c20:	4852      	ldr	r0, [pc, #328]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020c22:	f001 fc6d 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020c26:	4603      	mov	r3, r0
 8020c28:	2b00      	cmp	r3, #0
 8020c2a:	d001      	beq.n	8020c30 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8020c2c:	f000 fd4a 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8020c30:	2306      	movs	r3, #6
 8020c32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8020c34:	2304      	movs	r3, #4
 8020c36:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020c38:	463b      	mov	r3, r7
 8020c3a:	4619      	mov	r1, r3
 8020c3c:	484b      	ldr	r0, [pc, #300]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020c3e:	f001 fc5f 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020c42:	4603      	mov	r3, r0
 8020c44:	2b00      	cmp	r3, #0
 8020c46:	d001      	beq.n	8020c4c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8020c48:	f000 fd3c 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8020c4c:	2307      	movs	r3, #7
 8020c4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8020c50:	2305      	movs	r3, #5
 8020c52:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020c54:	463b      	mov	r3, r7
 8020c56:	4619      	mov	r1, r3
 8020c58:	4844      	ldr	r0, [pc, #272]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020c5a:	f001 fc51 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020c5e:	4603      	mov	r3, r0
 8020c60:	2b00      	cmp	r3, #0
 8020c62:	d001      	beq.n	8020c68 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8020c64:	f000 fd2e 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8020c68:	230e      	movs	r3, #14
 8020c6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8020c6c:	2306      	movs	r3, #6
 8020c6e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020c70:	463b      	mov	r3, r7
 8020c72:	4619      	mov	r1, r3
 8020c74:	483d      	ldr	r0, [pc, #244]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020c76:	f001 fc43 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020c7a:	4603      	mov	r3, r0
 8020c7c:	2b00      	cmp	r3, #0
 8020c7e:	d001      	beq.n	8020c84 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8020c80:	f000 fd20 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8020c84:	230f      	movs	r3, #15
 8020c86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8020c88:	2307      	movs	r3, #7
 8020c8a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020c8c:	463b      	mov	r3, r7
 8020c8e:	4619      	mov	r1, r3
 8020c90:	4836      	ldr	r0, [pc, #216]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020c92:	f001 fc35 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020c96:	4603      	mov	r3, r0
 8020c98:	2b00      	cmp	r3, #0
 8020c9a:	d001      	beq.n	8020ca0 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8020c9c:	f000 fd12 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8020ca0:	230a      	movs	r3, #10
 8020ca2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8020ca4:	2308      	movs	r3, #8
 8020ca6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020ca8:	463b      	mov	r3, r7
 8020caa:	4619      	mov	r1, r3
 8020cac:	482f      	ldr	r0, [pc, #188]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020cae:	f001 fc27 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020cb2:	4603      	mov	r3, r0
 8020cb4:	2b00      	cmp	r3, #0
 8020cb6:	d001      	beq.n	8020cbc <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8020cb8:	f000 fd04 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8020cbc:	230b      	movs	r3, #11
 8020cbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8020cc0:	2309      	movs	r3, #9
 8020cc2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020cc4:	463b      	mov	r3, r7
 8020cc6:	4619      	mov	r1, r3
 8020cc8:	4828      	ldr	r0, [pc, #160]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020cca:	f001 fc19 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020cce:	4603      	mov	r3, r0
 8020cd0:	2b00      	cmp	r3, #0
 8020cd2:	d001      	beq.n	8020cd8 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8020cd4:	f000 fcf6 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8020cd8:	230c      	movs	r3, #12
 8020cda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8020cdc:	230a      	movs	r3, #10
 8020cde:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020ce0:	463b      	mov	r3, r7
 8020ce2:	4619      	mov	r1, r3
 8020ce4:	4821      	ldr	r0, [pc, #132]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020ce6:	f001 fc0b 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020cea:	4603      	mov	r3, r0
 8020cec:	2b00      	cmp	r3, #0
 8020cee:	d001      	beq.n	8020cf4 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8020cf0:	f000 fce8 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8020cf4:	230d      	movs	r3, #13
 8020cf6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8020cf8:	230b      	movs	r3, #11
 8020cfa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020cfc:	463b      	mov	r3, r7
 8020cfe:	4619      	mov	r1, r3
 8020d00:	481a      	ldr	r0, [pc, #104]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020d02:	f001 fbfd 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020d06:	4603      	mov	r3, r0
 8020d08:	2b00      	cmp	r3, #0
 8020d0a:	d001      	beq.n	8020d10 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8020d0c:	f000 fcda 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8020d10:	2302      	movs	r3, #2
 8020d12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8020d14:	230c      	movs	r3, #12
 8020d16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020d18:	463b      	mov	r3, r7
 8020d1a:	4619      	mov	r1, r3
 8020d1c:	4813      	ldr	r0, [pc, #76]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020d1e:	f001 fbef 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020d22:	4603      	mov	r3, r0
 8020d24:	2b00      	cmp	r3, #0
 8020d26:	d001      	beq.n	8020d2c <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8020d28:	f000 fccc 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8020d2c:	2301      	movs	r3, #1
 8020d2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8020d30:	230d      	movs	r3, #13
 8020d32:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020d34:	463b      	mov	r3, r7
 8020d36:	4619      	mov	r1, r3
 8020d38:	480c      	ldr	r0, [pc, #48]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020d3a:	f001 fbe1 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020d3e:	4603      	mov	r3, r0
 8020d40:	2b00      	cmp	r3, #0
 8020d42:	d001      	beq.n	8020d48 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 8020d44:	f000 fcbe 	bl	80216c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8020d48:	2300      	movs	r3, #0
 8020d4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8020d4c:	230e      	movs	r3, #14
 8020d4e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8020d50:	463b      	mov	r3, r7
 8020d52:	4619      	mov	r1, r3
 8020d54:	4805      	ldr	r0, [pc, #20]	; (8020d6c <MX_ADC1_Init+0x204>)
 8020d56:	f001 fbd3 	bl	8022500 <HAL_ADC_ConfigChannel>
 8020d5a:	4603      	mov	r3, r0
 8020d5c:	2b00      	cmp	r3, #0
 8020d5e:	d001      	beq.n	8020d64 <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 8020d60:	f000 fcb0 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8020d64:	bf00      	nop
 8020d66:	3710      	adds	r7, #16
 8020d68:	46bd      	mov	sp, r7
 8020d6a:	bd80      	pop	{r7, pc}
 8020d6c:	2000063c 	.word	0x2000063c
 8020d70:	40012000 	.word	0x40012000
 8020d74:	0f000001 	.word	0x0f000001

08020d78 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8020d78:	b580      	push	{r7, lr}
 8020d7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8020d7c:	4b12      	ldr	r3, [pc, #72]	; (8020dc8 <MX_I2C2_Init+0x50>)
 8020d7e:	4a13      	ldr	r2, [pc, #76]	; (8020dcc <MX_I2C2_Init+0x54>)
 8020d80:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8020d82:	4b11      	ldr	r3, [pc, #68]	; (8020dc8 <MX_I2C2_Init+0x50>)
 8020d84:	4a12      	ldr	r2, [pc, #72]	; (8020dd0 <MX_I2C2_Init+0x58>)
 8020d86:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8020d88:	4b0f      	ldr	r3, [pc, #60]	; (8020dc8 <MX_I2C2_Init+0x50>)
 8020d8a:	2200      	movs	r2, #0
 8020d8c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8020d8e:	4b0e      	ldr	r3, [pc, #56]	; (8020dc8 <MX_I2C2_Init+0x50>)
 8020d90:	2200      	movs	r2, #0
 8020d92:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8020d94:	4b0c      	ldr	r3, [pc, #48]	; (8020dc8 <MX_I2C2_Init+0x50>)
 8020d96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8020d9a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8020d9c:	4b0a      	ldr	r3, [pc, #40]	; (8020dc8 <MX_I2C2_Init+0x50>)
 8020d9e:	2200      	movs	r2, #0
 8020da0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8020da2:	4b09      	ldr	r3, [pc, #36]	; (8020dc8 <MX_I2C2_Init+0x50>)
 8020da4:	2200      	movs	r2, #0
 8020da6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8020da8:	4b07      	ldr	r3, [pc, #28]	; (8020dc8 <MX_I2C2_Init+0x50>)
 8020daa:	2200      	movs	r2, #0
 8020dac:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8020dae:	4b06      	ldr	r3, [pc, #24]	; (8020dc8 <MX_I2C2_Init+0x50>)
 8020db0:	2200      	movs	r2, #0
 8020db2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8020db4:	4804      	ldr	r0, [pc, #16]	; (8020dc8 <MX_I2C2_Init+0x50>)
 8020db6:	f002 fc77 	bl	80236a8 <HAL_I2C_Init>
 8020dba:	4603      	mov	r3, r0
 8020dbc:	2b00      	cmp	r3, #0
 8020dbe:	d001      	beq.n	8020dc4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8020dc0:	f000 fc80 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8020dc4:	bf00      	nop
 8020dc6:	bd80      	pop	{r7, pc}
 8020dc8:	20000510 	.word	0x20000510
 8020dcc:	40005800 	.word	0x40005800
 8020dd0:	000186a0 	.word	0x000186a0

08020dd4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8020dd4:	b580      	push	{r7, lr}
 8020dd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8020dd8:	4b17      	ldr	r3, [pc, #92]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020dda:	4a18      	ldr	r2, [pc, #96]	; (8020e3c <MX_SPI3_Init+0x68>)
 8020ddc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8020dde:	4b16      	ldr	r3, [pc, #88]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020de0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8020de4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8020de6:	4b14      	ldr	r3, [pc, #80]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020de8:	2200      	movs	r2, #0
 8020dea:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8020dec:	4b12      	ldr	r3, [pc, #72]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020dee:	2200      	movs	r2, #0
 8020df0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8020df2:	4b11      	ldr	r3, [pc, #68]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020df4:	2200      	movs	r2, #0
 8020df6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8020df8:	4b0f      	ldr	r3, [pc, #60]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020dfa:	2200      	movs	r2, #0
 8020dfc:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8020dfe:	4b0e      	ldr	r3, [pc, #56]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020e00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020e04:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8020e06:	4b0c      	ldr	r3, [pc, #48]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020e08:	2238      	movs	r2, #56	; 0x38
 8020e0a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8020e0c:	4b0a      	ldr	r3, [pc, #40]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020e0e:	2200      	movs	r2, #0
 8020e10:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8020e12:	4b09      	ldr	r3, [pc, #36]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020e14:	2200      	movs	r2, #0
 8020e16:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8020e18:	4b07      	ldr	r3, [pc, #28]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020e1a:	2200      	movs	r2, #0
 8020e1c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8020e1e:	4b06      	ldr	r3, [pc, #24]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020e20:	220a      	movs	r2, #10
 8020e22:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8020e24:	4804      	ldr	r0, [pc, #16]	; (8020e38 <MX_SPI3_Init+0x64>)
 8020e26:	f003 f99f 	bl	8024168 <HAL_SPI_Init>
 8020e2a:	4603      	mov	r3, r0
 8020e2c:	2b00      	cmp	r3, #0
 8020e2e:	d001      	beq.n	8020e34 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8020e30:	f000 fc48 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8020e34:	bf00      	nop
 8020e36:	bd80      	pop	{r7, pc}
 8020e38:	200005e4 	.word	0x200005e4
 8020e3c:	40003c00 	.word	0x40003c00

08020e40 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8020e40:	b580      	push	{r7, lr}
 8020e42:	b092      	sub	sp, #72	; 0x48
 8020e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8020e46:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8020e4a:	2200      	movs	r2, #0
 8020e4c:	601a      	str	r2, [r3, #0]
 8020e4e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8020e50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020e54:	2200      	movs	r2, #0
 8020e56:	601a      	str	r2, [r3, #0]
 8020e58:	605a      	str	r2, [r3, #4]
 8020e5a:	609a      	str	r2, [r3, #8]
 8020e5c:	60da      	str	r2, [r3, #12]
 8020e5e:	611a      	str	r2, [r3, #16]
 8020e60:	615a      	str	r2, [r3, #20]
 8020e62:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8020e64:	1d3b      	adds	r3, r7, #4
 8020e66:	2220      	movs	r2, #32
 8020e68:	2100      	movs	r1, #0
 8020e6a:	4618      	mov	r0, r3
 8020e6c:	f004 f9ee 	bl	802524c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8020e70:	4b39      	ldr	r3, [pc, #228]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020e72:	4a3a      	ldr	r2, [pc, #232]	; (8020f5c <MX_TIM1_Init+0x11c>)
 8020e74:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8020e76:	4b38      	ldr	r3, [pc, #224]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020e78:	2201      	movs	r2, #1
 8020e7a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8020e7c:	4b36      	ldr	r3, [pc, #216]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020e7e:	2200      	movs	r2, #0
 8020e80:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1049;
 8020e82:	4b35      	ldr	r3, [pc, #212]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020e84:	f240 4219 	movw	r2, #1049	; 0x419
 8020e88:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8020e8a:	4b33      	ldr	r3, [pc, #204]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020e8c:	2200      	movs	r2, #0
 8020e8e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8020e90:	4b31      	ldr	r3, [pc, #196]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020e92:	2200      	movs	r2, #0
 8020e94:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8020e96:	4b30      	ldr	r3, [pc, #192]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020e98:	2200      	movs	r2, #0
 8020e9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8020e9c:	482e      	ldr	r0, [pc, #184]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020e9e:	f003 fa16 	bl	80242ce <HAL_TIM_PWM_Init>
 8020ea2:	4603      	mov	r3, r0
 8020ea4:	2b00      	cmp	r3, #0
 8020ea6:	d001      	beq.n	8020eac <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8020ea8:	f000 fc0c 	bl	80216c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8020eac:	2300      	movs	r3, #0
 8020eae:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8020eb0:	2300      	movs	r3, #0
 8020eb2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8020eb4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8020eb8:	4619      	mov	r1, r3
 8020eba:	4827      	ldr	r0, [pc, #156]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020ebc:	f004 f8c0 	bl	8025040 <HAL_TIMEx_MasterConfigSynchronization>
 8020ec0:	4603      	mov	r3, r0
 8020ec2:	2b00      	cmp	r3, #0
 8020ec4:	d001      	beq.n	8020eca <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8020ec6:	f000 fbfd 	bl	80216c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8020eca:	2360      	movs	r3, #96	; 0x60
 8020ecc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8020ece:	2300      	movs	r3, #0
 8020ed0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8020ed2:	2300      	movs	r3, #0
 8020ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8020ed6:	2300      	movs	r3, #0
 8020ed8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8020eda:	2300      	movs	r3, #0
 8020edc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8020ede:	2300      	movs	r3, #0
 8020ee0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8020ee2:	2300      	movs	r3, #0
 8020ee4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8020ee6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020eea:	2204      	movs	r2, #4
 8020eec:	4619      	mov	r1, r3
 8020eee:	481a      	ldr	r0, [pc, #104]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020ef0:	f003 fbf0 	bl	80246d4 <HAL_TIM_PWM_ConfigChannel>
 8020ef4:	4603      	mov	r3, r0
 8020ef6:	2b00      	cmp	r3, #0
 8020ef8:	d001      	beq.n	8020efe <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8020efa:	f000 fbe3 	bl	80216c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8020efe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020f02:	220c      	movs	r2, #12
 8020f04:	4619      	mov	r1, r3
 8020f06:	4814      	ldr	r0, [pc, #80]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020f08:	f003 fbe4 	bl	80246d4 <HAL_TIM_PWM_ConfigChannel>
 8020f0c:	4603      	mov	r3, r0
 8020f0e:	2b00      	cmp	r3, #0
 8020f10:	d001      	beq.n	8020f16 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8020f12:	f000 fbd7 	bl	80216c4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8020f16:	2300      	movs	r3, #0
 8020f18:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8020f1a:	2300      	movs	r3, #0
 8020f1c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8020f1e:	2300      	movs	r3, #0
 8020f20:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8020f22:	2300      	movs	r3, #0
 8020f24:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8020f26:	2300      	movs	r3, #0
 8020f28:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8020f2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8020f2e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8020f30:	2300      	movs	r3, #0
 8020f32:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8020f34:	1d3b      	adds	r3, r7, #4
 8020f36:	4619      	mov	r1, r3
 8020f38:	4807      	ldr	r0, [pc, #28]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020f3a:	f004 f8fd 	bl	8025138 <HAL_TIMEx_ConfigBreakDeadTime>
 8020f3e:	4603      	mov	r3, r0
 8020f40:	2b00      	cmp	r3, #0
 8020f42:	d001      	beq.n	8020f48 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8020f44:	f000 fbbe 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8020f48:	4803      	ldr	r0, [pc, #12]	; (8020f58 <MX_TIM1_Init+0x118>)
 8020f4a:	f000 fe8b 	bl	8021c64 <HAL_TIM_MspPostInit>

}
 8020f4e:	bf00      	nop
 8020f50:	3748      	adds	r7, #72	; 0x48
 8020f52:	46bd      	mov	sp, r7
 8020f54:	bd80      	pop	{r7, pc}
 8020f56:	bf00      	nop
 8020f58:	20000764 	.word	0x20000764
 8020f5c:	40010000 	.word	0x40010000

08020f60 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8020f60:	b580      	push	{r7, lr}
 8020f62:	b086      	sub	sp, #24
 8020f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8020f66:	f107 0308 	add.w	r3, r7, #8
 8020f6a:	2200      	movs	r2, #0
 8020f6c:	601a      	str	r2, [r3, #0]
 8020f6e:	605a      	str	r2, [r3, #4]
 8020f70:	609a      	str	r2, [r3, #8]
 8020f72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8020f74:	463b      	mov	r3, r7
 8020f76:	2200      	movs	r2, #0
 8020f78:	601a      	str	r2, [r3, #0]
 8020f7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8020f7c:	4b1d      	ldr	r3, [pc, #116]	; (8020ff4 <MX_TIM2_Init+0x94>)
 8020f7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8020f82:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4;
 8020f84:	4b1b      	ldr	r3, [pc, #108]	; (8020ff4 <MX_TIM2_Init+0x94>)
 8020f86:	2204      	movs	r2, #4
 8020f88:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8020f8a:	4b1a      	ldr	r3, [pc, #104]	; (8020ff4 <MX_TIM2_Init+0x94>)
 8020f8c:	2200      	movs	r2, #0
 8020f8e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 104999;
 8020f90:	4b18      	ldr	r3, [pc, #96]	; (8020ff4 <MX_TIM2_Init+0x94>)
 8020f92:	4a19      	ldr	r2, [pc, #100]	; (8020ff8 <MX_TIM2_Init+0x98>)
 8020f94:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8020f96:	4b17      	ldr	r3, [pc, #92]	; (8020ff4 <MX_TIM2_Init+0x94>)
 8020f98:	2200      	movs	r2, #0
 8020f9a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8020f9c:	4b15      	ldr	r3, [pc, #84]	; (8020ff4 <MX_TIM2_Init+0x94>)
 8020f9e:	2200      	movs	r2, #0
 8020fa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8020fa2:	4814      	ldr	r0, [pc, #80]	; (8020ff4 <MX_TIM2_Init+0x94>)
 8020fa4:	f003 f944 	bl	8024230 <HAL_TIM_Base_Init>
 8020fa8:	4603      	mov	r3, r0
 8020faa:	2b00      	cmp	r3, #0
 8020fac:	d001      	beq.n	8020fb2 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8020fae:	f000 fb89 	bl	80216c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8020fb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8020fb6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8020fb8:	f107 0308 	add.w	r3, r7, #8
 8020fbc:	4619      	mov	r1, r3
 8020fbe:	480d      	ldr	r0, [pc, #52]	; (8020ff4 <MX_TIM2_Init+0x94>)
 8020fc0:	f003 fc4e 	bl	8024860 <HAL_TIM_ConfigClockSource>
 8020fc4:	4603      	mov	r3, r0
 8020fc6:	2b00      	cmp	r3, #0
 8020fc8:	d001      	beq.n	8020fce <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8020fca:	f000 fb7b 	bl	80216c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8020fce:	2300      	movs	r3, #0
 8020fd0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8020fd2:	2300      	movs	r3, #0
 8020fd4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8020fd6:	463b      	mov	r3, r7
 8020fd8:	4619      	mov	r1, r3
 8020fda:	4806      	ldr	r0, [pc, #24]	; (8020ff4 <MX_TIM2_Init+0x94>)
 8020fdc:	f004 f830 	bl	8025040 <HAL_TIMEx_MasterConfigSynchronization>
 8020fe0:	4603      	mov	r3, r0
 8020fe2:	2b00      	cmp	r3, #0
 8020fe4:	d001      	beq.n	8020fea <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8020fe6:	f000 fb6d 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8020fea:	bf00      	nop
 8020fec:	3718      	adds	r7, #24
 8020fee:	46bd      	mov	sp, r7
 8020ff0:	bd80      	pop	{r7, pc}
 8020ff2:	bf00      	nop
 8020ff4:	200007a4 	.word	0x200007a4
 8020ff8:	00019a27 	.word	0x00019a27

08020ffc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8020ffc:	b580      	push	{r7, lr}
 8020ffe:	b08a      	sub	sp, #40	; 0x28
 8021000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021002:	f107 0320 	add.w	r3, r7, #32
 8021006:	2200      	movs	r2, #0
 8021008:	601a      	str	r2, [r3, #0]
 802100a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 802100c:	1d3b      	adds	r3, r7, #4
 802100e:	2200      	movs	r2, #0
 8021010:	601a      	str	r2, [r3, #0]
 8021012:	605a      	str	r2, [r3, #4]
 8021014:	609a      	str	r2, [r3, #8]
 8021016:	60da      	str	r2, [r3, #12]
 8021018:	611a      	str	r2, [r3, #16]
 802101a:	615a      	str	r2, [r3, #20]
 802101c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 802101e:	4b32      	ldr	r3, [pc, #200]	; (80210e8 <MX_TIM3_Init+0xec>)
 8021020:	4a32      	ldr	r2, [pc, #200]	; (80210ec <MX_TIM3_Init+0xf0>)
 8021022:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8021024:	4b30      	ldr	r3, [pc, #192]	; (80210e8 <MX_TIM3_Init+0xec>)
 8021026:	2200      	movs	r2, #0
 8021028:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 802102a:	4b2f      	ldr	r3, [pc, #188]	; (80210e8 <MX_TIM3_Init+0xec>)
 802102c:	2200      	movs	r2, #0
 802102e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8021030:	4b2d      	ldr	r3, [pc, #180]	; (80210e8 <MX_TIM3_Init+0xec>)
 8021032:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8021036:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021038:	4b2b      	ldr	r3, [pc, #172]	; (80210e8 <MX_TIM3_Init+0xec>)
 802103a:	2200      	movs	r2, #0
 802103c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802103e:	4b2a      	ldr	r3, [pc, #168]	; (80210e8 <MX_TIM3_Init+0xec>)
 8021040:	2200      	movs	r2, #0
 8021042:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8021044:	4828      	ldr	r0, [pc, #160]	; (80210e8 <MX_TIM3_Init+0xec>)
 8021046:	f003 f942 	bl	80242ce <HAL_TIM_PWM_Init>
 802104a:	4603      	mov	r3, r0
 802104c:	2b00      	cmp	r3, #0
 802104e:	d001      	beq.n	8021054 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8021050:	f000 fb38 	bl	80216c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021054:	2300      	movs	r3, #0
 8021056:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021058:	2300      	movs	r3, #0
 802105a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 802105c:	f107 0320 	add.w	r3, r7, #32
 8021060:	4619      	mov	r1, r3
 8021062:	4821      	ldr	r0, [pc, #132]	; (80210e8 <MX_TIM3_Init+0xec>)
 8021064:	f003 ffec 	bl	8025040 <HAL_TIMEx_MasterConfigSynchronization>
 8021068:	4603      	mov	r3, r0
 802106a:	2b00      	cmp	r3, #0
 802106c:	d001      	beq.n	8021072 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 802106e:	f000 fb29 	bl	80216c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8021072:	2360      	movs	r3, #96	; 0x60
 8021074:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8021076:	2300      	movs	r3, #0
 8021078:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 802107a:	2300      	movs	r3, #0
 802107c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 802107e:	2300      	movs	r3, #0
 8021080:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8021082:	1d3b      	adds	r3, r7, #4
 8021084:	2200      	movs	r2, #0
 8021086:	4619      	mov	r1, r3
 8021088:	4817      	ldr	r0, [pc, #92]	; (80210e8 <MX_TIM3_Init+0xec>)
 802108a:	f003 fb23 	bl	80246d4 <HAL_TIM_PWM_ConfigChannel>
 802108e:	4603      	mov	r3, r0
 8021090:	2b00      	cmp	r3, #0
 8021092:	d001      	beq.n	8021098 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8021094:	f000 fb16 	bl	80216c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8021098:	1d3b      	adds	r3, r7, #4
 802109a:	2204      	movs	r2, #4
 802109c:	4619      	mov	r1, r3
 802109e:	4812      	ldr	r0, [pc, #72]	; (80210e8 <MX_TIM3_Init+0xec>)
 80210a0:	f003 fb18 	bl	80246d4 <HAL_TIM_PWM_ConfigChannel>
 80210a4:	4603      	mov	r3, r0
 80210a6:	2b00      	cmp	r3, #0
 80210a8:	d001      	beq.n	80210ae <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80210aa:	f000 fb0b 	bl	80216c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80210ae:	1d3b      	adds	r3, r7, #4
 80210b0:	2208      	movs	r2, #8
 80210b2:	4619      	mov	r1, r3
 80210b4:	480c      	ldr	r0, [pc, #48]	; (80210e8 <MX_TIM3_Init+0xec>)
 80210b6:	f003 fb0d 	bl	80246d4 <HAL_TIM_PWM_ConfigChannel>
 80210ba:	4603      	mov	r3, r0
 80210bc:	2b00      	cmp	r3, #0
 80210be:	d001      	beq.n	80210c4 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80210c0:	f000 fb00 	bl	80216c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80210c4:	1d3b      	adds	r3, r7, #4
 80210c6:	220c      	movs	r2, #12
 80210c8:	4619      	mov	r1, r3
 80210ca:	4807      	ldr	r0, [pc, #28]	; (80210e8 <MX_TIM3_Init+0xec>)
 80210cc:	f003 fb02 	bl	80246d4 <HAL_TIM_PWM_ConfigChannel>
 80210d0:	4603      	mov	r3, r0
 80210d2:	2b00      	cmp	r3, #0
 80210d4:	d001      	beq.n	80210da <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 80210d6:	f000 faf5 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80210da:	4803      	ldr	r0, [pc, #12]	; (80210e8 <MX_TIM3_Init+0xec>)
 80210dc:	f000 fdc2 	bl	8021c64 <HAL_TIM_MspPostInit>

}
 80210e0:	bf00      	nop
 80210e2:	3728      	adds	r7, #40	; 0x28
 80210e4:	46bd      	mov	sp, r7
 80210e6:	bd80      	pop	{r7, pc}
 80210e8:	200005a4 	.word	0x200005a4
 80210ec:	40000400 	.word	0x40000400

080210f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80210f0:	b580      	push	{r7, lr}
 80210f2:	b08c      	sub	sp, #48	; 0x30
 80210f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80210f6:	f107 030c 	add.w	r3, r7, #12
 80210fa:	2224      	movs	r2, #36	; 0x24
 80210fc:	2100      	movs	r1, #0
 80210fe:	4618      	mov	r0, r3
 8021100:	f004 f8a4 	bl	802524c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021104:	1d3b      	adds	r3, r7, #4
 8021106:	2200      	movs	r2, #0
 8021108:	601a      	str	r2, [r3, #0]
 802110a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 802110c:	4b20      	ldr	r3, [pc, #128]	; (8021190 <MX_TIM4_Init+0xa0>)
 802110e:	4a21      	ldr	r2, [pc, #132]	; (8021194 <MX_TIM4_Init+0xa4>)
 8021110:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8021112:	4b1f      	ldr	r3, [pc, #124]	; (8021190 <MX_TIM4_Init+0xa0>)
 8021114:	2200      	movs	r2, #0
 8021116:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021118:	4b1d      	ldr	r3, [pc, #116]	; (8021190 <MX_TIM4_Init+0xa0>)
 802111a:	2200      	movs	r2, #0
 802111c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 802111e:	4b1c      	ldr	r3, [pc, #112]	; (8021190 <MX_TIM4_Init+0xa0>)
 8021120:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8021124:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021126:	4b1a      	ldr	r3, [pc, #104]	; (8021190 <MX_TIM4_Init+0xa0>)
 8021128:	2200      	movs	r2, #0
 802112a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802112c:	4b18      	ldr	r3, [pc, #96]	; (8021190 <MX_TIM4_Init+0xa0>)
 802112e:	2200      	movs	r2, #0
 8021130:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8021132:	2303      	movs	r3, #3
 8021134:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8021136:	2300      	movs	r3, #0
 8021138:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 802113a:	2301      	movs	r3, #1
 802113c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 802113e:	2300      	movs	r3, #0
 8021140:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8021142:	2300      	movs	r3, #0
 8021144:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8021146:	2300      	movs	r3, #0
 8021148:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 802114a:	2301      	movs	r3, #1
 802114c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 802114e:	2300      	movs	r3, #0
 8021150:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8021152:	2300      	movs	r3, #0
 8021154:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8021156:	f107 030c 	add.w	r3, r7, #12
 802115a:	4619      	mov	r1, r3
 802115c:	480c      	ldr	r0, [pc, #48]	; (8021190 <MX_TIM4_Init+0xa0>)
 802115e:	f003 f91f 	bl	80243a0 <HAL_TIM_Encoder_Init>
 8021162:	4603      	mov	r3, r0
 8021164:	2b00      	cmp	r3, #0
 8021166:	d001      	beq.n	802116c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8021168:	f000 faac 	bl	80216c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 802116c:	2300      	movs	r3, #0
 802116e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021170:	2300      	movs	r3, #0
 8021172:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8021174:	1d3b      	adds	r3, r7, #4
 8021176:	4619      	mov	r1, r3
 8021178:	4805      	ldr	r0, [pc, #20]	; (8021190 <MX_TIM4_Init+0xa0>)
 802117a:	f003 ff61 	bl	8025040 <HAL_TIMEx_MasterConfigSynchronization>
 802117e:	4603      	mov	r3, r0
 8021180:	2b00      	cmp	r3, #0
 8021182:	d001      	beq.n	8021188 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8021184:	f000 fa9e 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8021188:	bf00      	nop
 802118a:	3730      	adds	r7, #48	; 0x30
 802118c:	46bd      	mov	sp, r7
 802118e:	bd80      	pop	{r7, pc}
 8021190:	200004d0 	.word	0x200004d0
 8021194:	40000800 	.word	0x40000800

08021198 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8021198:	b580      	push	{r7, lr}
 802119a:	b086      	sub	sp, #24
 802119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 802119e:	f107 0308 	add.w	r3, r7, #8
 80211a2:	2200      	movs	r2, #0
 80211a4:	601a      	str	r2, [r3, #0]
 80211a6:	605a      	str	r2, [r3, #4]
 80211a8:	609a      	str	r2, [r3, #8]
 80211aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80211ac:	463b      	mov	r3, r7
 80211ae:	2200      	movs	r2, #0
 80211b0:	601a      	str	r2, [r3, #0]
 80211b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80211b4:	4b1d      	ldr	r3, [pc, #116]	; (802122c <MX_TIM5_Init+0x94>)
 80211b6:	4a1e      	ldr	r2, [pc, #120]	; (8021230 <MX_TIM5_Init+0x98>)
 80211b8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 4;
 80211ba:	4b1c      	ldr	r3, [pc, #112]	; (802122c <MX_TIM5_Init+0x94>)
 80211bc:	2204      	movs	r2, #4
 80211be:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80211c0:	4b1a      	ldr	r3, [pc, #104]	; (802122c <MX_TIM5_Init+0x94>)
 80211c2:	2200      	movs	r2, #0
 80211c4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20999;
 80211c6:	4b19      	ldr	r3, [pc, #100]	; (802122c <MX_TIM5_Init+0x94>)
 80211c8:	f245 2207 	movw	r2, #20999	; 0x5207
 80211cc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80211ce:	4b17      	ldr	r3, [pc, #92]	; (802122c <MX_TIM5_Init+0x94>)
 80211d0:	2200      	movs	r2, #0
 80211d2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80211d4:	4b15      	ldr	r3, [pc, #84]	; (802122c <MX_TIM5_Init+0x94>)
 80211d6:	2200      	movs	r2, #0
 80211d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80211da:	4814      	ldr	r0, [pc, #80]	; (802122c <MX_TIM5_Init+0x94>)
 80211dc:	f003 f828 	bl	8024230 <HAL_TIM_Base_Init>
 80211e0:	4603      	mov	r3, r0
 80211e2:	2b00      	cmp	r3, #0
 80211e4:	d001      	beq.n	80211ea <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80211e6:	f000 fa6d 	bl	80216c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80211ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80211ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80211f0:	f107 0308 	add.w	r3, r7, #8
 80211f4:	4619      	mov	r1, r3
 80211f6:	480d      	ldr	r0, [pc, #52]	; (802122c <MX_TIM5_Init+0x94>)
 80211f8:	f003 fb32 	bl	8024860 <HAL_TIM_ConfigClockSource>
 80211fc:	4603      	mov	r3, r0
 80211fe:	2b00      	cmp	r3, #0
 8021200:	d001      	beq.n	8021206 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8021202:	f000 fa5f 	bl	80216c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021206:	2300      	movs	r3, #0
 8021208:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 802120a:	2300      	movs	r3, #0
 802120c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 802120e:	463b      	mov	r3, r7
 8021210:	4619      	mov	r1, r3
 8021212:	4806      	ldr	r0, [pc, #24]	; (802122c <MX_TIM5_Init+0x94>)
 8021214:	f003 ff14 	bl	8025040 <HAL_TIMEx_MasterConfigSynchronization>
 8021218:	4603      	mov	r3, r0
 802121a:	2b00      	cmp	r3, #0
 802121c:	d001      	beq.n	8021222 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 802121e:	f000 fa51 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8021222:	bf00      	nop
 8021224:	3718      	adds	r7, #24
 8021226:	46bd      	mov	sp, r7
 8021228:	bd80      	pop	{r7, pc}
 802122a:	bf00      	nop
 802122c:	20000564 	.word	0x20000564
 8021230:	40000c00 	.word	0x40000c00

08021234 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8021234:	b580      	push	{r7, lr}
 8021236:	b082      	sub	sp, #8
 8021238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 802123a:	463b      	mov	r3, r7
 802123c:	2200      	movs	r2, #0
 802123e:	601a      	str	r2, [r3, #0]
 8021240:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8021242:	4b15      	ldr	r3, [pc, #84]	; (8021298 <MX_TIM6_Init+0x64>)
 8021244:	4a15      	ldr	r2, [pc, #84]	; (802129c <MX_TIM6_Init+0x68>)
 8021246:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4;
 8021248:	4b13      	ldr	r3, [pc, #76]	; (8021298 <MX_TIM6_Init+0x64>)
 802124a:	2204      	movs	r2, #4
 802124c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 802124e:	4b12      	ldr	r3, [pc, #72]	; (8021298 <MX_TIM6_Init+0x64>)
 8021250:	2200      	movs	r2, #0
 8021252:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10499;
 8021254:	4b10      	ldr	r3, [pc, #64]	; (8021298 <MX_TIM6_Init+0x64>)
 8021256:	f642 1203 	movw	r2, #10499	; 0x2903
 802125a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802125c:	4b0e      	ldr	r3, [pc, #56]	; (8021298 <MX_TIM6_Init+0x64>)
 802125e:	2200      	movs	r2, #0
 8021260:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8021262:	480d      	ldr	r0, [pc, #52]	; (8021298 <MX_TIM6_Init+0x64>)
 8021264:	f002 ffe4 	bl	8024230 <HAL_TIM_Base_Init>
 8021268:	4603      	mov	r3, r0
 802126a:	2b00      	cmp	r3, #0
 802126c:	d001      	beq.n	8021272 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 802126e:	f000 fa29 	bl	80216c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021272:	2300      	movs	r3, #0
 8021274:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021276:	2300      	movs	r3, #0
 8021278:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 802127a:	463b      	mov	r3, r7
 802127c:	4619      	mov	r1, r3
 802127e:	4806      	ldr	r0, [pc, #24]	; (8021298 <MX_TIM6_Init+0x64>)
 8021280:	f003 fede 	bl	8025040 <HAL_TIMEx_MasterConfigSynchronization>
 8021284:	4603      	mov	r3, r0
 8021286:	2b00      	cmp	r3, #0
 8021288:	d001      	beq.n	802128e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 802128a:	f000 fa1b 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 802128e:	bf00      	nop
 8021290:	3708      	adds	r7, #8
 8021292:	46bd      	mov	sp, r7
 8021294:	bd80      	pop	{r7, pc}
 8021296:	bf00      	nop
 8021298:	20000724 	.word	0x20000724
 802129c:	40001000 	.word	0x40001000

080212a0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80212a0:	b580      	push	{r7, lr}
 80212a2:	b082      	sub	sp, #8
 80212a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80212a6:	463b      	mov	r3, r7
 80212a8:	2200      	movs	r2, #0
 80212aa:	601a      	str	r2, [r3, #0]
 80212ac:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80212ae:	4b15      	ldr	r3, [pc, #84]	; (8021304 <MX_TIM7_Init+0x64>)
 80212b0:	4a15      	ldr	r2, [pc, #84]	; (8021308 <MX_TIM7_Init+0x68>)
 80212b2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 4;
 80212b4:	4b13      	ldr	r3, [pc, #76]	; (8021304 <MX_TIM7_Init+0x64>)
 80212b6:	2204      	movs	r2, #4
 80212b8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80212ba:	4b12      	ldr	r3, [pc, #72]	; (8021304 <MX_TIM7_Init+0x64>)
 80212bc:	2200      	movs	r2, #0
 80212be:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1049;
 80212c0:	4b10      	ldr	r3, [pc, #64]	; (8021304 <MX_TIM7_Init+0x64>)
 80212c2:	f240 4219 	movw	r2, #1049	; 0x419
 80212c6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80212c8:	4b0e      	ldr	r3, [pc, #56]	; (8021304 <MX_TIM7_Init+0x64>)
 80212ca:	2200      	movs	r2, #0
 80212cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80212ce:	480d      	ldr	r0, [pc, #52]	; (8021304 <MX_TIM7_Init+0x64>)
 80212d0:	f002 ffae 	bl	8024230 <HAL_TIM_Base_Init>
 80212d4:	4603      	mov	r3, r0
 80212d6:	2b00      	cmp	r3, #0
 80212d8:	d001      	beq.n	80212de <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80212da:	f000 f9f3 	bl	80216c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80212de:	2300      	movs	r3, #0
 80212e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80212e2:	2300      	movs	r3, #0
 80212e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80212e6:	463b      	mov	r3, r7
 80212e8:	4619      	mov	r1, r3
 80212ea:	4806      	ldr	r0, [pc, #24]	; (8021304 <MX_TIM7_Init+0x64>)
 80212ec:	f003 fea8 	bl	8025040 <HAL_TIMEx_MasterConfigSynchronization>
 80212f0:	4603      	mov	r3, r0
 80212f2:	2b00      	cmp	r3, #0
 80212f4:	d001      	beq.n	80212fa <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80212f6:	f000 f9e5 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80212fa:	bf00      	nop
 80212fc:	3708      	adds	r7, #8
 80212fe:	46bd      	mov	sp, r7
 8021300:	bd80      	pop	{r7, pc}
 8021302:	bf00      	nop
 8021304:	20000824 	.word	0x20000824
 8021308:	40001400 	.word	0x40001400

0802130c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 802130c:	b580      	push	{r7, lr}
 802130e:	b08c      	sub	sp, #48	; 0x30
 8021310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8021312:	f107 030c 	add.w	r3, r7, #12
 8021316:	2224      	movs	r2, #36	; 0x24
 8021318:	2100      	movs	r1, #0
 802131a:	4618      	mov	r0, r3
 802131c:	f003 ff96 	bl	802524c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021320:	1d3b      	adds	r3, r7, #4
 8021322:	2200      	movs	r2, #0
 8021324:	601a      	str	r2, [r3, #0]
 8021326:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8021328:	4b22      	ldr	r3, [pc, #136]	; (80213b4 <MX_TIM8_Init+0xa8>)
 802132a:	4a23      	ldr	r2, [pc, #140]	; (80213b8 <MX_TIM8_Init+0xac>)
 802132c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 802132e:	4b21      	ldr	r3, [pc, #132]	; (80213b4 <MX_TIM8_Init+0xa8>)
 8021330:	2200      	movs	r2, #0
 8021332:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021334:	4b1f      	ldr	r3, [pc, #124]	; (80213b4 <MX_TIM8_Init+0xa8>)
 8021336:	2200      	movs	r2, #0
 8021338:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 802133a:	4b1e      	ldr	r3, [pc, #120]	; (80213b4 <MX_TIM8_Init+0xa8>)
 802133c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8021340:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021342:	4b1c      	ldr	r3, [pc, #112]	; (80213b4 <MX_TIM8_Init+0xa8>)
 8021344:	2200      	movs	r2, #0
 8021346:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8021348:	4b1a      	ldr	r3, [pc, #104]	; (80213b4 <MX_TIM8_Init+0xa8>)
 802134a:	2200      	movs	r2, #0
 802134c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802134e:	4b19      	ldr	r3, [pc, #100]	; (80213b4 <MX_TIM8_Init+0xa8>)
 8021350:	2200      	movs	r2, #0
 8021352:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8021354:	2303      	movs	r3, #3
 8021356:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8021358:	2300      	movs	r3, #0
 802135a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 802135c:	2301      	movs	r3, #1
 802135e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8021360:	2300      	movs	r3, #0
 8021362:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8021364:	2300      	movs	r3, #0
 8021366:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8021368:	2300      	movs	r3, #0
 802136a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 802136c:	2301      	movs	r3, #1
 802136e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8021370:	2300      	movs	r3, #0
 8021372:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8021374:	2300      	movs	r3, #0
 8021376:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8021378:	f107 030c 	add.w	r3, r7, #12
 802137c:	4619      	mov	r1, r3
 802137e:	480d      	ldr	r0, [pc, #52]	; (80213b4 <MX_TIM8_Init+0xa8>)
 8021380:	f003 f80e 	bl	80243a0 <HAL_TIM_Encoder_Init>
 8021384:	4603      	mov	r3, r0
 8021386:	2b00      	cmp	r3, #0
 8021388:	d001      	beq.n	802138e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 802138a:	f000 f99b 	bl	80216c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 802138e:	2300      	movs	r3, #0
 8021390:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021392:	2300      	movs	r3, #0
 8021394:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8021396:	1d3b      	adds	r3, r7, #4
 8021398:	4619      	mov	r1, r3
 802139a:	4806      	ldr	r0, [pc, #24]	; (80213b4 <MX_TIM8_Init+0xa8>)
 802139c:	f003 fe50 	bl	8025040 <HAL_TIMEx_MasterConfigSynchronization>
 80213a0:	4603      	mov	r3, r0
 80213a2:	2b00      	cmp	r3, #0
 80213a4:	d001      	beq.n	80213aa <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80213a6:	f000 f98d 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80213aa:	bf00      	nop
 80213ac:	3730      	adds	r7, #48	; 0x30
 80213ae:	46bd      	mov	sp, r7
 80213b0:	bd80      	pop	{r7, pc}
 80213b2:	bf00      	nop
 80213b4:	20000490 	.word	0x20000490
 80213b8:	40010400 	.word	0x40010400

080213bc <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80213bc:	b580      	push	{r7, lr}
 80213be:	b088      	sub	sp, #32
 80213c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80213c2:	1d3b      	adds	r3, r7, #4
 80213c4:	2200      	movs	r2, #0
 80213c6:	601a      	str	r2, [r3, #0]
 80213c8:	605a      	str	r2, [r3, #4]
 80213ca:	609a      	str	r2, [r3, #8]
 80213cc:	60da      	str	r2, [r3, #12]
 80213ce:	611a      	str	r2, [r3, #16]
 80213d0:	615a      	str	r2, [r3, #20]
 80213d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80213d4:	4b1e      	ldr	r3, [pc, #120]	; (8021450 <MX_TIM11_Init+0x94>)
 80213d6:	4a1f      	ldr	r2, [pc, #124]	; (8021454 <MX_TIM11_Init+0x98>)
 80213d8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80213da:	4b1d      	ldr	r3, [pc, #116]	; (8021450 <MX_TIM11_Init+0x94>)
 80213dc:	2200      	movs	r2, #0
 80213de:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80213e0:	4b1b      	ldr	r3, [pc, #108]	; (8021450 <MX_TIM11_Init+0x94>)
 80213e2:	2200      	movs	r2, #0
 80213e4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1679;
 80213e6:	4b1a      	ldr	r3, [pc, #104]	; (8021450 <MX_TIM11_Init+0x94>)
 80213e8:	f240 628f 	movw	r2, #1679	; 0x68f
 80213ec:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80213ee:	4b18      	ldr	r3, [pc, #96]	; (8021450 <MX_TIM11_Init+0x94>)
 80213f0:	2200      	movs	r2, #0
 80213f2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80213f4:	4b16      	ldr	r3, [pc, #88]	; (8021450 <MX_TIM11_Init+0x94>)
 80213f6:	2200      	movs	r2, #0
 80213f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80213fa:	4815      	ldr	r0, [pc, #84]	; (8021450 <MX_TIM11_Init+0x94>)
 80213fc:	f002 ff18 	bl	8024230 <HAL_TIM_Base_Init>
 8021400:	4603      	mov	r3, r0
 8021402:	2b00      	cmp	r3, #0
 8021404:	d001      	beq.n	802140a <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8021406:	f000 f95d 	bl	80216c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 802140a:	4811      	ldr	r0, [pc, #68]	; (8021450 <MX_TIM11_Init+0x94>)
 802140c:	f002 ff5f 	bl	80242ce <HAL_TIM_PWM_Init>
 8021410:	4603      	mov	r3, r0
 8021412:	2b00      	cmp	r3, #0
 8021414:	d001      	beq.n	802141a <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8021416:	f000 f955 	bl	80216c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 802141a:	2360      	movs	r3, #96	; 0x60
 802141c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 802141e:	2300      	movs	r3, #0
 8021420:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8021422:	2300      	movs	r3, #0
 8021424:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8021426:	2300      	movs	r3, #0
 8021428:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 802142a:	1d3b      	adds	r3, r7, #4
 802142c:	2200      	movs	r2, #0
 802142e:	4619      	mov	r1, r3
 8021430:	4807      	ldr	r0, [pc, #28]	; (8021450 <MX_TIM11_Init+0x94>)
 8021432:	f003 f94f 	bl	80246d4 <HAL_TIM_PWM_ConfigChannel>
 8021436:	4603      	mov	r3, r0
 8021438:	2b00      	cmp	r3, #0
 802143a:	d001      	beq.n	8021440 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 802143c:	f000 f942 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8021440:	4803      	ldr	r0, [pc, #12]	; (8021450 <MX_TIM11_Init+0x94>)
 8021442:	f000 fc0f 	bl	8021c64 <HAL_TIM_MspPostInit>

}
 8021446:	bf00      	nop
 8021448:	3720      	adds	r7, #32
 802144a:	46bd      	mov	sp, r7
 802144c:	bd80      	pop	{r7, pc}
 802144e:	bf00      	nop
 8021450:	20000684 	.word	0x20000684
 8021454:	40014800 	.word	0x40014800

08021458 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8021458:	b580      	push	{r7, lr}
 802145a:	b088      	sub	sp, #32
 802145c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 802145e:	1d3b      	adds	r3, r7, #4
 8021460:	2200      	movs	r2, #0
 8021462:	601a      	str	r2, [r3, #0]
 8021464:	605a      	str	r2, [r3, #4]
 8021466:	609a      	str	r2, [r3, #8]
 8021468:	60da      	str	r2, [r3, #12]
 802146a:	611a      	str	r2, [r3, #16]
 802146c:	615a      	str	r2, [r3, #20]
 802146e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8021470:	4b1a      	ldr	r3, [pc, #104]	; (80214dc <MX_TIM12_Init+0x84>)
 8021472:	4a1b      	ldr	r2, [pc, #108]	; (80214e0 <MX_TIM12_Init+0x88>)
 8021474:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 880;
 8021476:	4b19      	ldr	r3, [pc, #100]	; (80214dc <MX_TIM12_Init+0x84>)
 8021478:	f44f 725c 	mov.w	r2, #880	; 0x370
 802147c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 802147e:	4b17      	ldr	r3, [pc, #92]	; (80214dc <MX_TIM12_Init+0x84>)
 8021480:	2200      	movs	r2, #0
 8021482:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 53;
 8021484:	4b15      	ldr	r3, [pc, #84]	; (80214dc <MX_TIM12_Init+0x84>)
 8021486:	2235      	movs	r2, #53	; 0x35
 8021488:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 802148a:	4b14      	ldr	r3, [pc, #80]	; (80214dc <MX_TIM12_Init+0x84>)
 802148c:	2200      	movs	r2, #0
 802148e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021490:	4b12      	ldr	r3, [pc, #72]	; (80214dc <MX_TIM12_Init+0x84>)
 8021492:	2200      	movs	r2, #0
 8021494:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8021496:	4811      	ldr	r0, [pc, #68]	; (80214dc <MX_TIM12_Init+0x84>)
 8021498:	f002 ff19 	bl	80242ce <HAL_TIM_PWM_Init>
 802149c:	4603      	mov	r3, r0
 802149e:	2b00      	cmp	r3, #0
 80214a0:	d001      	beq.n	80214a6 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80214a2:	f000 f90f 	bl	80216c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80214a6:	2360      	movs	r3, #96	; 0x60
 80214a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80214aa:	2300      	movs	r3, #0
 80214ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80214ae:	2300      	movs	r3, #0
 80214b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80214b2:	2300      	movs	r3, #0
 80214b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80214b6:	1d3b      	adds	r3, r7, #4
 80214b8:	2204      	movs	r2, #4
 80214ba:	4619      	mov	r1, r3
 80214bc:	4807      	ldr	r0, [pc, #28]	; (80214dc <MX_TIM12_Init+0x84>)
 80214be:	f003 f909 	bl	80246d4 <HAL_TIM_PWM_ConfigChannel>
 80214c2:	4603      	mov	r3, r0
 80214c4:	2b00      	cmp	r3, #0
 80214c6:	d001      	beq.n	80214cc <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80214c8:	f000 f8fc 	bl	80216c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80214cc:	4803      	ldr	r0, [pc, #12]	; (80214dc <MX_TIM12_Init+0x84>)
 80214ce:	f000 fbc9 	bl	8021c64 <HAL_TIM_MspPostInit>

}
 80214d2:	bf00      	nop
 80214d4:	3720      	adds	r7, #32
 80214d6:	46bd      	mov	sp, r7
 80214d8:	bd80      	pop	{r7, pc}
 80214da:	bf00      	nop
 80214dc:	200007e4 	.word	0x200007e4
 80214e0:	40001800 	.word	0x40001800

080214e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80214e4:	b580      	push	{r7, lr}
 80214e6:	b082      	sub	sp, #8
 80214e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80214ea:	2300      	movs	r3, #0
 80214ec:	607b      	str	r3, [r7, #4]
 80214ee:	4b0c      	ldr	r3, [pc, #48]	; (8021520 <MX_DMA_Init+0x3c>)
 80214f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80214f2:	4a0b      	ldr	r2, [pc, #44]	; (8021520 <MX_DMA_Init+0x3c>)
 80214f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80214f8:	6313      	str	r3, [r2, #48]	; 0x30
 80214fa:	4b09      	ldr	r3, [pc, #36]	; (8021520 <MX_DMA_Init+0x3c>)
 80214fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80214fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8021502:	607b      	str	r3, [r7, #4]
 8021504:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8021506:	2200      	movs	r2, #0
 8021508:	2100      	movs	r1, #0
 802150a:	2038      	movs	r0, #56	; 0x38
 802150c:	f001 fb73 	bl	8022bf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8021510:	2038      	movs	r0, #56	; 0x38
 8021512:	f001 fb8c 	bl	8022c2e <HAL_NVIC_EnableIRQ>

}
 8021516:	bf00      	nop
 8021518:	3708      	adds	r7, #8
 802151a:	46bd      	mov	sp, r7
 802151c:	bd80      	pop	{r7, pc}
 802151e:	bf00      	nop
 8021520:	40023800 	.word	0x40023800

08021524 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8021524:	b580      	push	{r7, lr}
 8021526:	b08a      	sub	sp, #40	; 0x28
 8021528:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802152a:	f107 0314 	add.w	r3, r7, #20
 802152e:	2200      	movs	r2, #0
 8021530:	601a      	str	r2, [r3, #0]
 8021532:	605a      	str	r2, [r3, #4]
 8021534:	609a      	str	r2, [r3, #8]
 8021536:	60da      	str	r2, [r3, #12]
 8021538:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 802153a:	2300      	movs	r3, #0
 802153c:	613b      	str	r3, [r7, #16]
 802153e:	4b5c      	ldr	r3, [pc, #368]	; (80216b0 <MX_GPIO_Init+0x18c>)
 8021540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021542:	4a5b      	ldr	r2, [pc, #364]	; (80216b0 <MX_GPIO_Init+0x18c>)
 8021544:	f043 0304 	orr.w	r3, r3, #4
 8021548:	6313      	str	r3, [r2, #48]	; 0x30
 802154a:	4b59      	ldr	r3, [pc, #356]	; (80216b0 <MX_GPIO_Init+0x18c>)
 802154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802154e:	f003 0304 	and.w	r3, r3, #4
 8021552:	613b      	str	r3, [r7, #16]
 8021554:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8021556:	2300      	movs	r3, #0
 8021558:	60fb      	str	r3, [r7, #12]
 802155a:	4b55      	ldr	r3, [pc, #340]	; (80216b0 <MX_GPIO_Init+0x18c>)
 802155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802155e:	4a54      	ldr	r2, [pc, #336]	; (80216b0 <MX_GPIO_Init+0x18c>)
 8021560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8021564:	6313      	str	r3, [r2, #48]	; 0x30
 8021566:	4b52      	ldr	r3, [pc, #328]	; (80216b0 <MX_GPIO_Init+0x18c>)
 8021568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802156a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802156e:	60fb      	str	r3, [r7, #12]
 8021570:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8021572:	2300      	movs	r3, #0
 8021574:	60bb      	str	r3, [r7, #8]
 8021576:	4b4e      	ldr	r3, [pc, #312]	; (80216b0 <MX_GPIO_Init+0x18c>)
 8021578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802157a:	4a4d      	ldr	r2, [pc, #308]	; (80216b0 <MX_GPIO_Init+0x18c>)
 802157c:	f043 0301 	orr.w	r3, r3, #1
 8021580:	6313      	str	r3, [r2, #48]	; 0x30
 8021582:	4b4b      	ldr	r3, [pc, #300]	; (80216b0 <MX_GPIO_Init+0x18c>)
 8021584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021586:	f003 0301 	and.w	r3, r3, #1
 802158a:	60bb      	str	r3, [r7, #8]
 802158c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 802158e:	2300      	movs	r3, #0
 8021590:	607b      	str	r3, [r7, #4]
 8021592:	4b47      	ldr	r3, [pc, #284]	; (80216b0 <MX_GPIO_Init+0x18c>)
 8021594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021596:	4a46      	ldr	r2, [pc, #280]	; (80216b0 <MX_GPIO_Init+0x18c>)
 8021598:	f043 0302 	orr.w	r3, r3, #2
 802159c:	6313      	str	r3, [r2, #48]	; 0x30
 802159e:	4b44      	ldr	r3, [pc, #272]	; (80216b0 <MX_GPIO_Init+0x18c>)
 80215a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80215a2:	f003 0302 	and.w	r3, r3, #2
 80215a6:	607b      	str	r3, [r7, #4]
 80215a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80215aa:	2300      	movs	r3, #0
 80215ac:	603b      	str	r3, [r7, #0]
 80215ae:	4b40      	ldr	r3, [pc, #256]	; (80216b0 <MX_GPIO_Init+0x18c>)
 80215b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80215b2:	4a3f      	ldr	r2, [pc, #252]	; (80216b0 <MX_GPIO_Init+0x18c>)
 80215b4:	f043 0308 	orr.w	r3, r3, #8
 80215b8:	6313      	str	r3, [r2, #48]	; 0x30
 80215ba:	4b3d      	ldr	r3, [pc, #244]	; (80216b0 <MX_GPIO_Init+0x18c>)
 80215bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80215be:	f003 0308 	and.w	r3, r3, #8
 80215c2:	603b      	str	r3, [r7, #0]
 80215c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80215c6:	2200      	movs	r2, #0
 80215c8:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80215cc:	4839      	ldr	r0, [pc, #228]	; (80216b4 <MX_GPIO_Init+0x190>)
 80215ce:	f002 f851 	bl	8023674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80215d2:	2201      	movs	r2, #1
 80215d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80215d8:	4837      	ldr	r0, [pc, #220]	; (80216b8 <MX_GPIO_Init+0x194>)
 80215da:	f002 f84b 	bl	8023674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 80215de:	2200      	movs	r2, #0
 80215e0:	f44f 4105 	mov.w	r1, #34048	; 0x8500
 80215e4:	4835      	ldr	r0, [pc, #212]	; (80216bc <MX_GPIO_Init+0x198>)
 80215e6:	f002 f845 	bl	8023674 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80215ea:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80215ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80215f0:	2301      	movs	r3, #1
 80215f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80215f4:	2300      	movs	r3, #0
 80215f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80215f8:	2300      	movs	r3, #0
 80215fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80215fc:	f107 0314 	add.w	r3, r7, #20
 8021600:	4619      	mov	r1, r3
 8021602:	482c      	ldr	r0, [pc, #176]	; (80216b4 <MX_GPIO_Init+0x190>)
 8021604:	f001 fe9c 	bl	8023340 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8021608:	2307      	movs	r3, #7
 802160a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802160c:	2300      	movs	r3, #0
 802160e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8021610:	2301      	movs	r3, #1
 8021612:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021614:	f107 0314 	add.w	r3, r7, #20
 8021618:	4619      	mov	r1, r3
 802161a:	4827      	ldr	r0, [pc, #156]	; (80216b8 <MX_GPIO_Init+0x194>)
 802161c:	f001 fe90 	bl	8023340 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8021620:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8021624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8021626:	2301      	movs	r3, #1
 8021628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802162a:	2300      	movs	r3, #0
 802162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802162e:	2300      	movs	r3, #0
 8021630:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021632:	f107 0314 	add.w	r3, r7, #20
 8021636:	4619      	mov	r1, r3
 8021638:	481f      	ldr	r0, [pc, #124]	; (80216b8 <MX_GPIO_Init+0x194>)
 802163a:	f001 fe81 	bl	8023340 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_8;
 802163e:	f44f 43c2 	mov.w	r3, #24832	; 0x6100
 8021642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021644:	2300      	movs	r3, #0
 8021646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021648:	2300      	movs	r3, #0
 802164a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802164c:	f107 0314 	add.w	r3, r7, #20
 8021650:	4619      	mov	r1, r3
 8021652:	4819      	ldr	r0, [pc, #100]	; (80216b8 <MX_GPIO_Init+0x194>)
 8021654:	f001 fe74 	bl	8023340 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_15;
 8021658:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 802165c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802165e:	2301      	movs	r3, #1
 8021660:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021662:	2300      	movs	r3, #0
 8021664:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021666:	2300      	movs	r3, #0
 8021668:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802166a:	f107 0314 	add.w	r3, r7, #20
 802166e:	4619      	mov	r1, r3
 8021670:	4812      	ldr	r0, [pc, #72]	; (80216bc <MX_GPIO_Init+0x198>)
 8021672:	f001 fe65 	bl	8023340 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8021676:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802167a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802167c:	2300      	movs	r3, #0
 802167e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8021680:	2301      	movs	r3, #1
 8021682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021684:	f107 0314 	add.w	r3, r7, #20
 8021688:	4619      	mov	r1, r3
 802168a:	480c      	ldr	r0, [pc, #48]	; (80216bc <MX_GPIO_Init+0x198>)
 802168c:	f001 fe58 	bl	8023340 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8021690:	2304      	movs	r3, #4
 8021692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021694:	2300      	movs	r3, #0
 8021696:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021698:	2300      	movs	r3, #0
 802169a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802169c:	f107 0314 	add.w	r3, r7, #20
 80216a0:	4619      	mov	r1, r3
 80216a2:	4807      	ldr	r0, [pc, #28]	; (80216c0 <MX_GPIO_Init+0x19c>)
 80216a4:	f001 fe4c 	bl	8023340 <HAL_GPIO_Init>

}
 80216a8:	bf00      	nop
 80216aa:	3728      	adds	r7, #40	; 0x28
 80216ac:	46bd      	mov	sp, r7
 80216ae:	bd80      	pop	{r7, pc}
 80216b0:	40023800 	.word	0x40023800
 80216b4:	40020800 	.word	0x40020800
 80216b8:	40020400 	.word	0x40020400
 80216bc:	40020000 	.word	0x40020000
 80216c0:	40020c00 	.word	0x40020c00

080216c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80216c4:	b480      	push	{r7}
 80216c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80216c8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80216ca:	e7fe      	b.n	80216ca <Error_Handler+0x6>

080216cc <_ZN10SideSensorC1Ev>:
#include "side_sensor.hpp"
#include "declare_extern.h"

SideSensor::SideSensor() : read_state_flags_(0)
 80216cc:	b480      	push	{r7}
 80216ce:	b083      	sub	sp, #12
 80216d0:	af00      	add	r7, sp, #0
 80216d2:	6078      	str	r0, [r7, #4]
                         , write_state_flags_(0)
                         , exception_flags_(0)
                         , master_count_(0)
                         , corner_marker_count_(0)
                         , cross_line_count_(0) {}
 80216d4:	687b      	ldr	r3, [r7, #4]
 80216d6:	2200      	movs	r2, #0
 80216d8:	701a      	strb	r2, [r3, #0]
 80216da:	687b      	ldr	r3, [r7, #4]
 80216dc:	2200      	movs	r2, #0
 80216de:	705a      	strb	r2, [r3, #1]
 80216e0:	687b      	ldr	r3, [r7, #4]
 80216e2:	2200      	movs	r2, #0
 80216e4:	709a      	strb	r2, [r3, #2]
 80216e6:	687b      	ldr	r3, [r7, #4]
 80216e8:	2200      	movs	r2, #0
 80216ea:	70da      	strb	r2, [r3, #3]
 80216ec:	687b      	ldr	r3, [r7, #4]
 80216ee:	2200      	movs	r2, #0
 80216f0:	711a      	strb	r2, [r3, #4]
 80216f2:	687b      	ldr	r3, [r7, #4]
 80216f4:	2200      	movs	r2, #0
 80216f6:	715a      	strb	r2, [r3, #5]
 80216f8:	687b      	ldr	r3, [r7, #4]
 80216fa:	4618      	mov	r0, r3
 80216fc:	370c      	adds	r7, #12
 80216fe:	46bd      	mov	sp, r7
 8021700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021704:	4770      	bx	lr
	...

08021708 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8021708:	b480      	push	{r7}
 802170a:	b083      	sub	sp, #12
 802170c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802170e:	2300      	movs	r3, #0
 8021710:	607b      	str	r3, [r7, #4]
 8021712:	4b10      	ldr	r3, [pc, #64]	; (8021754 <HAL_MspInit+0x4c>)
 8021714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021716:	4a0f      	ldr	r2, [pc, #60]	; (8021754 <HAL_MspInit+0x4c>)
 8021718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802171c:	6453      	str	r3, [r2, #68]	; 0x44
 802171e:	4b0d      	ldr	r3, [pc, #52]	; (8021754 <HAL_MspInit+0x4c>)
 8021720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021722:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8021726:	607b      	str	r3, [r7, #4]
 8021728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 802172a:	2300      	movs	r3, #0
 802172c:	603b      	str	r3, [r7, #0]
 802172e:	4b09      	ldr	r3, [pc, #36]	; (8021754 <HAL_MspInit+0x4c>)
 8021730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021732:	4a08      	ldr	r2, [pc, #32]	; (8021754 <HAL_MspInit+0x4c>)
 8021734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8021738:	6413      	str	r3, [r2, #64]	; 0x40
 802173a:	4b06      	ldr	r3, [pc, #24]	; (8021754 <HAL_MspInit+0x4c>)
 802173c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802173e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8021742:	603b      	str	r3, [r7, #0]
 8021744:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8021746:	bf00      	nop
 8021748:	370c      	adds	r7, #12
 802174a:	46bd      	mov	sp, r7
 802174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021750:	4770      	bx	lr
 8021752:	bf00      	nop
 8021754:	40023800 	.word	0x40023800

08021758 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8021758:	b580      	push	{r7, lr}
 802175a:	b08a      	sub	sp, #40	; 0x28
 802175c:	af00      	add	r7, sp, #0
 802175e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021760:	f107 0314 	add.w	r3, r7, #20
 8021764:	2200      	movs	r2, #0
 8021766:	601a      	str	r2, [r3, #0]
 8021768:	605a      	str	r2, [r3, #4]
 802176a:	609a      	str	r2, [r3, #8]
 802176c:	60da      	str	r2, [r3, #12]
 802176e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8021770:	687b      	ldr	r3, [r7, #4]
 8021772:	681b      	ldr	r3, [r3, #0]
 8021774:	4a3c      	ldr	r2, [pc, #240]	; (8021868 <HAL_ADC_MspInit+0x110>)
 8021776:	4293      	cmp	r3, r2
 8021778:	d171      	bne.n	802185e <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 802177a:	2300      	movs	r3, #0
 802177c:	613b      	str	r3, [r7, #16]
 802177e:	4b3b      	ldr	r3, [pc, #236]	; (802186c <HAL_ADC_MspInit+0x114>)
 8021780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021782:	4a3a      	ldr	r2, [pc, #232]	; (802186c <HAL_ADC_MspInit+0x114>)
 8021784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8021788:	6453      	str	r3, [r2, #68]	; 0x44
 802178a:	4b38      	ldr	r3, [pc, #224]	; (802186c <HAL_ADC_MspInit+0x114>)
 802178c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802178e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8021792:	613b      	str	r3, [r7, #16]
 8021794:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021796:	2300      	movs	r3, #0
 8021798:	60fb      	str	r3, [r7, #12]
 802179a:	4b34      	ldr	r3, [pc, #208]	; (802186c <HAL_ADC_MspInit+0x114>)
 802179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802179e:	4a33      	ldr	r2, [pc, #204]	; (802186c <HAL_ADC_MspInit+0x114>)
 80217a0:	f043 0304 	orr.w	r3, r3, #4
 80217a4:	6313      	str	r3, [r2, #48]	; 0x30
 80217a6:	4b31      	ldr	r3, [pc, #196]	; (802186c <HAL_ADC_MspInit+0x114>)
 80217a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80217aa:	f003 0304 	and.w	r3, r3, #4
 80217ae:	60fb      	str	r3, [r7, #12]
 80217b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80217b2:	2300      	movs	r3, #0
 80217b4:	60bb      	str	r3, [r7, #8]
 80217b6:	4b2d      	ldr	r3, [pc, #180]	; (802186c <HAL_ADC_MspInit+0x114>)
 80217b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80217ba:	4a2c      	ldr	r2, [pc, #176]	; (802186c <HAL_ADC_MspInit+0x114>)
 80217bc:	f043 0301 	orr.w	r3, r3, #1
 80217c0:	6313      	str	r3, [r2, #48]	; 0x30
 80217c2:	4b2a      	ldr	r3, [pc, #168]	; (802186c <HAL_ADC_MspInit+0x114>)
 80217c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80217c6:	f003 0301 	and.w	r3, r3, #1
 80217ca:	60bb      	str	r3, [r7, #8]
 80217cc:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80217ce:	233f      	movs	r3, #63	; 0x3f
 80217d0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80217d2:	2303      	movs	r3, #3
 80217d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80217d6:	2300      	movs	r3, #0
 80217d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80217da:	f107 0314 	add.w	r3, r7, #20
 80217de:	4619      	mov	r1, r3
 80217e0:	4823      	ldr	r0, [pc, #140]	; (8021870 <HAL_ADC_MspInit+0x118>)
 80217e2:	f001 fdad 	bl	8023340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80217e6:	23ff      	movs	r3, #255	; 0xff
 80217e8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80217ea:	2303      	movs	r3, #3
 80217ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80217ee:	2300      	movs	r3, #0
 80217f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80217f2:	f107 0314 	add.w	r3, r7, #20
 80217f6:	4619      	mov	r1, r3
 80217f8:	481e      	ldr	r0, [pc, #120]	; (8021874 <HAL_ADC_MspInit+0x11c>)
 80217fa:	f001 fda1 	bl	8023340 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80217fe:	4b1e      	ldr	r3, [pc, #120]	; (8021878 <HAL_ADC_MspInit+0x120>)
 8021800:	4a1e      	ldr	r2, [pc, #120]	; (802187c <HAL_ADC_MspInit+0x124>)
 8021802:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8021804:	4b1c      	ldr	r3, [pc, #112]	; (8021878 <HAL_ADC_MspInit+0x120>)
 8021806:	2200      	movs	r2, #0
 8021808:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802180a:	4b1b      	ldr	r3, [pc, #108]	; (8021878 <HAL_ADC_MspInit+0x120>)
 802180c:	2200      	movs	r2, #0
 802180e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8021810:	4b19      	ldr	r3, [pc, #100]	; (8021878 <HAL_ADC_MspInit+0x120>)
 8021812:	2200      	movs	r2, #0
 8021814:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8021816:	4b18      	ldr	r3, [pc, #96]	; (8021878 <HAL_ADC_MspInit+0x120>)
 8021818:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802181c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 802181e:	4b16      	ldr	r3, [pc, #88]	; (8021878 <HAL_ADC_MspInit+0x120>)
 8021820:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8021824:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8021826:	4b14      	ldr	r3, [pc, #80]	; (8021878 <HAL_ADC_MspInit+0x120>)
 8021828:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 802182c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 802182e:	4b12      	ldr	r3, [pc, #72]	; (8021878 <HAL_ADC_MspInit+0x120>)
 8021830:	f44f 7280 	mov.w	r2, #256	; 0x100
 8021834:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8021836:	4b10      	ldr	r3, [pc, #64]	; (8021878 <HAL_ADC_MspInit+0x120>)
 8021838:	2200      	movs	r2, #0
 802183a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802183c:	4b0e      	ldr	r3, [pc, #56]	; (8021878 <HAL_ADC_MspInit+0x120>)
 802183e:	2200      	movs	r2, #0
 8021840:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8021842:	480d      	ldr	r0, [pc, #52]	; (8021878 <HAL_ADC_MspInit+0x120>)
 8021844:	f001 fa0e 	bl	8022c64 <HAL_DMA_Init>
 8021848:	4603      	mov	r3, r0
 802184a:	2b00      	cmp	r3, #0
 802184c:	d001      	beq.n	8021852 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 802184e:	f7ff ff39 	bl	80216c4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8021852:	687b      	ldr	r3, [r7, #4]
 8021854:	4a08      	ldr	r2, [pc, #32]	; (8021878 <HAL_ADC_MspInit+0x120>)
 8021856:	639a      	str	r2, [r3, #56]	; 0x38
 8021858:	4a07      	ldr	r2, [pc, #28]	; (8021878 <HAL_ADC_MspInit+0x120>)
 802185a:	687b      	ldr	r3, [r7, #4]
 802185c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 802185e:	bf00      	nop
 8021860:	3728      	adds	r7, #40	; 0x28
 8021862:	46bd      	mov	sp, r7
 8021864:	bd80      	pop	{r7, pc}
 8021866:	bf00      	nop
 8021868:	40012000 	.word	0x40012000
 802186c:	40023800 	.word	0x40023800
 8021870:	40020800 	.word	0x40020800
 8021874:	40020000 	.word	0x40020000
 8021878:	200006c4 	.word	0x200006c4
 802187c:	40026410 	.word	0x40026410

08021880 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8021880:	b580      	push	{r7, lr}
 8021882:	b08a      	sub	sp, #40	; 0x28
 8021884:	af00      	add	r7, sp, #0
 8021886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021888:	f107 0314 	add.w	r3, r7, #20
 802188c:	2200      	movs	r2, #0
 802188e:	601a      	str	r2, [r3, #0]
 8021890:	605a      	str	r2, [r3, #4]
 8021892:	609a      	str	r2, [r3, #8]
 8021894:	60da      	str	r2, [r3, #12]
 8021896:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8021898:	687b      	ldr	r3, [r7, #4]
 802189a:	681b      	ldr	r3, [r3, #0]
 802189c:	4a19      	ldr	r2, [pc, #100]	; (8021904 <HAL_I2C_MspInit+0x84>)
 802189e:	4293      	cmp	r3, r2
 80218a0:	d12c      	bne.n	80218fc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80218a2:	2300      	movs	r3, #0
 80218a4:	613b      	str	r3, [r7, #16]
 80218a6:	4b18      	ldr	r3, [pc, #96]	; (8021908 <HAL_I2C_MspInit+0x88>)
 80218a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218aa:	4a17      	ldr	r2, [pc, #92]	; (8021908 <HAL_I2C_MspInit+0x88>)
 80218ac:	f043 0302 	orr.w	r3, r3, #2
 80218b0:	6313      	str	r3, [r2, #48]	; 0x30
 80218b2:	4b15      	ldr	r3, [pc, #84]	; (8021908 <HAL_I2C_MspInit+0x88>)
 80218b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218b6:	f003 0302 	and.w	r3, r3, #2
 80218ba:	613b      	str	r3, [r7, #16]
 80218bc:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80218be:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80218c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80218c4:	2312      	movs	r3, #18
 80218c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80218c8:	2301      	movs	r3, #1
 80218ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80218cc:	2303      	movs	r3, #3
 80218ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80218d0:	2304      	movs	r3, #4
 80218d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80218d4:	f107 0314 	add.w	r3, r7, #20
 80218d8:	4619      	mov	r1, r3
 80218da:	480c      	ldr	r0, [pc, #48]	; (802190c <HAL_I2C_MspInit+0x8c>)
 80218dc:	f001 fd30 	bl	8023340 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80218e0:	2300      	movs	r3, #0
 80218e2:	60fb      	str	r3, [r7, #12]
 80218e4:	4b08      	ldr	r3, [pc, #32]	; (8021908 <HAL_I2C_MspInit+0x88>)
 80218e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80218e8:	4a07      	ldr	r2, [pc, #28]	; (8021908 <HAL_I2C_MspInit+0x88>)
 80218ea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80218ee:	6413      	str	r3, [r2, #64]	; 0x40
 80218f0:	4b05      	ldr	r3, [pc, #20]	; (8021908 <HAL_I2C_MspInit+0x88>)
 80218f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80218f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80218f8:	60fb      	str	r3, [r7, #12]
 80218fa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80218fc:	bf00      	nop
 80218fe:	3728      	adds	r7, #40	; 0x28
 8021900:	46bd      	mov	sp, r7
 8021902:	bd80      	pop	{r7, pc}
 8021904:	40005800 	.word	0x40005800
 8021908:	40023800 	.word	0x40023800
 802190c:	40020400 	.word	0x40020400

08021910 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8021910:	b580      	push	{r7, lr}
 8021912:	b08a      	sub	sp, #40	; 0x28
 8021914:	af00      	add	r7, sp, #0
 8021916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021918:	f107 0314 	add.w	r3, r7, #20
 802191c:	2200      	movs	r2, #0
 802191e:	601a      	str	r2, [r3, #0]
 8021920:	605a      	str	r2, [r3, #4]
 8021922:	609a      	str	r2, [r3, #8]
 8021924:	60da      	str	r2, [r3, #12]
 8021926:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8021928:	687b      	ldr	r3, [r7, #4]
 802192a:	681b      	ldr	r3, [r3, #0]
 802192c:	4a19      	ldr	r2, [pc, #100]	; (8021994 <HAL_SPI_MspInit+0x84>)
 802192e:	4293      	cmp	r3, r2
 8021930:	d12c      	bne.n	802198c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8021932:	2300      	movs	r3, #0
 8021934:	613b      	str	r3, [r7, #16]
 8021936:	4b18      	ldr	r3, [pc, #96]	; (8021998 <HAL_SPI_MspInit+0x88>)
 8021938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802193a:	4a17      	ldr	r2, [pc, #92]	; (8021998 <HAL_SPI_MspInit+0x88>)
 802193c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8021940:	6413      	str	r3, [r2, #64]	; 0x40
 8021942:	4b15      	ldr	r3, [pc, #84]	; (8021998 <HAL_SPI_MspInit+0x88>)
 8021944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021946:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802194a:	613b      	str	r3, [r7, #16]
 802194c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 802194e:	2300      	movs	r3, #0
 8021950:	60fb      	str	r3, [r7, #12]
 8021952:	4b11      	ldr	r3, [pc, #68]	; (8021998 <HAL_SPI_MspInit+0x88>)
 8021954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021956:	4a10      	ldr	r2, [pc, #64]	; (8021998 <HAL_SPI_MspInit+0x88>)
 8021958:	f043 0304 	orr.w	r3, r3, #4
 802195c:	6313      	str	r3, [r2, #48]	; 0x30
 802195e:	4b0e      	ldr	r3, [pc, #56]	; (8021998 <HAL_SPI_MspInit+0x88>)
 8021960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021962:	f003 0304 	and.w	r3, r3, #4
 8021966:	60fb      	str	r3, [r7, #12]
 8021968:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 802196a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 802196e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021970:	2302      	movs	r3, #2
 8021972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021974:	2300      	movs	r3, #0
 8021976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021978:	2303      	movs	r3, #3
 802197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 802197c:	2306      	movs	r3, #6
 802197e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021980:	f107 0314 	add.w	r3, r7, #20
 8021984:	4619      	mov	r1, r3
 8021986:	4805      	ldr	r0, [pc, #20]	; (802199c <HAL_SPI_MspInit+0x8c>)
 8021988:	f001 fcda 	bl	8023340 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 802198c:	bf00      	nop
 802198e:	3728      	adds	r7, #40	; 0x28
 8021990:	46bd      	mov	sp, r7
 8021992:	bd80      	pop	{r7, pc}
 8021994:	40003c00 	.word	0x40003c00
 8021998:	40023800 	.word	0x40023800
 802199c:	40020800 	.word	0x40020800

080219a0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80219a0:	b480      	push	{r7}
 80219a2:	b087      	sub	sp, #28
 80219a4:	af00      	add	r7, sp, #0
 80219a6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80219a8:	687b      	ldr	r3, [r7, #4]
 80219aa:	681b      	ldr	r3, [r3, #0]
 80219ac:	4a1f      	ldr	r2, [pc, #124]	; (8021a2c <HAL_TIM_PWM_MspInit+0x8c>)
 80219ae:	4293      	cmp	r3, r2
 80219b0:	d10e      	bne.n	80219d0 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80219b2:	2300      	movs	r3, #0
 80219b4:	617b      	str	r3, [r7, #20]
 80219b6:	4b1e      	ldr	r3, [pc, #120]	; (8021a30 <HAL_TIM_PWM_MspInit+0x90>)
 80219b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80219ba:	4a1d      	ldr	r2, [pc, #116]	; (8021a30 <HAL_TIM_PWM_MspInit+0x90>)
 80219bc:	f043 0301 	orr.w	r3, r3, #1
 80219c0:	6453      	str	r3, [r2, #68]	; 0x44
 80219c2:	4b1b      	ldr	r3, [pc, #108]	; (8021a30 <HAL_TIM_PWM_MspInit+0x90>)
 80219c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80219c6:	f003 0301 	and.w	r3, r3, #1
 80219ca:	617b      	str	r3, [r7, #20]
 80219cc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80219ce:	e026      	b.n	8021a1e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 80219d0:	687b      	ldr	r3, [r7, #4]
 80219d2:	681b      	ldr	r3, [r3, #0]
 80219d4:	4a17      	ldr	r2, [pc, #92]	; (8021a34 <HAL_TIM_PWM_MspInit+0x94>)
 80219d6:	4293      	cmp	r3, r2
 80219d8:	d10e      	bne.n	80219f8 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80219da:	2300      	movs	r3, #0
 80219dc:	613b      	str	r3, [r7, #16]
 80219de:	4b14      	ldr	r3, [pc, #80]	; (8021a30 <HAL_TIM_PWM_MspInit+0x90>)
 80219e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80219e2:	4a13      	ldr	r2, [pc, #76]	; (8021a30 <HAL_TIM_PWM_MspInit+0x90>)
 80219e4:	f043 0302 	orr.w	r3, r3, #2
 80219e8:	6413      	str	r3, [r2, #64]	; 0x40
 80219ea:	4b11      	ldr	r3, [pc, #68]	; (8021a30 <HAL_TIM_PWM_MspInit+0x90>)
 80219ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80219ee:	f003 0302 	and.w	r3, r3, #2
 80219f2:	613b      	str	r3, [r7, #16]
 80219f4:	693b      	ldr	r3, [r7, #16]
}
 80219f6:	e012      	b.n	8021a1e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM12)
 80219f8:	687b      	ldr	r3, [r7, #4]
 80219fa:	681b      	ldr	r3, [r3, #0]
 80219fc:	4a0e      	ldr	r2, [pc, #56]	; (8021a38 <HAL_TIM_PWM_MspInit+0x98>)
 80219fe:	4293      	cmp	r3, r2
 8021a00:	d10d      	bne.n	8021a1e <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8021a02:	2300      	movs	r3, #0
 8021a04:	60fb      	str	r3, [r7, #12]
 8021a06:	4b0a      	ldr	r3, [pc, #40]	; (8021a30 <HAL_TIM_PWM_MspInit+0x90>)
 8021a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021a0a:	4a09      	ldr	r2, [pc, #36]	; (8021a30 <HAL_TIM_PWM_MspInit+0x90>)
 8021a0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8021a10:	6413      	str	r3, [r2, #64]	; 0x40
 8021a12:	4b07      	ldr	r3, [pc, #28]	; (8021a30 <HAL_TIM_PWM_MspInit+0x90>)
 8021a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8021a1a:	60fb      	str	r3, [r7, #12]
 8021a1c:	68fb      	ldr	r3, [r7, #12]
}
 8021a1e:	bf00      	nop
 8021a20:	371c      	adds	r7, #28
 8021a22:	46bd      	mov	sp, r7
 8021a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021a28:	4770      	bx	lr
 8021a2a:	bf00      	nop
 8021a2c:	40010000 	.word	0x40010000
 8021a30:	40023800 	.word	0x40023800
 8021a34:	40000400 	.word	0x40000400
 8021a38:	40001800 	.word	0x40001800

08021a3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8021a3c:	b580      	push	{r7, lr}
 8021a3e:	b088      	sub	sp, #32
 8021a40:	af00      	add	r7, sp, #0
 8021a42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8021a44:	687b      	ldr	r3, [r7, #4]
 8021a46:	681b      	ldr	r3, [r3, #0]
 8021a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8021a4c:	d116      	bne.n	8021a7c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8021a4e:	2300      	movs	r3, #0
 8021a50:	61fb      	str	r3, [r7, #28]
 8021a52:	4b40      	ldr	r3, [pc, #256]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021a56:	4a3f      	ldr	r2, [pc, #252]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021a58:	f043 0301 	orr.w	r3, r3, #1
 8021a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8021a5e:	4b3d      	ldr	r3, [pc, #244]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021a62:	f003 0301 	and.w	r3, r3, #1
 8021a66:	61fb      	str	r3, [r7, #28]
 8021a68:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8021a6a:	2200      	movs	r2, #0
 8021a6c:	2100      	movs	r1, #0
 8021a6e:	201c      	movs	r0, #28
 8021a70:	f001 f8c1 	bl	8022bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8021a74:	201c      	movs	r0, #28
 8021a76:	f001 f8da 	bl	8022c2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8021a7a:	e066      	b.n	8021b4a <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM5)
 8021a7c:	687b      	ldr	r3, [r7, #4]
 8021a7e:	681b      	ldr	r3, [r3, #0]
 8021a80:	4a35      	ldr	r2, [pc, #212]	; (8021b58 <HAL_TIM_Base_MspInit+0x11c>)
 8021a82:	4293      	cmp	r3, r2
 8021a84:	d116      	bne.n	8021ab4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8021a86:	2300      	movs	r3, #0
 8021a88:	61bb      	str	r3, [r7, #24]
 8021a8a:	4b32      	ldr	r3, [pc, #200]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021a8e:	4a31      	ldr	r2, [pc, #196]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021a90:	f043 0308 	orr.w	r3, r3, #8
 8021a94:	6413      	str	r3, [r2, #64]	; 0x40
 8021a96:	4b2f      	ldr	r3, [pc, #188]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021a9a:	f003 0308 	and.w	r3, r3, #8
 8021a9e:	61bb      	str	r3, [r7, #24]
 8021aa0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8021aa2:	2200      	movs	r2, #0
 8021aa4:	2100      	movs	r1, #0
 8021aa6:	2032      	movs	r0, #50	; 0x32
 8021aa8:	f001 f8a5 	bl	8022bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8021aac:	2032      	movs	r0, #50	; 0x32
 8021aae:	f001 f8be 	bl	8022c2e <HAL_NVIC_EnableIRQ>
}
 8021ab2:	e04a      	b.n	8021b4a <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM6)
 8021ab4:	687b      	ldr	r3, [r7, #4]
 8021ab6:	681b      	ldr	r3, [r3, #0]
 8021ab8:	4a28      	ldr	r2, [pc, #160]	; (8021b5c <HAL_TIM_Base_MspInit+0x120>)
 8021aba:	4293      	cmp	r3, r2
 8021abc:	d116      	bne.n	8021aec <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8021abe:	2300      	movs	r3, #0
 8021ac0:	617b      	str	r3, [r7, #20]
 8021ac2:	4b24      	ldr	r3, [pc, #144]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021ac6:	4a23      	ldr	r2, [pc, #140]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021ac8:	f043 0310 	orr.w	r3, r3, #16
 8021acc:	6413      	str	r3, [r2, #64]	; 0x40
 8021ace:	4b21      	ldr	r3, [pc, #132]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021ad2:	f003 0310 	and.w	r3, r3, #16
 8021ad6:	617b      	str	r3, [r7, #20]
 8021ad8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8021ada:	2200      	movs	r2, #0
 8021adc:	2100      	movs	r1, #0
 8021ade:	2036      	movs	r0, #54	; 0x36
 8021ae0:	f001 f889 	bl	8022bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8021ae4:	2036      	movs	r0, #54	; 0x36
 8021ae6:	f001 f8a2 	bl	8022c2e <HAL_NVIC_EnableIRQ>
}
 8021aea:	e02e      	b.n	8021b4a <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM7)
 8021aec:	687b      	ldr	r3, [r7, #4]
 8021aee:	681b      	ldr	r3, [r3, #0]
 8021af0:	4a1b      	ldr	r2, [pc, #108]	; (8021b60 <HAL_TIM_Base_MspInit+0x124>)
 8021af2:	4293      	cmp	r3, r2
 8021af4:	d116      	bne.n	8021b24 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8021af6:	2300      	movs	r3, #0
 8021af8:	613b      	str	r3, [r7, #16]
 8021afa:	4b16      	ldr	r3, [pc, #88]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021afe:	4a15      	ldr	r2, [pc, #84]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021b00:	f043 0320 	orr.w	r3, r3, #32
 8021b04:	6413      	str	r3, [r2, #64]	; 0x40
 8021b06:	4b13      	ldr	r3, [pc, #76]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021b0a:	f003 0320 	and.w	r3, r3, #32
 8021b0e:	613b      	str	r3, [r7, #16]
 8021b10:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8021b12:	2200      	movs	r2, #0
 8021b14:	2100      	movs	r1, #0
 8021b16:	2037      	movs	r0, #55	; 0x37
 8021b18:	f001 f86d 	bl	8022bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8021b1c:	2037      	movs	r0, #55	; 0x37
 8021b1e:	f001 f886 	bl	8022c2e <HAL_NVIC_EnableIRQ>
}
 8021b22:	e012      	b.n	8021b4a <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM11)
 8021b24:	687b      	ldr	r3, [r7, #4]
 8021b26:	681b      	ldr	r3, [r3, #0]
 8021b28:	4a0e      	ldr	r2, [pc, #56]	; (8021b64 <HAL_TIM_Base_MspInit+0x128>)
 8021b2a:	4293      	cmp	r3, r2
 8021b2c:	d10d      	bne.n	8021b4a <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8021b2e:	2300      	movs	r3, #0
 8021b30:	60fb      	str	r3, [r7, #12]
 8021b32:	4b08      	ldr	r3, [pc, #32]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021b36:	4a07      	ldr	r2, [pc, #28]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021b38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8021b3c:	6453      	str	r3, [r2, #68]	; 0x44
 8021b3e:	4b05      	ldr	r3, [pc, #20]	; (8021b54 <HAL_TIM_Base_MspInit+0x118>)
 8021b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021b42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8021b46:	60fb      	str	r3, [r7, #12]
 8021b48:	68fb      	ldr	r3, [r7, #12]
}
 8021b4a:	bf00      	nop
 8021b4c:	3720      	adds	r7, #32
 8021b4e:	46bd      	mov	sp, r7
 8021b50:	bd80      	pop	{r7, pc}
 8021b52:	bf00      	nop
 8021b54:	40023800 	.word	0x40023800
 8021b58:	40000c00 	.word	0x40000c00
 8021b5c:	40001000 	.word	0x40001000
 8021b60:	40001400 	.word	0x40001400
 8021b64:	40014800 	.word	0x40014800

08021b68 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8021b68:	b580      	push	{r7, lr}
 8021b6a:	b08c      	sub	sp, #48	; 0x30
 8021b6c:	af00      	add	r7, sp, #0
 8021b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021b70:	f107 031c 	add.w	r3, r7, #28
 8021b74:	2200      	movs	r2, #0
 8021b76:	601a      	str	r2, [r3, #0]
 8021b78:	605a      	str	r2, [r3, #4]
 8021b7a:	609a      	str	r2, [r3, #8]
 8021b7c:	60da      	str	r2, [r3, #12]
 8021b7e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8021b80:	687b      	ldr	r3, [r7, #4]
 8021b82:	681b      	ldr	r3, [r3, #0]
 8021b84:	4a32      	ldr	r2, [pc, #200]	; (8021c50 <HAL_TIM_Encoder_MspInit+0xe8>)
 8021b86:	4293      	cmp	r3, r2
 8021b88:	d12c      	bne.n	8021be4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8021b8a:	2300      	movs	r3, #0
 8021b8c:	61bb      	str	r3, [r7, #24]
 8021b8e:	4b31      	ldr	r3, [pc, #196]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021b92:	4a30      	ldr	r2, [pc, #192]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021b94:	f043 0304 	orr.w	r3, r3, #4
 8021b98:	6413      	str	r3, [r2, #64]	; 0x40
 8021b9a:	4b2e      	ldr	r3, [pc, #184]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021b9e:	f003 0304 	and.w	r3, r3, #4
 8021ba2:	61bb      	str	r3, [r7, #24]
 8021ba4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8021ba6:	2300      	movs	r3, #0
 8021ba8:	617b      	str	r3, [r7, #20]
 8021baa:	4b2a      	ldr	r3, [pc, #168]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021bae:	4a29      	ldr	r2, [pc, #164]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021bb0:	f043 0302 	orr.w	r3, r3, #2
 8021bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8021bb6:	4b27      	ldr	r3, [pc, #156]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021bba:	f003 0302 	and.w	r3, r3, #2
 8021bbe:	617b      	str	r3, [r7, #20]
 8021bc0:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8021bc2:	23c0      	movs	r3, #192	; 0xc0
 8021bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021bc6:	2302      	movs	r3, #2
 8021bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021bca:	2300      	movs	r3, #0
 8021bcc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021bce:	2300      	movs	r3, #0
 8021bd0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8021bd2:	2302      	movs	r3, #2
 8021bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021bd6:	f107 031c 	add.w	r3, r7, #28
 8021bda:	4619      	mov	r1, r3
 8021bdc:	481e      	ldr	r0, [pc, #120]	; (8021c58 <HAL_TIM_Encoder_MspInit+0xf0>)
 8021bde:	f001 fbaf 	bl	8023340 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8021be2:	e030      	b.n	8021c46 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM8)
 8021be4:	687b      	ldr	r3, [r7, #4]
 8021be6:	681b      	ldr	r3, [r3, #0]
 8021be8:	4a1c      	ldr	r2, [pc, #112]	; (8021c5c <HAL_TIM_Encoder_MspInit+0xf4>)
 8021bea:	4293      	cmp	r3, r2
 8021bec:	d12b      	bne.n	8021c46 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8021bee:	2300      	movs	r3, #0
 8021bf0:	613b      	str	r3, [r7, #16]
 8021bf2:	4b18      	ldr	r3, [pc, #96]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021bf6:	4a17      	ldr	r2, [pc, #92]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021bf8:	f043 0302 	orr.w	r3, r3, #2
 8021bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8021bfe:	4b15      	ldr	r3, [pc, #84]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021c02:	f003 0302 	and.w	r3, r3, #2
 8021c06:	613b      	str	r3, [r7, #16]
 8021c08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021c0a:	2300      	movs	r3, #0
 8021c0c:	60fb      	str	r3, [r7, #12]
 8021c0e:	4b11      	ldr	r3, [pc, #68]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021c12:	4a10      	ldr	r2, [pc, #64]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021c14:	f043 0304 	orr.w	r3, r3, #4
 8021c18:	6313      	str	r3, [r2, #48]	; 0x30
 8021c1a:	4b0e      	ldr	r3, [pc, #56]	; (8021c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8021c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021c1e:	f003 0304 	and.w	r3, r3, #4
 8021c22:	60fb      	str	r3, [r7, #12]
 8021c24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8021c26:	23c0      	movs	r3, #192	; 0xc0
 8021c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021c2a:	2302      	movs	r3, #2
 8021c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021c2e:	2300      	movs	r3, #0
 8021c30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021c32:	2300      	movs	r3, #0
 8021c34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8021c36:	2303      	movs	r3, #3
 8021c38:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021c3a:	f107 031c 	add.w	r3, r7, #28
 8021c3e:	4619      	mov	r1, r3
 8021c40:	4807      	ldr	r0, [pc, #28]	; (8021c60 <HAL_TIM_Encoder_MspInit+0xf8>)
 8021c42:	f001 fb7d 	bl	8023340 <HAL_GPIO_Init>
}
 8021c46:	bf00      	nop
 8021c48:	3730      	adds	r7, #48	; 0x30
 8021c4a:	46bd      	mov	sp, r7
 8021c4c:	bd80      	pop	{r7, pc}
 8021c4e:	bf00      	nop
 8021c50:	40000800 	.word	0x40000800
 8021c54:	40023800 	.word	0x40023800
 8021c58:	40020400 	.word	0x40020400
 8021c5c:	40010400 	.word	0x40010400
 8021c60:	40020800 	.word	0x40020800

08021c64 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8021c64:	b580      	push	{r7, lr}
 8021c66:	b08c      	sub	sp, #48	; 0x30
 8021c68:	af00      	add	r7, sp, #0
 8021c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021c6c:	f107 031c 	add.w	r3, r7, #28
 8021c70:	2200      	movs	r2, #0
 8021c72:	601a      	str	r2, [r3, #0]
 8021c74:	605a      	str	r2, [r3, #4]
 8021c76:	609a      	str	r2, [r3, #8]
 8021c78:	60da      	str	r2, [r3, #12]
 8021c7a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8021c7c:	687b      	ldr	r3, [r7, #4]
 8021c7e:	681b      	ldr	r3, [r3, #0]
 8021c80:	4a59      	ldr	r2, [pc, #356]	; (8021de8 <HAL_TIM_MspPostInit+0x184>)
 8021c82:	4293      	cmp	r3, r2
 8021c84:	d11f      	bne.n	8021cc6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021c86:	2300      	movs	r3, #0
 8021c88:	61bb      	str	r3, [r7, #24]
 8021c8a:	4b58      	ldr	r3, [pc, #352]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021c8e:	4a57      	ldr	r2, [pc, #348]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021c90:	f043 0301 	orr.w	r3, r3, #1
 8021c94:	6313      	str	r3, [r2, #48]	; 0x30
 8021c96:	4b55      	ldr	r3, [pc, #340]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021c9a:	f003 0301 	and.w	r3, r3, #1
 8021c9e:	61bb      	str	r3, [r7, #24]
 8021ca0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8021ca2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8021ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021ca8:	2302      	movs	r3, #2
 8021caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021cac:	2300      	movs	r3, #0
 8021cae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021cb0:	2300      	movs	r3, #0
 8021cb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8021cb4:	2301      	movs	r3, #1
 8021cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021cb8:	f107 031c 	add.w	r3, r7, #28
 8021cbc:	4619      	mov	r1, r3
 8021cbe:	484c      	ldr	r0, [pc, #304]	; (8021df0 <HAL_TIM_MspPostInit+0x18c>)
 8021cc0:	f001 fb3e 	bl	8023340 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8021cc4:	e08b      	b.n	8021dde <HAL_TIM_MspPostInit+0x17a>
  else if(htim->Instance==TIM3)
 8021cc6:	687b      	ldr	r3, [r7, #4]
 8021cc8:	681b      	ldr	r3, [r3, #0]
 8021cca:	4a4a      	ldr	r2, [pc, #296]	; (8021df4 <HAL_TIM_MspPostInit+0x190>)
 8021ccc:	4293      	cmp	r3, r2
 8021cce:	d13d      	bne.n	8021d4c <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021cd0:	2300      	movs	r3, #0
 8021cd2:	617b      	str	r3, [r7, #20]
 8021cd4:	4b45      	ldr	r3, [pc, #276]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021cd8:	4a44      	ldr	r2, [pc, #272]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021cda:	f043 0304 	orr.w	r3, r3, #4
 8021cde:	6313      	str	r3, [r2, #48]	; 0x30
 8021ce0:	4b42      	ldr	r3, [pc, #264]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021ce4:	f003 0304 	and.w	r3, r3, #4
 8021ce8:	617b      	str	r3, [r7, #20]
 8021cea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8021cec:	2300      	movs	r3, #0
 8021cee:	613b      	str	r3, [r7, #16]
 8021cf0:	4b3e      	ldr	r3, [pc, #248]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021cf4:	4a3d      	ldr	r2, [pc, #244]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021cf6:	f043 0302 	orr.w	r3, r3, #2
 8021cfa:	6313      	str	r3, [r2, #48]	; 0x30
 8021cfc:	4b3b      	ldr	r3, [pc, #236]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021d00:	f003 0302 	and.w	r3, r3, #2
 8021d04:	613b      	str	r3, [r7, #16]
 8021d06:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8021d08:	f44f 7340 	mov.w	r3, #768	; 0x300
 8021d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021d0e:	2302      	movs	r3, #2
 8021d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021d12:	2300      	movs	r3, #0
 8021d14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021d16:	2300      	movs	r3, #0
 8021d18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8021d1a:	2302      	movs	r3, #2
 8021d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021d1e:	f107 031c 	add.w	r3, r7, #28
 8021d22:	4619      	mov	r1, r3
 8021d24:	4834      	ldr	r0, [pc, #208]	; (8021df8 <HAL_TIM_MspPostInit+0x194>)
 8021d26:	f001 fb0b 	bl	8023340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8021d2a:	2330      	movs	r3, #48	; 0x30
 8021d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021d2e:	2302      	movs	r3, #2
 8021d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021d32:	2300      	movs	r3, #0
 8021d34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021d36:	2300      	movs	r3, #0
 8021d38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8021d3a:	2302      	movs	r3, #2
 8021d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021d3e:	f107 031c 	add.w	r3, r7, #28
 8021d42:	4619      	mov	r1, r3
 8021d44:	482d      	ldr	r0, [pc, #180]	; (8021dfc <HAL_TIM_MspPostInit+0x198>)
 8021d46:	f001 fafb 	bl	8023340 <HAL_GPIO_Init>
}
 8021d4a:	e048      	b.n	8021dde <HAL_TIM_MspPostInit+0x17a>
  else if(htim->Instance==TIM11)
 8021d4c:	687b      	ldr	r3, [r7, #4]
 8021d4e:	681b      	ldr	r3, [r3, #0]
 8021d50:	4a2b      	ldr	r2, [pc, #172]	; (8021e00 <HAL_TIM_MspPostInit+0x19c>)
 8021d52:	4293      	cmp	r3, r2
 8021d54:	d11f      	bne.n	8021d96 <HAL_TIM_MspPostInit+0x132>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8021d56:	2300      	movs	r3, #0
 8021d58:	60fb      	str	r3, [r7, #12]
 8021d5a:	4b24      	ldr	r3, [pc, #144]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021d5e:	4a23      	ldr	r2, [pc, #140]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021d60:	f043 0302 	orr.w	r3, r3, #2
 8021d64:	6313      	str	r3, [r2, #48]	; 0x30
 8021d66:	4b21      	ldr	r3, [pc, #132]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021d6a:	f003 0302 	and.w	r3, r3, #2
 8021d6e:	60fb      	str	r3, [r7, #12]
 8021d70:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8021d72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021d78:	2302      	movs	r3, #2
 8021d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021d7c:	2300      	movs	r3, #0
 8021d7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021d80:	2300      	movs	r3, #0
 8021d82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8021d84:	2303      	movs	r3, #3
 8021d86:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021d88:	f107 031c 	add.w	r3, r7, #28
 8021d8c:	4619      	mov	r1, r3
 8021d8e:	481b      	ldr	r0, [pc, #108]	; (8021dfc <HAL_TIM_MspPostInit+0x198>)
 8021d90:	f001 fad6 	bl	8023340 <HAL_GPIO_Init>
}
 8021d94:	e023      	b.n	8021dde <HAL_TIM_MspPostInit+0x17a>
  else if(htim->Instance==TIM12)
 8021d96:	687b      	ldr	r3, [r7, #4]
 8021d98:	681b      	ldr	r3, [r3, #0]
 8021d9a:	4a1a      	ldr	r2, [pc, #104]	; (8021e04 <HAL_TIM_MspPostInit+0x1a0>)
 8021d9c:	4293      	cmp	r3, r2
 8021d9e:	d11e      	bne.n	8021dde <HAL_TIM_MspPostInit+0x17a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8021da0:	2300      	movs	r3, #0
 8021da2:	60bb      	str	r3, [r7, #8]
 8021da4:	4b11      	ldr	r3, [pc, #68]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021da8:	4a10      	ldr	r2, [pc, #64]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021daa:	f043 0302 	orr.w	r3, r3, #2
 8021dae:	6313      	str	r3, [r2, #48]	; 0x30
 8021db0:	4b0e      	ldr	r3, [pc, #56]	; (8021dec <HAL_TIM_MspPostInit+0x188>)
 8021db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021db4:	f003 0302 	and.w	r3, r3, #2
 8021db8:	60bb      	str	r3, [r7, #8]
 8021dba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8021dbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8021dc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021dc2:	2302      	movs	r3, #2
 8021dc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021dc6:	2300      	movs	r3, #0
 8021dc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021dca:	2300      	movs	r3, #0
 8021dcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8021dce:	2309      	movs	r3, #9
 8021dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021dd2:	f107 031c 	add.w	r3, r7, #28
 8021dd6:	4619      	mov	r1, r3
 8021dd8:	4808      	ldr	r0, [pc, #32]	; (8021dfc <HAL_TIM_MspPostInit+0x198>)
 8021dda:	f001 fab1 	bl	8023340 <HAL_GPIO_Init>
}
 8021dde:	bf00      	nop
 8021de0:	3730      	adds	r7, #48	; 0x30
 8021de2:	46bd      	mov	sp, r7
 8021de4:	bd80      	pop	{r7, pc}
 8021de6:	bf00      	nop
 8021de8:	40010000 	.word	0x40010000
 8021dec:	40023800 	.word	0x40023800
 8021df0:	40020000 	.word	0x40020000
 8021df4:	40000400 	.word	0x40000400
 8021df8:	40020800 	.word	0x40020800
 8021dfc:	40020400 	.word	0x40020400
 8021e00:	40014800 	.word	0x40014800
 8021e04:	40001800 	.word	0x40001800

08021e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8021e08:	b480      	push	{r7}
 8021e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8021e0c:	e7fe      	b.n	8021e0c <NMI_Handler+0x4>

08021e0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8021e0e:	b480      	push	{r7}
 8021e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8021e12:	e7fe      	b.n	8021e12 <HardFault_Handler+0x4>

08021e14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8021e14:	b480      	push	{r7}
 8021e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8021e18:	e7fe      	b.n	8021e18 <MemManage_Handler+0x4>

08021e1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8021e1a:	b480      	push	{r7}
 8021e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8021e1e:	e7fe      	b.n	8021e1e <BusFault_Handler+0x4>

08021e20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8021e20:	b480      	push	{r7}
 8021e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8021e24:	e7fe      	b.n	8021e24 <UsageFault_Handler+0x4>

08021e26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8021e26:	b480      	push	{r7}
 8021e28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8021e2a:	bf00      	nop
 8021e2c:	46bd      	mov	sp, r7
 8021e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e32:	4770      	bx	lr

08021e34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8021e34:	b480      	push	{r7}
 8021e36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8021e38:	bf00      	nop
 8021e3a:	46bd      	mov	sp, r7
 8021e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e40:	4770      	bx	lr

08021e42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8021e42:	b480      	push	{r7}
 8021e44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8021e46:	bf00      	nop
 8021e48:	46bd      	mov	sp, r7
 8021e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e4e:	4770      	bx	lr

08021e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8021e50:	b580      	push	{r7, lr}
 8021e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8021e54:	f000 f9be 	bl	80221d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8021e58:	bf00      	nop
 8021e5a:	bd80      	pop	{r7, pc}

08021e5c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8021e5c:	b580      	push	{r7, lr}
 8021e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8021e60:	4802      	ldr	r0, [pc, #8]	; (8021e6c <TIM2_IRQHandler+0x10>)
 8021e62:	f002 fb2f 	bl	80244c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8021e66:	bf00      	nop
 8021e68:	bd80      	pop	{r7, pc}
 8021e6a:	bf00      	nop
 8021e6c:	200007a4 	.word	0x200007a4

08021e70 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8021e70:	b580      	push	{r7, lr}
 8021e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8021e74:	4802      	ldr	r0, [pc, #8]	; (8021e80 <TIM5_IRQHandler+0x10>)
 8021e76:	f002 fb25 	bl	80244c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8021e7a:	bf00      	nop
 8021e7c:	bd80      	pop	{r7, pc}
 8021e7e:	bf00      	nop
 8021e80:	20000564 	.word	0x20000564

08021e84 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8021e84:	b580      	push	{r7, lr}
 8021e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8021e88:	4802      	ldr	r0, [pc, #8]	; (8021e94 <TIM6_DAC_IRQHandler+0x10>)
 8021e8a:	f002 fb1b 	bl	80244c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8021e8e:	bf00      	nop
 8021e90:	bd80      	pop	{r7, pc}
 8021e92:	bf00      	nop
 8021e94:	20000724 	.word	0x20000724

08021e98 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8021e98:	b580      	push	{r7, lr}
 8021e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8021e9c:	4802      	ldr	r0, [pc, #8]	; (8021ea8 <TIM7_IRQHandler+0x10>)
 8021e9e:	f002 fb11 	bl	80244c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8021ea2:	bf00      	nop
 8021ea4:	bd80      	pop	{r7, pc}
 8021ea6:	bf00      	nop
 8021ea8:	20000824 	.word	0x20000824

08021eac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8021eac:	b580      	push	{r7, lr}
 8021eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8021eb0:	4802      	ldr	r0, [pc, #8]	; (8021ebc <DMA2_Stream0_IRQHandler+0x10>)
 8021eb2:	f000 ffdd 	bl	8022e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8021eb6:	bf00      	nop
 8021eb8:	bd80      	pop	{r7, pc}
 8021eba:	bf00      	nop
 8021ebc:	200006c4 	.word	0x200006c4

08021ec0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8021ec0:	b480      	push	{r7}
 8021ec2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8021ec4:	4b08      	ldr	r3, [pc, #32]	; (8021ee8 <SystemInit+0x28>)
 8021ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8021eca:	4a07      	ldr	r2, [pc, #28]	; (8021ee8 <SystemInit+0x28>)
 8021ecc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8021ed0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8021ed4:	4b04      	ldr	r3, [pc, #16]	; (8021ee8 <SystemInit+0x28>)
 8021ed6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8021eda:	609a      	str	r2, [r3, #8]
#endif
}
 8021edc:	bf00      	nop
 8021ede:	46bd      	mov	sp, r7
 8021ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ee4:	4770      	bx	lr
 8021ee6:	bf00      	nop
 8021ee8:	e000ed00 	.word	0xe000ed00

08021eec <_ZN4TestC1EP3LedP10LineSensor>:
#include "test.hpp"

#ifdef TEST_MODE
Test::Test(Led *led,
 8021eec:	b480      	push	{r7}
 8021eee:	b085      	sub	sp, #20
 8021ef0:	af00      	add	r7, sp, #0
 8021ef2:	60f8      	str	r0, [r7, #12]
 8021ef4:	60b9      	str	r1, [r7, #8]
 8021ef6:	607a      	str	r2, [r7, #4]
           LineSensor *line_sensor)
{
    led_ = led;
 8021ef8:	68fb      	ldr	r3, [r7, #12]
 8021efa:	68ba      	ldr	r2, [r7, #8]
 8021efc:	601a      	str	r2, [r3, #0]
    line_sensor_ = line_sensor;
 8021efe:	68fb      	ldr	r3, [r7, #12]
 8021f00:	687a      	ldr	r2, [r7, #4]
 8021f02:	605a      	str	r2, [r3, #4]
}
 8021f04:	68fb      	ldr	r3, [r7, #12]
 8021f06:	4618      	mov	r0, r3
 8021f08:	3714      	adds	r7, #20
 8021f0a:	46bd      	mov	sp, r7
 8021f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f10:	4770      	bx	lr
	...

08021f14 <_ZN4Test4InitEv>:

void Test::Init()
{
 8021f14:	b580      	push	{r7, lr}
 8021f16:	b082      	sub	sp, #8
 8021f18:	af00      	add	r7, sp, #0
 8021f1a:	6078      	str	r0, [r7, #4]
    line_sensor_->Init();
 8021f1c:	687b      	ldr	r3, [r7, #4]
 8021f1e:	685b      	ldr	r3, [r3, #4]
 8021f20:	4618      	mov	r0, r3
 8021f22:	f7fe fb91 	bl	8020648 <_ZN10LineSensor4InitEv>

    led_->Blink(5, 'Y', 'M');
 8021f26:	687b      	ldr	r3, [r7, #4]
 8021f28:	6818      	ldr	r0, [r3, #0]
 8021f2a:	234d      	movs	r3, #77	; 0x4d
 8021f2c:	2259      	movs	r2, #89	; 0x59
 8021f2e:	2105      	movs	r1, #5
 8021f30:	f7fe fb1c 	bl	802056c <_ZN3Led5BlinkEhcc>
    led_->ColorOrder('X');
 8021f34:	687b      	ldr	r3, [r7, #4]
 8021f36:	681b      	ldr	r3, [r3, #0]
 8021f38:	2158      	movs	r1, #88	; 0x58
 8021f3a:	4618      	mov	r0, r3
 8021f3c:	f7fe fa3a 	bl	80203b4 <_ZN3Led10ColorOrderEc>
    HAL_TIM_Base_Start_IT(&htim7);
 8021f40:	4804      	ldr	r0, [pc, #16]	; (8021f54 <_ZN4Test4InitEv+0x40>)
 8021f42:	f002 f9a0 	bl	8024286 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim6);
 8021f46:	4804      	ldr	r0, [pc, #16]	; (8021f58 <_ZN4Test4InitEv+0x44>)
 8021f48:	f002 f99d 	bl	8024286 <HAL_TIM_Base_Start_IT>
}
 8021f4c:	bf00      	nop
 8021f4e:	3708      	adds	r7, #8
 8021f50:	46bd      	mov	sp, r7
 8021f52:	bd80      	pop	{r7, pc}
 8021f54:	20000824 	.word	0x20000824
 8021f58:	20000724 	.word	0x20000724

08021f5c <_ZN4Test6Timer7Ev>:

void Test::Timer7()
{
 8021f5c:	b580      	push	{r7, lr}
 8021f5e:	b082      	sub	sp, #8
 8021f60:	af00      	add	r7, sp, #0
 8021f62:	6078      	str	r0, [r7, #4]
    line_sensor_->StoreConsecutiveBuff();
 8021f64:	687b      	ldr	r3, [r7, #4]
 8021f66:	685b      	ldr	r3, [r3, #4]
 8021f68:	4618      	mov	r0, r3
 8021f6a:	f7fe fba7 	bl	80206bc <_ZN10LineSensor20StoreConsecutiveBuffEv>
}
 8021f6e:	bf00      	nop
 8021f70:	3708      	adds	r7, #8
 8021f72:	46bd      	mov	sp, r7
 8021f74:	bd80      	pop	{r7, pc}

08021f76 <_ZN4Test6Timer6Ev>:

void Test::Timer6()
{
 8021f76:	b580      	push	{r7, lr}
 8021f78:	b082      	sub	sp, #8
 8021f7a:	af00      	add	r7, sp, #0
 8021f7c:	6078      	str	r0, [r7, #4]
    Line();
 8021f7e:	6878      	ldr	r0, [r7, #4]
 8021f80:	f000 f804 	bl	8021f8c <_ZN4Test4LineEv>
}
 8021f84:	bf00      	nop
 8021f86:	3708      	adds	r7, #8
 8021f88:	46bd      	mov	sp, r7
 8021f8a:	bd80      	pop	{r7, pc}

08021f8c <_ZN4Test4LineEv>:

void Test::Line()
{
 8021f8c:	b580      	push	{r7, lr}
 8021f8e:	b082      	sub	sp, #8
 8021f90:	af00      	add	r7, sp, #0
 8021f92:	6078      	str	r0, [r7, #4]
    line_sensor_->New();
 8021f94:	687b      	ldr	r3, [r7, #4]
 8021f96:	685b      	ldr	r3, [r3, #4]
 8021f98:	4618      	mov	r0, r3
 8021f9a:	f7fe fbc5 	bl	8020728 <_ZN10LineSensor3NewEv>
    line_sensor_->MonitorArrays();
 8021f9e:	687b      	ldr	r3, [r7, #4]
 8021fa0:	685b      	ldr	r3, [r3, #4]
 8021fa2:	4618      	mov	r0, r3
 8021fa4:	f7fe fc74 	bl	8020890 <_ZN10LineSensor13MonitorArraysEv>
    //g_line_diff = line_sensor_->LeftRightDifference();
    //g_line_emer = line_sensor_->GetEmergencyStopFlag();
    //g_line_calib = line_sensor_->CheckCalibration();
}
 8021fa8:	bf00      	nop
 8021faa:	3708      	adds	r7, #8
 8021fac:	46bd      	mov	sp, r7
 8021fae:	bd80      	pop	{r7, pc}

08021fb0 <_ZN15VelocityControlC1EP7Encoder>:
#include "velocity_control.hpp"
#include "declare_extern.h"

VelocityControl::VelocityControl(Encoder *encoder) : integral_error_(0)
 8021fb0:	b480      	push	{r7}
 8021fb2:	b083      	sub	sp, #12
 8021fb4:	af00      	add	r7, sp, #0
 8021fb6:	6078      	str	r0, [r7, #4]
 8021fb8:	6039      	str	r1, [r7, #0]
 8021fba:	687b      	ldr	r3, [r7, #4]
 8021fbc:	f04f 0200 	mov.w	r2, #0
 8021fc0:	601a      	str	r2, [r3, #0]
{
    encoder_ = encoder;
 8021fc2:	687b      	ldr	r3, [r7, #4]
 8021fc4:	683a      	ldr	r2, [r7, #0]
 8021fc6:	605a      	str	r2, [r3, #4]
}
 8021fc8:	687b      	ldr	r3, [r7, #4]
 8021fca:	4618      	mov	r0, r3
 8021fcc:	370c      	adds	r7, #12
 8021fce:	46bd      	mov	sp, r7
 8021fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021fd4:	4770      	bx	lr
	...

08021fd8 <Init>:
    &line_sensor
);
#endif // TEST_MODE

void Init()
{
 8021fd8:	b580      	push	{r7, lr}
 8021fda:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.Init();
#else // TEST_MODE
    test.Init();
 8021fdc:	4802      	ldr	r0, [pc, #8]	; (8021fe8 <Init+0x10>)
 8021fde:	f7ff ff99 	bl	8021f14 <_ZN4Test4InitEv>
#endif // TEST_MODE
}
 8021fe2:	bf00      	nop
 8021fe4:	bd80      	pop	{r7, pc}
 8021fe6:	bf00      	nop
 8021fe8:	20000488 	.word	0x20000488

08021fec <InterruptTim7>:

void InterruptTim7()
{
 8021fec:	b580      	push	{r7, lr}
 8021fee:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.Timer7();
#else // TEST_MODE
    test.Timer7();
 8021ff0:	4804      	ldr	r0, [pc, #16]	; (8022004 <InterruptTim7+0x18>)
 8021ff2:	f7ff ffb3 	bl	8021f5c <_ZN4Test6Timer7Ev>
#endif // TEST_MODE

#ifdef DEBUG_MODE
    g_tim7++;
 8021ff6:	4b04      	ldr	r3, [pc, #16]	; (8022008 <InterruptTim7+0x1c>)
 8021ff8:	681b      	ldr	r3, [r3, #0]
 8021ffa:	3301      	adds	r3, #1
 8021ffc:	4a02      	ldr	r2, [pc, #8]	; (8022008 <InterruptTim7+0x1c>)
 8021ffe:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
}
 8022000:	bf00      	nop
 8022002:	bd80      	pop	{r7, pc}
 8022004:	20000488 	.word	0x20000488
 8022008:	200001b8 	.word	0x200001b8

0802200c <InterruptTim6>:

void InterruptTim6()
{
 802200c:	b580      	push	{r7, lr}
 802200e:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.RunMode();
#else // TEST_MODE
    test.Timer6();
 8022010:	4804      	ldr	r0, [pc, #16]	; (8022024 <InterruptTim6+0x18>)
 8022012:	f7ff ffb0 	bl	8021f76 <_ZN4Test6Timer6Ev>
#endif // TEST_MODE

#ifdef DEBUG_MODE
    g_tim6++;
 8022016:	4b04      	ldr	r3, [pc, #16]	; (8022028 <InterruptTim6+0x1c>)
 8022018:	681b      	ldr	r3, [r3, #0]
 802201a:	3301      	adds	r3, #1
 802201c:	4a02      	ldr	r2, [pc, #8]	; (8022028 <InterruptTim6+0x1c>)
 802201e:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
}
 8022020:	bf00      	nop
 8022022:	bd80      	pop	{r7, pc}
 8022024:	20000488 	.word	0x20000488
 8022028:	200001bc 	.word	0x200001bc

0802202c <InterruptTim2>:

void InterruptTim2()
{
 802202c:	b480      	push	{r7}
 802202e:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.UpdateRunMode();
#endif // TEST_MODE

#ifdef DEBUG_MODE
    g_tim2++;
 8022030:	4b04      	ldr	r3, [pc, #16]	; (8022044 <InterruptTim2+0x18>)
 8022032:	681b      	ldr	r3, [r3, #0]
 8022034:	3301      	adds	r3, #1
 8022036:	4a03      	ldr	r2, [pc, #12]	; (8022044 <InterruptTim2+0x18>)
 8022038:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
 802203a:	bf00      	nop
 802203c:	46bd      	mov	sp, r7
 802203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022042:	4770      	bx	lr
 8022044:	200001c0 	.word	0x200001c0

08022048 <_Z41__static_initialization_and_destruction_0ii>:
 8022048:	b580      	push	{r7, lr}
 802204a:	b082      	sub	sp, #8
 802204c:	af00      	add	r7, sp, #0
 802204e:	6078      	str	r0, [r7, #4]
 8022050:	6039      	str	r1, [r7, #0]
 8022052:	687b      	ldr	r3, [r7, #4]
 8022054:	2b01      	cmp	r3, #1
 8022056:	d123      	bne.n	80220a0 <_Z41__static_initialization_and_destruction_0ii+0x58>
 8022058:	683b      	ldr	r3, [r7, #0]
 802205a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802205e:	4293      	cmp	r3, r2
 8022060:	d11e      	bne.n	80220a0 <_Z41__static_initialization_and_destruction_0ii+0x58>
Encoder encoder;
 8022062:	4811      	ldr	r0, [pc, #68]	; (80220a8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8022064:	f7fe f96c 	bl	8020340 <_ZN7EncoderC1Ev>
Iim42652 iim_42652;
 8022068:	4810      	ldr	r0, [pc, #64]	; (80220ac <_Z41__static_initialization_and_destruction_0ii+0x64>)
 802206a:	f7fe f980 	bl	802036e <_ZN8Iim42652C1Ev>
Led led;
 802206e:	4810      	ldr	r0, [pc, #64]	; (80220b0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8022070:	f7fe f98e 	bl	8020390 <_ZN3LedC1Ev>
LineSensor line_sensor;
 8022074:	480f      	ldr	r0, [pc, #60]	; (80220b4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8022076:	f7fe faa6 	bl	80205c6 <_ZN10LineSensorC1Ev>
LineTrace line_trace(&line_sensor);
 802207a:	490e      	ldr	r1, [pc, #56]	; (80220b4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 802207c:	480e      	ldr	r0, [pc, #56]	; (80220b8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 802207e:	f7fe fc25 	bl	80208cc <_ZN9LineTraceC1EP10LineSensor>
Logger logger;
 8022082:	480e      	ldr	r0, [pc, #56]	; (80220bc <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8022084:	f7fe fc36 	bl	80208f4 <_ZN6LoggerC1Ev>
SideSensor side_sensor;
 8022088:	480d      	ldr	r0, [pc, #52]	; (80220c0 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 802208a:	f7ff fb1f 	bl	80216cc <_ZN10SideSensorC1Ev>
VelocityControl velocity_control(&encoder);
 802208e:	4906      	ldr	r1, [pc, #24]	; (80220a8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8022090:	480c      	ldr	r0, [pc, #48]	; (80220c4 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8022092:	f7ff ff8d 	bl	8021fb0 <_ZN15VelocityControlC1EP7Encoder>
);
 8022096:	4a07      	ldr	r2, [pc, #28]	; (80220b4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8022098:	4905      	ldr	r1, [pc, #20]	; (80220b0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 802209a:	480b      	ldr	r0, [pc, #44]	; (80220c8 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 802209c:	f7ff ff26 	bl	8021eec <_ZN4TestC1EP3LedP10LineSensor>
 80220a0:	bf00      	nop
 80220a2:	3708      	adds	r7, #8
 80220a4:	46bd      	mov	sp, r7
 80220a6:	bd80      	pop	{r7, pc}
 80220a8:	200001c4 	.word	0x200001c4
 80220ac:	200001d0 	.word	0x200001d0
 80220b0:	200001d8 	.word	0x200001d8
 80220b4:	200001dc 	.word	0x200001dc
 80220b8:	20000368 	.word	0x20000368
 80220bc:	20000370 	.word	0x20000370
 80220c0:	20000478 	.word	0x20000478
 80220c4:	20000480 	.word	0x20000480
 80220c8:	20000488 	.word	0x20000488

080220cc <_GLOBAL__sub_I_encoder>:
 80220cc:	b580      	push	{r7, lr}
 80220ce:	af00      	add	r7, sp, #0
 80220d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80220d4:	2001      	movs	r0, #1
 80220d6:	f7ff ffb7 	bl	8022048 <_Z41__static_initialization_and_destruction_0ii>
 80220da:	bd80      	pop	{r7, pc}

080220dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80220dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8022114 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80220e0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80220e2:	e003      	b.n	80220ec <LoopCopyDataInit>

080220e4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80220e4:	4b0c      	ldr	r3, [pc, #48]	; (8022118 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80220e6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80220e8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80220ea:	3104      	adds	r1, #4

080220ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80220ec:	480b      	ldr	r0, [pc, #44]	; (802211c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80220ee:	4b0c      	ldr	r3, [pc, #48]	; (8022120 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80220f0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80220f2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80220f4:	d3f6      	bcc.n	80220e4 <CopyDataInit>
  ldr  r2, =_sbss
 80220f6:	4a0b      	ldr	r2, [pc, #44]	; (8022124 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80220f8:	e002      	b.n	8022100 <LoopFillZerobss>

080220fa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80220fa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80220fc:	f842 3b04 	str.w	r3, [r2], #4

08022100 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8022100:	4b09      	ldr	r3, [pc, #36]	; (8022128 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8022102:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8022104:	d3f9      	bcc.n	80220fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8022106:	f7ff fedb 	bl	8021ec0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 802210a:	f003 f87b 	bl	8025204 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 802210e:	f7fe fc99 	bl	8020a44 <main>
  bx  lr    
 8022112:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8022114:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8022118:	080252a8 	.word	0x080252a8
  ldr  r0, =_sdata
 802211c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8022120:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8022124:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8022128:	20000868 	.word	0x20000868

0802212c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 802212c:	e7fe      	b.n	802212c <ADC_IRQHandler>
	...

08022130 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8022130:	b580      	push	{r7, lr}
 8022132:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8022134:	4b0e      	ldr	r3, [pc, #56]	; (8022170 <HAL_Init+0x40>)
 8022136:	681b      	ldr	r3, [r3, #0]
 8022138:	4a0d      	ldr	r2, [pc, #52]	; (8022170 <HAL_Init+0x40>)
 802213a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 802213e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8022140:	4b0b      	ldr	r3, [pc, #44]	; (8022170 <HAL_Init+0x40>)
 8022142:	681b      	ldr	r3, [r3, #0]
 8022144:	4a0a      	ldr	r2, [pc, #40]	; (8022170 <HAL_Init+0x40>)
 8022146:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802214a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 802214c:	4b08      	ldr	r3, [pc, #32]	; (8022170 <HAL_Init+0x40>)
 802214e:	681b      	ldr	r3, [r3, #0]
 8022150:	4a07      	ldr	r2, [pc, #28]	; (8022170 <HAL_Init+0x40>)
 8022152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8022156:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8022158:	2003      	movs	r0, #3
 802215a:	f000 fd41 	bl	8022be0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 802215e:	2001      	movs	r0, #1
 8022160:	f000 f808 	bl	8022174 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8022164:	f7ff fad0 	bl	8021708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8022168:	2300      	movs	r3, #0
}
 802216a:	4618      	mov	r0, r3
 802216c:	bd80      	pop	{r7, pc}
 802216e:	bf00      	nop
 8022170:	40023c00 	.word	0x40023c00

08022174 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8022174:	b580      	push	{r7, lr}
 8022176:	b082      	sub	sp, #8
 8022178:	af00      	add	r7, sp, #0
 802217a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 802217c:	4b12      	ldr	r3, [pc, #72]	; (80221c8 <HAL_InitTick+0x54>)
 802217e:	681a      	ldr	r2, [r3, #0]
 8022180:	4b12      	ldr	r3, [pc, #72]	; (80221cc <HAL_InitTick+0x58>)
 8022182:	781b      	ldrb	r3, [r3, #0]
 8022184:	4619      	mov	r1, r3
 8022186:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802218a:	fbb3 f3f1 	udiv	r3, r3, r1
 802218e:	fbb2 f3f3 	udiv	r3, r2, r3
 8022192:	4618      	mov	r0, r3
 8022194:	f000 fd59 	bl	8022c4a <HAL_SYSTICK_Config>
 8022198:	4603      	mov	r3, r0
 802219a:	2b00      	cmp	r3, #0
 802219c:	d001      	beq.n	80221a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 802219e:	2301      	movs	r3, #1
 80221a0:	e00e      	b.n	80221c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80221a2:	687b      	ldr	r3, [r7, #4]
 80221a4:	2b0f      	cmp	r3, #15
 80221a6:	d80a      	bhi.n	80221be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80221a8:	2200      	movs	r2, #0
 80221aa:	6879      	ldr	r1, [r7, #4]
 80221ac:	f04f 30ff 	mov.w	r0, #4294967295
 80221b0:	f000 fd21 	bl	8022bf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80221b4:	4a06      	ldr	r2, [pc, #24]	; (80221d0 <HAL_InitTick+0x5c>)
 80221b6:	687b      	ldr	r3, [r7, #4]
 80221b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80221ba:	2300      	movs	r3, #0
 80221bc:	e000      	b.n	80221c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80221be:	2301      	movs	r3, #1
}
 80221c0:	4618      	mov	r0, r3
 80221c2:	3708      	adds	r7, #8
 80221c4:	46bd      	mov	sp, r7
 80221c6:	bd80      	pop	{r7, pc}
 80221c8:	20000000 	.word	0x20000000
 80221cc:	20000008 	.word	0x20000008
 80221d0:	20000004 	.word	0x20000004

080221d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80221d4:	b480      	push	{r7}
 80221d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80221d8:	4b06      	ldr	r3, [pc, #24]	; (80221f4 <HAL_IncTick+0x20>)
 80221da:	781b      	ldrb	r3, [r3, #0]
 80221dc:	461a      	mov	r2, r3
 80221de:	4b06      	ldr	r3, [pc, #24]	; (80221f8 <HAL_IncTick+0x24>)
 80221e0:	681b      	ldr	r3, [r3, #0]
 80221e2:	4413      	add	r3, r2
 80221e4:	4a04      	ldr	r2, [pc, #16]	; (80221f8 <HAL_IncTick+0x24>)
 80221e6:	6013      	str	r3, [r2, #0]
}
 80221e8:	bf00      	nop
 80221ea:	46bd      	mov	sp, r7
 80221ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80221f0:	4770      	bx	lr
 80221f2:	bf00      	nop
 80221f4:	20000008 	.word	0x20000008
 80221f8:	20000864 	.word	0x20000864

080221fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80221fc:	b480      	push	{r7}
 80221fe:	af00      	add	r7, sp, #0
  return uwTick;
 8022200:	4b03      	ldr	r3, [pc, #12]	; (8022210 <HAL_GetTick+0x14>)
 8022202:	681b      	ldr	r3, [r3, #0]
}
 8022204:	4618      	mov	r0, r3
 8022206:	46bd      	mov	sp, r7
 8022208:	f85d 7b04 	ldr.w	r7, [sp], #4
 802220c:	4770      	bx	lr
 802220e:	bf00      	nop
 8022210:	20000864 	.word	0x20000864

08022214 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8022214:	b580      	push	{r7, lr}
 8022216:	b084      	sub	sp, #16
 8022218:	af00      	add	r7, sp, #0
 802221a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 802221c:	f7ff ffee 	bl	80221fc <HAL_GetTick>
 8022220:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8022222:	687b      	ldr	r3, [r7, #4]
 8022224:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8022226:	68fb      	ldr	r3, [r7, #12]
 8022228:	f1b3 3fff 	cmp.w	r3, #4294967295
 802222c:	d005      	beq.n	802223a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 802222e:	4b09      	ldr	r3, [pc, #36]	; (8022254 <HAL_Delay+0x40>)
 8022230:	781b      	ldrb	r3, [r3, #0]
 8022232:	461a      	mov	r2, r3
 8022234:	68fb      	ldr	r3, [r7, #12]
 8022236:	4413      	add	r3, r2
 8022238:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 802223a:	bf00      	nop
 802223c:	f7ff ffde 	bl	80221fc <HAL_GetTick>
 8022240:	4602      	mov	r2, r0
 8022242:	68bb      	ldr	r3, [r7, #8]
 8022244:	1ad3      	subs	r3, r2, r3
 8022246:	68fa      	ldr	r2, [r7, #12]
 8022248:	429a      	cmp	r2, r3
 802224a:	d8f7      	bhi.n	802223c <HAL_Delay+0x28>
  {
  }
}
 802224c:	bf00      	nop
 802224e:	3710      	adds	r7, #16
 8022250:	46bd      	mov	sp, r7
 8022252:	bd80      	pop	{r7, pc}
 8022254:	20000008 	.word	0x20000008

08022258 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8022258:	b580      	push	{r7, lr}
 802225a:	b084      	sub	sp, #16
 802225c:	af00      	add	r7, sp, #0
 802225e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8022260:	2300      	movs	r3, #0
 8022262:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8022264:	687b      	ldr	r3, [r7, #4]
 8022266:	2b00      	cmp	r3, #0
 8022268:	d101      	bne.n	802226e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 802226a:	2301      	movs	r3, #1
 802226c:	e033      	b.n	80222d6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 802226e:	687b      	ldr	r3, [r7, #4]
 8022270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022272:	2b00      	cmp	r3, #0
 8022274:	d109      	bne.n	802228a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8022276:	6878      	ldr	r0, [r7, #4]
 8022278:	f7ff fa6e 	bl	8021758 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 802227c:	687b      	ldr	r3, [r7, #4]
 802227e:	2200      	movs	r2, #0
 8022280:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8022282:	687b      	ldr	r3, [r7, #4]
 8022284:	2200      	movs	r2, #0
 8022286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 802228a:	687b      	ldr	r3, [r7, #4]
 802228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802228e:	f003 0310 	and.w	r3, r3, #16
 8022292:	2b00      	cmp	r3, #0
 8022294:	d118      	bne.n	80222c8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8022296:	687b      	ldr	r3, [r7, #4]
 8022298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802229a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 802229e:	f023 0302 	bic.w	r3, r3, #2
 80222a2:	f043 0202 	orr.w	r2, r3, #2
 80222a6:	687b      	ldr	r3, [r7, #4]
 80222a8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80222aa:	6878      	ldr	r0, [r7, #4]
 80222ac:	f000 fa4a 	bl	8022744 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80222b0:	687b      	ldr	r3, [r7, #4]
 80222b2:	2200      	movs	r2, #0
 80222b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80222b6:	687b      	ldr	r3, [r7, #4]
 80222b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80222ba:	f023 0303 	bic.w	r3, r3, #3
 80222be:	f043 0201 	orr.w	r2, r3, #1
 80222c2:	687b      	ldr	r3, [r7, #4]
 80222c4:	641a      	str	r2, [r3, #64]	; 0x40
 80222c6:	e001      	b.n	80222cc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80222c8:	2301      	movs	r3, #1
 80222ca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80222cc:	687b      	ldr	r3, [r7, #4]
 80222ce:	2200      	movs	r2, #0
 80222d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80222d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80222d6:	4618      	mov	r0, r3
 80222d8:	3710      	adds	r7, #16
 80222da:	46bd      	mov	sp, r7
 80222dc:	bd80      	pop	{r7, pc}
	...

080222e0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80222e0:	b580      	push	{r7, lr}
 80222e2:	b086      	sub	sp, #24
 80222e4:	af00      	add	r7, sp, #0
 80222e6:	60f8      	str	r0, [r7, #12]
 80222e8:	60b9      	str	r1, [r7, #8]
 80222ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80222ec:	2300      	movs	r3, #0
 80222ee:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80222f0:	68fb      	ldr	r3, [r7, #12]
 80222f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80222f6:	2b01      	cmp	r3, #1
 80222f8:	d101      	bne.n	80222fe <HAL_ADC_Start_DMA+0x1e>
 80222fa:	2302      	movs	r3, #2
 80222fc:	e0cc      	b.n	8022498 <HAL_ADC_Start_DMA+0x1b8>
 80222fe:	68fb      	ldr	r3, [r7, #12]
 8022300:	2201      	movs	r2, #1
 8022302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8022306:	68fb      	ldr	r3, [r7, #12]
 8022308:	681b      	ldr	r3, [r3, #0]
 802230a:	689b      	ldr	r3, [r3, #8]
 802230c:	f003 0301 	and.w	r3, r3, #1
 8022310:	2b01      	cmp	r3, #1
 8022312:	d018      	beq.n	8022346 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8022314:	68fb      	ldr	r3, [r7, #12]
 8022316:	681b      	ldr	r3, [r3, #0]
 8022318:	689a      	ldr	r2, [r3, #8]
 802231a:	68fb      	ldr	r3, [r7, #12]
 802231c:	681b      	ldr	r3, [r3, #0]
 802231e:	f042 0201 	orr.w	r2, r2, #1
 8022322:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8022324:	4b5e      	ldr	r3, [pc, #376]	; (80224a0 <HAL_ADC_Start_DMA+0x1c0>)
 8022326:	681b      	ldr	r3, [r3, #0]
 8022328:	4a5e      	ldr	r2, [pc, #376]	; (80224a4 <HAL_ADC_Start_DMA+0x1c4>)
 802232a:	fba2 2303 	umull	r2, r3, r2, r3
 802232e:	0c9a      	lsrs	r2, r3, #18
 8022330:	4613      	mov	r3, r2
 8022332:	005b      	lsls	r3, r3, #1
 8022334:	4413      	add	r3, r2
 8022336:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8022338:	e002      	b.n	8022340 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 802233a:	693b      	ldr	r3, [r7, #16]
 802233c:	3b01      	subs	r3, #1
 802233e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8022340:	693b      	ldr	r3, [r7, #16]
 8022342:	2b00      	cmp	r3, #0
 8022344:	d1f9      	bne.n	802233a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8022346:	68fb      	ldr	r3, [r7, #12]
 8022348:	681b      	ldr	r3, [r3, #0]
 802234a:	689b      	ldr	r3, [r3, #8]
 802234c:	f003 0301 	and.w	r3, r3, #1
 8022350:	2b01      	cmp	r3, #1
 8022352:	f040 80a0 	bne.w	8022496 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8022356:	68fb      	ldr	r3, [r7, #12]
 8022358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802235a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 802235e:	f023 0301 	bic.w	r3, r3, #1
 8022362:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8022366:	68fb      	ldr	r3, [r7, #12]
 8022368:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 802236a:	68fb      	ldr	r3, [r7, #12]
 802236c:	681b      	ldr	r3, [r3, #0]
 802236e:	685b      	ldr	r3, [r3, #4]
 8022370:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8022374:	2b00      	cmp	r3, #0
 8022376:	d007      	beq.n	8022388 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8022378:	68fb      	ldr	r3, [r7, #12]
 802237a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802237c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8022380:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8022384:	68fb      	ldr	r3, [r7, #12]
 8022386:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8022388:	68fb      	ldr	r3, [r7, #12]
 802238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802238c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8022390:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8022394:	d106      	bne.n	80223a4 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8022396:	68fb      	ldr	r3, [r7, #12]
 8022398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802239a:	f023 0206 	bic.w	r2, r3, #6
 802239e:	68fb      	ldr	r3, [r7, #12]
 80223a0:	645a      	str	r2, [r3, #68]	; 0x44
 80223a2:	e002      	b.n	80223aa <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80223a4:	68fb      	ldr	r3, [r7, #12]
 80223a6:	2200      	movs	r2, #0
 80223a8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80223aa:	68fb      	ldr	r3, [r7, #12]
 80223ac:	2200      	movs	r2, #0
 80223ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80223b2:	4b3d      	ldr	r3, [pc, #244]	; (80224a8 <HAL_ADC_Start_DMA+0x1c8>)
 80223b4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80223b6:	68fb      	ldr	r3, [r7, #12]
 80223b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80223ba:	4a3c      	ldr	r2, [pc, #240]	; (80224ac <HAL_ADC_Start_DMA+0x1cc>)
 80223bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80223be:	68fb      	ldr	r3, [r7, #12]
 80223c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80223c2:	4a3b      	ldr	r2, [pc, #236]	; (80224b0 <HAL_ADC_Start_DMA+0x1d0>)
 80223c4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80223c6:	68fb      	ldr	r3, [r7, #12]
 80223c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80223ca:	4a3a      	ldr	r2, [pc, #232]	; (80224b4 <HAL_ADC_Start_DMA+0x1d4>)
 80223cc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80223ce:	68fb      	ldr	r3, [r7, #12]
 80223d0:	681b      	ldr	r3, [r3, #0]
 80223d2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80223d6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80223d8:	68fb      	ldr	r3, [r7, #12]
 80223da:	681b      	ldr	r3, [r3, #0]
 80223dc:	685a      	ldr	r2, [r3, #4]
 80223de:	68fb      	ldr	r3, [r7, #12]
 80223e0:	681b      	ldr	r3, [r3, #0]
 80223e2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80223e6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80223e8:	68fb      	ldr	r3, [r7, #12]
 80223ea:	681b      	ldr	r3, [r3, #0]
 80223ec:	689a      	ldr	r2, [r3, #8]
 80223ee:	68fb      	ldr	r3, [r7, #12]
 80223f0:	681b      	ldr	r3, [r3, #0]
 80223f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80223f6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80223f8:	68fb      	ldr	r3, [r7, #12]
 80223fa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80223fc:	68fb      	ldr	r3, [r7, #12]
 80223fe:	681b      	ldr	r3, [r3, #0]
 8022400:	334c      	adds	r3, #76	; 0x4c
 8022402:	4619      	mov	r1, r3
 8022404:	68ba      	ldr	r2, [r7, #8]
 8022406:	687b      	ldr	r3, [r7, #4]
 8022408:	f000 fcda 	bl	8022dc0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 802240c:	697b      	ldr	r3, [r7, #20]
 802240e:	685b      	ldr	r3, [r3, #4]
 8022410:	f003 031f 	and.w	r3, r3, #31
 8022414:	2b00      	cmp	r3, #0
 8022416:	d12a      	bne.n	802246e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8022418:	68fb      	ldr	r3, [r7, #12]
 802241a:	681b      	ldr	r3, [r3, #0]
 802241c:	4a26      	ldr	r2, [pc, #152]	; (80224b8 <HAL_ADC_Start_DMA+0x1d8>)
 802241e:	4293      	cmp	r3, r2
 8022420:	d015      	beq.n	802244e <HAL_ADC_Start_DMA+0x16e>
 8022422:	68fb      	ldr	r3, [r7, #12]
 8022424:	681b      	ldr	r3, [r3, #0]
 8022426:	4a25      	ldr	r2, [pc, #148]	; (80224bc <HAL_ADC_Start_DMA+0x1dc>)
 8022428:	4293      	cmp	r3, r2
 802242a:	d105      	bne.n	8022438 <HAL_ADC_Start_DMA+0x158>
 802242c:	4b1e      	ldr	r3, [pc, #120]	; (80224a8 <HAL_ADC_Start_DMA+0x1c8>)
 802242e:	685b      	ldr	r3, [r3, #4]
 8022430:	f003 031f 	and.w	r3, r3, #31
 8022434:	2b00      	cmp	r3, #0
 8022436:	d00a      	beq.n	802244e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8022438:	68fb      	ldr	r3, [r7, #12]
 802243a:	681b      	ldr	r3, [r3, #0]
 802243c:	4a20      	ldr	r2, [pc, #128]	; (80224c0 <HAL_ADC_Start_DMA+0x1e0>)
 802243e:	4293      	cmp	r3, r2
 8022440:	d129      	bne.n	8022496 <HAL_ADC_Start_DMA+0x1b6>
 8022442:	4b19      	ldr	r3, [pc, #100]	; (80224a8 <HAL_ADC_Start_DMA+0x1c8>)
 8022444:	685b      	ldr	r3, [r3, #4]
 8022446:	f003 031f 	and.w	r3, r3, #31
 802244a:	2b0f      	cmp	r3, #15
 802244c:	d823      	bhi.n	8022496 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 802244e:	68fb      	ldr	r3, [r7, #12]
 8022450:	681b      	ldr	r3, [r3, #0]
 8022452:	689b      	ldr	r3, [r3, #8]
 8022454:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8022458:	2b00      	cmp	r3, #0
 802245a:	d11c      	bne.n	8022496 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 802245c:	68fb      	ldr	r3, [r7, #12]
 802245e:	681b      	ldr	r3, [r3, #0]
 8022460:	689a      	ldr	r2, [r3, #8]
 8022462:	68fb      	ldr	r3, [r7, #12]
 8022464:	681b      	ldr	r3, [r3, #0]
 8022466:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 802246a:	609a      	str	r2, [r3, #8]
 802246c:	e013      	b.n	8022496 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 802246e:	68fb      	ldr	r3, [r7, #12]
 8022470:	681b      	ldr	r3, [r3, #0]
 8022472:	4a11      	ldr	r2, [pc, #68]	; (80224b8 <HAL_ADC_Start_DMA+0x1d8>)
 8022474:	4293      	cmp	r3, r2
 8022476:	d10e      	bne.n	8022496 <HAL_ADC_Start_DMA+0x1b6>
 8022478:	68fb      	ldr	r3, [r7, #12]
 802247a:	681b      	ldr	r3, [r3, #0]
 802247c:	689b      	ldr	r3, [r3, #8]
 802247e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8022482:	2b00      	cmp	r3, #0
 8022484:	d107      	bne.n	8022496 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8022486:	68fb      	ldr	r3, [r7, #12]
 8022488:	681b      	ldr	r3, [r3, #0]
 802248a:	689a      	ldr	r2, [r3, #8]
 802248c:	68fb      	ldr	r3, [r7, #12]
 802248e:	681b      	ldr	r3, [r3, #0]
 8022490:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8022494:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8022496:	2300      	movs	r3, #0
}
 8022498:	4618      	mov	r0, r3
 802249a:	3718      	adds	r7, #24
 802249c:	46bd      	mov	sp, r7
 802249e:	bd80      	pop	{r7, pc}
 80224a0:	20000000 	.word	0x20000000
 80224a4:	431bde83 	.word	0x431bde83
 80224a8:	40012300 	.word	0x40012300
 80224ac:	0802293d 	.word	0x0802293d
 80224b0:	080229f7 	.word	0x080229f7
 80224b4:	08022a13 	.word	0x08022a13
 80224b8:	40012000 	.word	0x40012000
 80224bc:	40012100 	.word	0x40012100
 80224c0:	40012200 	.word	0x40012200

080224c4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80224c4:	b480      	push	{r7}
 80224c6:	b083      	sub	sp, #12
 80224c8:	af00      	add	r7, sp, #0
 80224ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80224cc:	bf00      	nop
 80224ce:	370c      	adds	r7, #12
 80224d0:	46bd      	mov	sp, r7
 80224d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80224d6:	4770      	bx	lr

080224d8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80224d8:	b480      	push	{r7}
 80224da:	b083      	sub	sp, #12
 80224dc:	af00      	add	r7, sp, #0
 80224de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80224e0:	bf00      	nop
 80224e2:	370c      	adds	r7, #12
 80224e4:	46bd      	mov	sp, r7
 80224e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80224ea:	4770      	bx	lr

080224ec <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80224ec:	b480      	push	{r7}
 80224ee:	b083      	sub	sp, #12
 80224f0:	af00      	add	r7, sp, #0
 80224f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80224f4:	bf00      	nop
 80224f6:	370c      	adds	r7, #12
 80224f8:	46bd      	mov	sp, r7
 80224fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80224fe:	4770      	bx	lr

08022500 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8022500:	b480      	push	{r7}
 8022502:	b085      	sub	sp, #20
 8022504:	af00      	add	r7, sp, #0
 8022506:	6078      	str	r0, [r7, #4]
 8022508:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 802250a:	2300      	movs	r3, #0
 802250c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 802250e:	687b      	ldr	r3, [r7, #4]
 8022510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8022514:	2b01      	cmp	r3, #1
 8022516:	d101      	bne.n	802251c <HAL_ADC_ConfigChannel+0x1c>
 8022518:	2302      	movs	r3, #2
 802251a:	e105      	b.n	8022728 <HAL_ADC_ConfigChannel+0x228>
 802251c:	687b      	ldr	r3, [r7, #4]
 802251e:	2201      	movs	r2, #1
 8022520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8022524:	683b      	ldr	r3, [r7, #0]
 8022526:	681b      	ldr	r3, [r3, #0]
 8022528:	2b09      	cmp	r3, #9
 802252a:	d925      	bls.n	8022578 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 802252c:	687b      	ldr	r3, [r7, #4]
 802252e:	681b      	ldr	r3, [r3, #0]
 8022530:	68d9      	ldr	r1, [r3, #12]
 8022532:	683b      	ldr	r3, [r7, #0]
 8022534:	681b      	ldr	r3, [r3, #0]
 8022536:	b29b      	uxth	r3, r3
 8022538:	461a      	mov	r2, r3
 802253a:	4613      	mov	r3, r2
 802253c:	005b      	lsls	r3, r3, #1
 802253e:	4413      	add	r3, r2
 8022540:	3b1e      	subs	r3, #30
 8022542:	2207      	movs	r2, #7
 8022544:	fa02 f303 	lsl.w	r3, r2, r3
 8022548:	43da      	mvns	r2, r3
 802254a:	687b      	ldr	r3, [r7, #4]
 802254c:	681b      	ldr	r3, [r3, #0]
 802254e:	400a      	ands	r2, r1
 8022550:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8022552:	687b      	ldr	r3, [r7, #4]
 8022554:	681b      	ldr	r3, [r3, #0]
 8022556:	68d9      	ldr	r1, [r3, #12]
 8022558:	683b      	ldr	r3, [r7, #0]
 802255a:	689a      	ldr	r2, [r3, #8]
 802255c:	683b      	ldr	r3, [r7, #0]
 802255e:	681b      	ldr	r3, [r3, #0]
 8022560:	b29b      	uxth	r3, r3
 8022562:	4618      	mov	r0, r3
 8022564:	4603      	mov	r3, r0
 8022566:	005b      	lsls	r3, r3, #1
 8022568:	4403      	add	r3, r0
 802256a:	3b1e      	subs	r3, #30
 802256c:	409a      	lsls	r2, r3
 802256e:	687b      	ldr	r3, [r7, #4]
 8022570:	681b      	ldr	r3, [r3, #0]
 8022572:	430a      	orrs	r2, r1
 8022574:	60da      	str	r2, [r3, #12]
 8022576:	e022      	b.n	80225be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8022578:	687b      	ldr	r3, [r7, #4]
 802257a:	681b      	ldr	r3, [r3, #0]
 802257c:	6919      	ldr	r1, [r3, #16]
 802257e:	683b      	ldr	r3, [r7, #0]
 8022580:	681b      	ldr	r3, [r3, #0]
 8022582:	b29b      	uxth	r3, r3
 8022584:	461a      	mov	r2, r3
 8022586:	4613      	mov	r3, r2
 8022588:	005b      	lsls	r3, r3, #1
 802258a:	4413      	add	r3, r2
 802258c:	2207      	movs	r2, #7
 802258e:	fa02 f303 	lsl.w	r3, r2, r3
 8022592:	43da      	mvns	r2, r3
 8022594:	687b      	ldr	r3, [r7, #4]
 8022596:	681b      	ldr	r3, [r3, #0]
 8022598:	400a      	ands	r2, r1
 802259a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 802259c:	687b      	ldr	r3, [r7, #4]
 802259e:	681b      	ldr	r3, [r3, #0]
 80225a0:	6919      	ldr	r1, [r3, #16]
 80225a2:	683b      	ldr	r3, [r7, #0]
 80225a4:	689a      	ldr	r2, [r3, #8]
 80225a6:	683b      	ldr	r3, [r7, #0]
 80225a8:	681b      	ldr	r3, [r3, #0]
 80225aa:	b29b      	uxth	r3, r3
 80225ac:	4618      	mov	r0, r3
 80225ae:	4603      	mov	r3, r0
 80225b0:	005b      	lsls	r3, r3, #1
 80225b2:	4403      	add	r3, r0
 80225b4:	409a      	lsls	r2, r3
 80225b6:	687b      	ldr	r3, [r7, #4]
 80225b8:	681b      	ldr	r3, [r3, #0]
 80225ba:	430a      	orrs	r2, r1
 80225bc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80225be:	683b      	ldr	r3, [r7, #0]
 80225c0:	685b      	ldr	r3, [r3, #4]
 80225c2:	2b06      	cmp	r3, #6
 80225c4:	d824      	bhi.n	8022610 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80225c6:	687b      	ldr	r3, [r7, #4]
 80225c8:	681b      	ldr	r3, [r3, #0]
 80225ca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80225cc:	683b      	ldr	r3, [r7, #0]
 80225ce:	685a      	ldr	r2, [r3, #4]
 80225d0:	4613      	mov	r3, r2
 80225d2:	009b      	lsls	r3, r3, #2
 80225d4:	4413      	add	r3, r2
 80225d6:	3b05      	subs	r3, #5
 80225d8:	221f      	movs	r2, #31
 80225da:	fa02 f303 	lsl.w	r3, r2, r3
 80225de:	43da      	mvns	r2, r3
 80225e0:	687b      	ldr	r3, [r7, #4]
 80225e2:	681b      	ldr	r3, [r3, #0]
 80225e4:	400a      	ands	r2, r1
 80225e6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80225e8:	687b      	ldr	r3, [r7, #4]
 80225ea:	681b      	ldr	r3, [r3, #0]
 80225ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80225ee:	683b      	ldr	r3, [r7, #0]
 80225f0:	681b      	ldr	r3, [r3, #0]
 80225f2:	b29b      	uxth	r3, r3
 80225f4:	4618      	mov	r0, r3
 80225f6:	683b      	ldr	r3, [r7, #0]
 80225f8:	685a      	ldr	r2, [r3, #4]
 80225fa:	4613      	mov	r3, r2
 80225fc:	009b      	lsls	r3, r3, #2
 80225fe:	4413      	add	r3, r2
 8022600:	3b05      	subs	r3, #5
 8022602:	fa00 f203 	lsl.w	r2, r0, r3
 8022606:	687b      	ldr	r3, [r7, #4]
 8022608:	681b      	ldr	r3, [r3, #0]
 802260a:	430a      	orrs	r2, r1
 802260c:	635a      	str	r2, [r3, #52]	; 0x34
 802260e:	e04c      	b.n	80226aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8022610:	683b      	ldr	r3, [r7, #0]
 8022612:	685b      	ldr	r3, [r3, #4]
 8022614:	2b0c      	cmp	r3, #12
 8022616:	d824      	bhi.n	8022662 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8022618:	687b      	ldr	r3, [r7, #4]
 802261a:	681b      	ldr	r3, [r3, #0]
 802261c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 802261e:	683b      	ldr	r3, [r7, #0]
 8022620:	685a      	ldr	r2, [r3, #4]
 8022622:	4613      	mov	r3, r2
 8022624:	009b      	lsls	r3, r3, #2
 8022626:	4413      	add	r3, r2
 8022628:	3b23      	subs	r3, #35	; 0x23
 802262a:	221f      	movs	r2, #31
 802262c:	fa02 f303 	lsl.w	r3, r2, r3
 8022630:	43da      	mvns	r2, r3
 8022632:	687b      	ldr	r3, [r7, #4]
 8022634:	681b      	ldr	r3, [r3, #0]
 8022636:	400a      	ands	r2, r1
 8022638:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 802263a:	687b      	ldr	r3, [r7, #4]
 802263c:	681b      	ldr	r3, [r3, #0]
 802263e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8022640:	683b      	ldr	r3, [r7, #0]
 8022642:	681b      	ldr	r3, [r3, #0]
 8022644:	b29b      	uxth	r3, r3
 8022646:	4618      	mov	r0, r3
 8022648:	683b      	ldr	r3, [r7, #0]
 802264a:	685a      	ldr	r2, [r3, #4]
 802264c:	4613      	mov	r3, r2
 802264e:	009b      	lsls	r3, r3, #2
 8022650:	4413      	add	r3, r2
 8022652:	3b23      	subs	r3, #35	; 0x23
 8022654:	fa00 f203 	lsl.w	r2, r0, r3
 8022658:	687b      	ldr	r3, [r7, #4]
 802265a:	681b      	ldr	r3, [r3, #0]
 802265c:	430a      	orrs	r2, r1
 802265e:	631a      	str	r2, [r3, #48]	; 0x30
 8022660:	e023      	b.n	80226aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8022662:	687b      	ldr	r3, [r7, #4]
 8022664:	681b      	ldr	r3, [r3, #0]
 8022666:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8022668:	683b      	ldr	r3, [r7, #0]
 802266a:	685a      	ldr	r2, [r3, #4]
 802266c:	4613      	mov	r3, r2
 802266e:	009b      	lsls	r3, r3, #2
 8022670:	4413      	add	r3, r2
 8022672:	3b41      	subs	r3, #65	; 0x41
 8022674:	221f      	movs	r2, #31
 8022676:	fa02 f303 	lsl.w	r3, r2, r3
 802267a:	43da      	mvns	r2, r3
 802267c:	687b      	ldr	r3, [r7, #4]
 802267e:	681b      	ldr	r3, [r3, #0]
 8022680:	400a      	ands	r2, r1
 8022682:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8022684:	687b      	ldr	r3, [r7, #4]
 8022686:	681b      	ldr	r3, [r3, #0]
 8022688:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802268a:	683b      	ldr	r3, [r7, #0]
 802268c:	681b      	ldr	r3, [r3, #0]
 802268e:	b29b      	uxth	r3, r3
 8022690:	4618      	mov	r0, r3
 8022692:	683b      	ldr	r3, [r7, #0]
 8022694:	685a      	ldr	r2, [r3, #4]
 8022696:	4613      	mov	r3, r2
 8022698:	009b      	lsls	r3, r3, #2
 802269a:	4413      	add	r3, r2
 802269c:	3b41      	subs	r3, #65	; 0x41
 802269e:	fa00 f203 	lsl.w	r2, r0, r3
 80226a2:	687b      	ldr	r3, [r7, #4]
 80226a4:	681b      	ldr	r3, [r3, #0]
 80226a6:	430a      	orrs	r2, r1
 80226a8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80226aa:	4b22      	ldr	r3, [pc, #136]	; (8022734 <HAL_ADC_ConfigChannel+0x234>)
 80226ac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80226ae:	687b      	ldr	r3, [r7, #4]
 80226b0:	681b      	ldr	r3, [r3, #0]
 80226b2:	4a21      	ldr	r2, [pc, #132]	; (8022738 <HAL_ADC_ConfigChannel+0x238>)
 80226b4:	4293      	cmp	r3, r2
 80226b6:	d109      	bne.n	80226cc <HAL_ADC_ConfigChannel+0x1cc>
 80226b8:	683b      	ldr	r3, [r7, #0]
 80226ba:	681b      	ldr	r3, [r3, #0]
 80226bc:	2b12      	cmp	r3, #18
 80226be:	d105      	bne.n	80226cc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80226c0:	68fb      	ldr	r3, [r7, #12]
 80226c2:	685b      	ldr	r3, [r3, #4]
 80226c4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80226c8:	68fb      	ldr	r3, [r7, #12]
 80226ca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80226cc:	687b      	ldr	r3, [r7, #4]
 80226ce:	681b      	ldr	r3, [r3, #0]
 80226d0:	4a19      	ldr	r2, [pc, #100]	; (8022738 <HAL_ADC_ConfigChannel+0x238>)
 80226d2:	4293      	cmp	r3, r2
 80226d4:	d123      	bne.n	802271e <HAL_ADC_ConfigChannel+0x21e>
 80226d6:	683b      	ldr	r3, [r7, #0]
 80226d8:	681b      	ldr	r3, [r3, #0]
 80226da:	2b10      	cmp	r3, #16
 80226dc:	d003      	beq.n	80226e6 <HAL_ADC_ConfigChannel+0x1e6>
 80226de:	683b      	ldr	r3, [r7, #0]
 80226e0:	681b      	ldr	r3, [r3, #0]
 80226e2:	2b11      	cmp	r3, #17
 80226e4:	d11b      	bne.n	802271e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80226e6:	68fb      	ldr	r3, [r7, #12]
 80226e8:	685b      	ldr	r3, [r3, #4]
 80226ea:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80226ee:	68fb      	ldr	r3, [r7, #12]
 80226f0:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80226f2:	683b      	ldr	r3, [r7, #0]
 80226f4:	681b      	ldr	r3, [r3, #0]
 80226f6:	2b10      	cmp	r3, #16
 80226f8:	d111      	bne.n	802271e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80226fa:	4b10      	ldr	r3, [pc, #64]	; (802273c <HAL_ADC_ConfigChannel+0x23c>)
 80226fc:	681b      	ldr	r3, [r3, #0]
 80226fe:	4a10      	ldr	r2, [pc, #64]	; (8022740 <HAL_ADC_ConfigChannel+0x240>)
 8022700:	fba2 2303 	umull	r2, r3, r2, r3
 8022704:	0c9a      	lsrs	r2, r3, #18
 8022706:	4613      	mov	r3, r2
 8022708:	009b      	lsls	r3, r3, #2
 802270a:	4413      	add	r3, r2
 802270c:	005b      	lsls	r3, r3, #1
 802270e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8022710:	e002      	b.n	8022718 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8022712:	68bb      	ldr	r3, [r7, #8]
 8022714:	3b01      	subs	r3, #1
 8022716:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8022718:	68bb      	ldr	r3, [r7, #8]
 802271a:	2b00      	cmp	r3, #0
 802271c:	d1f9      	bne.n	8022712 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 802271e:	687b      	ldr	r3, [r7, #4]
 8022720:	2200      	movs	r2, #0
 8022722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8022726:	2300      	movs	r3, #0
}
 8022728:	4618      	mov	r0, r3
 802272a:	3714      	adds	r7, #20
 802272c:	46bd      	mov	sp, r7
 802272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022732:	4770      	bx	lr
 8022734:	40012300 	.word	0x40012300
 8022738:	40012000 	.word	0x40012000
 802273c:	20000000 	.word	0x20000000
 8022740:	431bde83 	.word	0x431bde83

08022744 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8022744:	b480      	push	{r7}
 8022746:	b085      	sub	sp, #20
 8022748:	af00      	add	r7, sp, #0
 802274a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 802274c:	4b79      	ldr	r3, [pc, #484]	; (8022934 <ADC_Init+0x1f0>)
 802274e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8022750:	68fb      	ldr	r3, [r7, #12]
 8022752:	685b      	ldr	r3, [r3, #4]
 8022754:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8022758:	68fb      	ldr	r3, [r7, #12]
 802275a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 802275c:	68fb      	ldr	r3, [r7, #12]
 802275e:	685a      	ldr	r2, [r3, #4]
 8022760:	687b      	ldr	r3, [r7, #4]
 8022762:	685b      	ldr	r3, [r3, #4]
 8022764:	431a      	orrs	r2, r3
 8022766:	68fb      	ldr	r3, [r7, #12]
 8022768:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 802276a:	687b      	ldr	r3, [r7, #4]
 802276c:	681b      	ldr	r3, [r3, #0]
 802276e:	685a      	ldr	r2, [r3, #4]
 8022770:	687b      	ldr	r3, [r7, #4]
 8022772:	681b      	ldr	r3, [r3, #0]
 8022774:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8022778:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 802277a:	687b      	ldr	r3, [r7, #4]
 802277c:	681b      	ldr	r3, [r3, #0]
 802277e:	6859      	ldr	r1, [r3, #4]
 8022780:	687b      	ldr	r3, [r7, #4]
 8022782:	691b      	ldr	r3, [r3, #16]
 8022784:	021a      	lsls	r2, r3, #8
 8022786:	687b      	ldr	r3, [r7, #4]
 8022788:	681b      	ldr	r3, [r3, #0]
 802278a:	430a      	orrs	r2, r1
 802278c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 802278e:	687b      	ldr	r3, [r7, #4]
 8022790:	681b      	ldr	r3, [r3, #0]
 8022792:	685a      	ldr	r2, [r3, #4]
 8022794:	687b      	ldr	r3, [r7, #4]
 8022796:	681b      	ldr	r3, [r3, #0]
 8022798:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 802279c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 802279e:	687b      	ldr	r3, [r7, #4]
 80227a0:	681b      	ldr	r3, [r3, #0]
 80227a2:	6859      	ldr	r1, [r3, #4]
 80227a4:	687b      	ldr	r3, [r7, #4]
 80227a6:	689a      	ldr	r2, [r3, #8]
 80227a8:	687b      	ldr	r3, [r7, #4]
 80227aa:	681b      	ldr	r3, [r3, #0]
 80227ac:	430a      	orrs	r2, r1
 80227ae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80227b0:	687b      	ldr	r3, [r7, #4]
 80227b2:	681b      	ldr	r3, [r3, #0]
 80227b4:	689a      	ldr	r2, [r3, #8]
 80227b6:	687b      	ldr	r3, [r7, #4]
 80227b8:	681b      	ldr	r3, [r3, #0]
 80227ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80227be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80227c0:	687b      	ldr	r3, [r7, #4]
 80227c2:	681b      	ldr	r3, [r3, #0]
 80227c4:	6899      	ldr	r1, [r3, #8]
 80227c6:	687b      	ldr	r3, [r7, #4]
 80227c8:	68da      	ldr	r2, [r3, #12]
 80227ca:	687b      	ldr	r3, [r7, #4]
 80227cc:	681b      	ldr	r3, [r3, #0]
 80227ce:	430a      	orrs	r2, r1
 80227d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80227d2:	687b      	ldr	r3, [r7, #4]
 80227d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80227d6:	4a58      	ldr	r2, [pc, #352]	; (8022938 <ADC_Init+0x1f4>)
 80227d8:	4293      	cmp	r3, r2
 80227da:	d022      	beq.n	8022822 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80227dc:	687b      	ldr	r3, [r7, #4]
 80227de:	681b      	ldr	r3, [r3, #0]
 80227e0:	689a      	ldr	r2, [r3, #8]
 80227e2:	687b      	ldr	r3, [r7, #4]
 80227e4:	681b      	ldr	r3, [r3, #0]
 80227e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80227ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80227ec:	687b      	ldr	r3, [r7, #4]
 80227ee:	681b      	ldr	r3, [r3, #0]
 80227f0:	6899      	ldr	r1, [r3, #8]
 80227f2:	687b      	ldr	r3, [r7, #4]
 80227f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80227f6:	687b      	ldr	r3, [r7, #4]
 80227f8:	681b      	ldr	r3, [r3, #0]
 80227fa:	430a      	orrs	r2, r1
 80227fc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80227fe:	687b      	ldr	r3, [r7, #4]
 8022800:	681b      	ldr	r3, [r3, #0]
 8022802:	689a      	ldr	r2, [r3, #8]
 8022804:	687b      	ldr	r3, [r7, #4]
 8022806:	681b      	ldr	r3, [r3, #0]
 8022808:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 802280c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 802280e:	687b      	ldr	r3, [r7, #4]
 8022810:	681b      	ldr	r3, [r3, #0]
 8022812:	6899      	ldr	r1, [r3, #8]
 8022814:	687b      	ldr	r3, [r7, #4]
 8022816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022818:	687b      	ldr	r3, [r7, #4]
 802281a:	681b      	ldr	r3, [r3, #0]
 802281c:	430a      	orrs	r2, r1
 802281e:	609a      	str	r2, [r3, #8]
 8022820:	e00f      	b.n	8022842 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8022822:	687b      	ldr	r3, [r7, #4]
 8022824:	681b      	ldr	r3, [r3, #0]
 8022826:	689a      	ldr	r2, [r3, #8]
 8022828:	687b      	ldr	r3, [r7, #4]
 802282a:	681b      	ldr	r3, [r3, #0]
 802282c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8022830:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8022832:	687b      	ldr	r3, [r7, #4]
 8022834:	681b      	ldr	r3, [r3, #0]
 8022836:	689a      	ldr	r2, [r3, #8]
 8022838:	687b      	ldr	r3, [r7, #4]
 802283a:	681b      	ldr	r3, [r3, #0]
 802283c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8022840:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8022842:	687b      	ldr	r3, [r7, #4]
 8022844:	681b      	ldr	r3, [r3, #0]
 8022846:	689a      	ldr	r2, [r3, #8]
 8022848:	687b      	ldr	r3, [r7, #4]
 802284a:	681b      	ldr	r3, [r3, #0]
 802284c:	f022 0202 	bic.w	r2, r2, #2
 8022850:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8022852:	687b      	ldr	r3, [r7, #4]
 8022854:	681b      	ldr	r3, [r3, #0]
 8022856:	6899      	ldr	r1, [r3, #8]
 8022858:	687b      	ldr	r3, [r7, #4]
 802285a:	7e1b      	ldrb	r3, [r3, #24]
 802285c:	005a      	lsls	r2, r3, #1
 802285e:	687b      	ldr	r3, [r7, #4]
 8022860:	681b      	ldr	r3, [r3, #0]
 8022862:	430a      	orrs	r2, r1
 8022864:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8022866:	687b      	ldr	r3, [r7, #4]
 8022868:	f893 3020 	ldrb.w	r3, [r3, #32]
 802286c:	2b00      	cmp	r3, #0
 802286e:	d01b      	beq.n	80228a8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8022870:	687b      	ldr	r3, [r7, #4]
 8022872:	681b      	ldr	r3, [r3, #0]
 8022874:	685a      	ldr	r2, [r3, #4]
 8022876:	687b      	ldr	r3, [r7, #4]
 8022878:	681b      	ldr	r3, [r3, #0]
 802287a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 802287e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8022880:	687b      	ldr	r3, [r7, #4]
 8022882:	681b      	ldr	r3, [r3, #0]
 8022884:	685a      	ldr	r2, [r3, #4]
 8022886:	687b      	ldr	r3, [r7, #4]
 8022888:	681b      	ldr	r3, [r3, #0]
 802288a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 802288e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8022890:	687b      	ldr	r3, [r7, #4]
 8022892:	681b      	ldr	r3, [r3, #0]
 8022894:	6859      	ldr	r1, [r3, #4]
 8022896:	687b      	ldr	r3, [r7, #4]
 8022898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802289a:	3b01      	subs	r3, #1
 802289c:	035a      	lsls	r2, r3, #13
 802289e:	687b      	ldr	r3, [r7, #4]
 80228a0:	681b      	ldr	r3, [r3, #0]
 80228a2:	430a      	orrs	r2, r1
 80228a4:	605a      	str	r2, [r3, #4]
 80228a6:	e007      	b.n	80228b8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80228a8:	687b      	ldr	r3, [r7, #4]
 80228aa:	681b      	ldr	r3, [r3, #0]
 80228ac:	685a      	ldr	r2, [r3, #4]
 80228ae:	687b      	ldr	r3, [r7, #4]
 80228b0:	681b      	ldr	r3, [r3, #0]
 80228b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80228b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80228b8:	687b      	ldr	r3, [r7, #4]
 80228ba:	681b      	ldr	r3, [r3, #0]
 80228bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80228be:	687b      	ldr	r3, [r7, #4]
 80228c0:	681b      	ldr	r3, [r3, #0]
 80228c2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80228c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80228c8:	687b      	ldr	r3, [r7, #4]
 80228ca:	681b      	ldr	r3, [r3, #0]
 80228cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80228ce:	687b      	ldr	r3, [r7, #4]
 80228d0:	69db      	ldr	r3, [r3, #28]
 80228d2:	3b01      	subs	r3, #1
 80228d4:	051a      	lsls	r2, r3, #20
 80228d6:	687b      	ldr	r3, [r7, #4]
 80228d8:	681b      	ldr	r3, [r3, #0]
 80228da:	430a      	orrs	r2, r1
 80228dc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80228de:	687b      	ldr	r3, [r7, #4]
 80228e0:	681b      	ldr	r3, [r3, #0]
 80228e2:	689a      	ldr	r2, [r3, #8]
 80228e4:	687b      	ldr	r3, [r7, #4]
 80228e6:	681b      	ldr	r3, [r3, #0]
 80228e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80228ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80228ee:	687b      	ldr	r3, [r7, #4]
 80228f0:	681b      	ldr	r3, [r3, #0]
 80228f2:	6899      	ldr	r1, [r3, #8]
 80228f4:	687b      	ldr	r3, [r7, #4]
 80228f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80228fa:	025a      	lsls	r2, r3, #9
 80228fc:	687b      	ldr	r3, [r7, #4]
 80228fe:	681b      	ldr	r3, [r3, #0]
 8022900:	430a      	orrs	r2, r1
 8022902:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8022904:	687b      	ldr	r3, [r7, #4]
 8022906:	681b      	ldr	r3, [r3, #0]
 8022908:	689a      	ldr	r2, [r3, #8]
 802290a:	687b      	ldr	r3, [r7, #4]
 802290c:	681b      	ldr	r3, [r3, #0]
 802290e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8022912:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8022914:	687b      	ldr	r3, [r7, #4]
 8022916:	681b      	ldr	r3, [r3, #0]
 8022918:	6899      	ldr	r1, [r3, #8]
 802291a:	687b      	ldr	r3, [r7, #4]
 802291c:	695b      	ldr	r3, [r3, #20]
 802291e:	029a      	lsls	r2, r3, #10
 8022920:	687b      	ldr	r3, [r7, #4]
 8022922:	681b      	ldr	r3, [r3, #0]
 8022924:	430a      	orrs	r2, r1
 8022926:	609a      	str	r2, [r3, #8]
}
 8022928:	bf00      	nop
 802292a:	3714      	adds	r7, #20
 802292c:	46bd      	mov	sp, r7
 802292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022932:	4770      	bx	lr
 8022934:	40012300 	.word	0x40012300
 8022938:	0f000001 	.word	0x0f000001

0802293c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 802293c:	b580      	push	{r7, lr}
 802293e:	b084      	sub	sp, #16
 8022940:	af00      	add	r7, sp, #0
 8022942:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8022944:	687b      	ldr	r3, [r7, #4]
 8022946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022948:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 802294a:	68fb      	ldr	r3, [r7, #12]
 802294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802294e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8022952:	2b00      	cmp	r3, #0
 8022954:	d13c      	bne.n	80229d0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8022956:	68fb      	ldr	r3, [r7, #12]
 8022958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802295a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 802295e:	68fb      	ldr	r3, [r7, #12]
 8022960:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8022962:	68fb      	ldr	r3, [r7, #12]
 8022964:	681b      	ldr	r3, [r3, #0]
 8022966:	689b      	ldr	r3, [r3, #8]
 8022968:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802296c:	2b00      	cmp	r3, #0
 802296e:	d12b      	bne.n	80229c8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8022970:	68fb      	ldr	r3, [r7, #12]
 8022972:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8022974:	2b00      	cmp	r3, #0
 8022976:	d127      	bne.n	80229c8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8022978:	68fb      	ldr	r3, [r7, #12]
 802297a:	681b      	ldr	r3, [r3, #0]
 802297c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802297e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8022982:	2b00      	cmp	r3, #0
 8022984:	d006      	beq.n	8022994 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8022986:	68fb      	ldr	r3, [r7, #12]
 8022988:	681b      	ldr	r3, [r3, #0]
 802298a:	689b      	ldr	r3, [r3, #8]
 802298c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8022990:	2b00      	cmp	r3, #0
 8022992:	d119      	bne.n	80229c8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8022994:	68fb      	ldr	r3, [r7, #12]
 8022996:	681b      	ldr	r3, [r3, #0]
 8022998:	685a      	ldr	r2, [r3, #4]
 802299a:	68fb      	ldr	r3, [r7, #12]
 802299c:	681b      	ldr	r3, [r3, #0]
 802299e:	f022 0220 	bic.w	r2, r2, #32
 80229a2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80229a4:	68fb      	ldr	r3, [r7, #12]
 80229a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80229a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80229ac:	68fb      	ldr	r3, [r7, #12]
 80229ae:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80229b0:	68fb      	ldr	r3, [r7, #12]
 80229b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80229b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80229b8:	2b00      	cmp	r3, #0
 80229ba:	d105      	bne.n	80229c8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80229bc:	68fb      	ldr	r3, [r7, #12]
 80229be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80229c0:	f043 0201 	orr.w	r2, r3, #1
 80229c4:	68fb      	ldr	r3, [r7, #12]
 80229c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80229c8:	68f8      	ldr	r0, [r7, #12]
 80229ca:	f7ff fd7b 	bl	80224c4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80229ce:	e00e      	b.n	80229ee <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80229d0:	68fb      	ldr	r3, [r7, #12]
 80229d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80229d4:	f003 0310 	and.w	r3, r3, #16
 80229d8:	2b00      	cmp	r3, #0
 80229da:	d003      	beq.n	80229e4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80229dc:	68f8      	ldr	r0, [r7, #12]
 80229de:	f7ff fd85 	bl	80224ec <HAL_ADC_ErrorCallback>
}
 80229e2:	e004      	b.n	80229ee <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80229e4:	68fb      	ldr	r3, [r7, #12]
 80229e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80229e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80229ea:	6878      	ldr	r0, [r7, #4]
 80229ec:	4798      	blx	r3
}
 80229ee:	bf00      	nop
 80229f0:	3710      	adds	r7, #16
 80229f2:	46bd      	mov	sp, r7
 80229f4:	bd80      	pop	{r7, pc}

080229f6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80229f6:	b580      	push	{r7, lr}
 80229f8:	b084      	sub	sp, #16
 80229fa:	af00      	add	r7, sp, #0
 80229fc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80229fe:	687b      	ldr	r3, [r7, #4]
 8022a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022a02:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8022a04:	68f8      	ldr	r0, [r7, #12]
 8022a06:	f7ff fd67 	bl	80224d8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8022a0a:	bf00      	nop
 8022a0c:	3710      	adds	r7, #16
 8022a0e:	46bd      	mov	sp, r7
 8022a10:	bd80      	pop	{r7, pc}

08022a12 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8022a12:	b580      	push	{r7, lr}
 8022a14:	b084      	sub	sp, #16
 8022a16:	af00      	add	r7, sp, #0
 8022a18:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8022a1a:	687b      	ldr	r3, [r7, #4]
 8022a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022a1e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8022a20:	68fb      	ldr	r3, [r7, #12]
 8022a22:	2240      	movs	r2, #64	; 0x40
 8022a24:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8022a26:	68fb      	ldr	r3, [r7, #12]
 8022a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022a2a:	f043 0204 	orr.w	r2, r3, #4
 8022a2e:	68fb      	ldr	r3, [r7, #12]
 8022a30:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8022a32:	68f8      	ldr	r0, [r7, #12]
 8022a34:	f7ff fd5a 	bl	80224ec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8022a38:	bf00      	nop
 8022a3a:	3710      	adds	r7, #16
 8022a3c:	46bd      	mov	sp, r7
 8022a3e:	bd80      	pop	{r7, pc}

08022a40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8022a40:	b480      	push	{r7}
 8022a42:	b085      	sub	sp, #20
 8022a44:	af00      	add	r7, sp, #0
 8022a46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8022a48:	687b      	ldr	r3, [r7, #4]
 8022a4a:	f003 0307 	and.w	r3, r3, #7
 8022a4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8022a50:	4b0c      	ldr	r3, [pc, #48]	; (8022a84 <__NVIC_SetPriorityGrouping+0x44>)
 8022a52:	68db      	ldr	r3, [r3, #12]
 8022a54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8022a56:	68ba      	ldr	r2, [r7, #8]
 8022a58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8022a5c:	4013      	ands	r3, r2
 8022a5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8022a60:	68fb      	ldr	r3, [r7, #12]
 8022a62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8022a64:	68bb      	ldr	r3, [r7, #8]
 8022a66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8022a68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8022a6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8022a70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8022a72:	4a04      	ldr	r2, [pc, #16]	; (8022a84 <__NVIC_SetPriorityGrouping+0x44>)
 8022a74:	68bb      	ldr	r3, [r7, #8]
 8022a76:	60d3      	str	r3, [r2, #12]
}
 8022a78:	bf00      	nop
 8022a7a:	3714      	adds	r7, #20
 8022a7c:	46bd      	mov	sp, r7
 8022a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a82:	4770      	bx	lr
 8022a84:	e000ed00 	.word	0xe000ed00

08022a88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8022a88:	b480      	push	{r7}
 8022a8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8022a8c:	4b04      	ldr	r3, [pc, #16]	; (8022aa0 <__NVIC_GetPriorityGrouping+0x18>)
 8022a8e:	68db      	ldr	r3, [r3, #12]
 8022a90:	0a1b      	lsrs	r3, r3, #8
 8022a92:	f003 0307 	and.w	r3, r3, #7
}
 8022a96:	4618      	mov	r0, r3
 8022a98:	46bd      	mov	sp, r7
 8022a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a9e:	4770      	bx	lr
 8022aa0:	e000ed00 	.word	0xe000ed00

08022aa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8022aa4:	b480      	push	{r7}
 8022aa6:	b083      	sub	sp, #12
 8022aa8:	af00      	add	r7, sp, #0
 8022aaa:	4603      	mov	r3, r0
 8022aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8022aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8022ab2:	2b00      	cmp	r3, #0
 8022ab4:	db0b      	blt.n	8022ace <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8022ab6:	79fb      	ldrb	r3, [r7, #7]
 8022ab8:	f003 021f 	and.w	r2, r3, #31
 8022abc:	4907      	ldr	r1, [pc, #28]	; (8022adc <__NVIC_EnableIRQ+0x38>)
 8022abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8022ac2:	095b      	lsrs	r3, r3, #5
 8022ac4:	2001      	movs	r0, #1
 8022ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8022aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8022ace:	bf00      	nop
 8022ad0:	370c      	adds	r7, #12
 8022ad2:	46bd      	mov	sp, r7
 8022ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022ad8:	4770      	bx	lr
 8022ada:	bf00      	nop
 8022adc:	e000e100 	.word	0xe000e100

08022ae0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8022ae0:	b480      	push	{r7}
 8022ae2:	b083      	sub	sp, #12
 8022ae4:	af00      	add	r7, sp, #0
 8022ae6:	4603      	mov	r3, r0
 8022ae8:	6039      	str	r1, [r7, #0]
 8022aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8022aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8022af0:	2b00      	cmp	r3, #0
 8022af2:	db0a      	blt.n	8022b0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022af4:	683b      	ldr	r3, [r7, #0]
 8022af6:	b2da      	uxtb	r2, r3
 8022af8:	490c      	ldr	r1, [pc, #48]	; (8022b2c <__NVIC_SetPriority+0x4c>)
 8022afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8022afe:	0112      	lsls	r2, r2, #4
 8022b00:	b2d2      	uxtb	r2, r2
 8022b02:	440b      	add	r3, r1
 8022b04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8022b08:	e00a      	b.n	8022b20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022b0a:	683b      	ldr	r3, [r7, #0]
 8022b0c:	b2da      	uxtb	r2, r3
 8022b0e:	4908      	ldr	r1, [pc, #32]	; (8022b30 <__NVIC_SetPriority+0x50>)
 8022b10:	79fb      	ldrb	r3, [r7, #7]
 8022b12:	f003 030f 	and.w	r3, r3, #15
 8022b16:	3b04      	subs	r3, #4
 8022b18:	0112      	lsls	r2, r2, #4
 8022b1a:	b2d2      	uxtb	r2, r2
 8022b1c:	440b      	add	r3, r1
 8022b1e:	761a      	strb	r2, [r3, #24]
}
 8022b20:	bf00      	nop
 8022b22:	370c      	adds	r7, #12
 8022b24:	46bd      	mov	sp, r7
 8022b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022b2a:	4770      	bx	lr
 8022b2c:	e000e100 	.word	0xe000e100
 8022b30:	e000ed00 	.word	0xe000ed00

08022b34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8022b34:	b480      	push	{r7}
 8022b36:	b089      	sub	sp, #36	; 0x24
 8022b38:	af00      	add	r7, sp, #0
 8022b3a:	60f8      	str	r0, [r7, #12]
 8022b3c:	60b9      	str	r1, [r7, #8]
 8022b3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8022b40:	68fb      	ldr	r3, [r7, #12]
 8022b42:	f003 0307 	and.w	r3, r3, #7
 8022b46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8022b48:	69fb      	ldr	r3, [r7, #28]
 8022b4a:	f1c3 0307 	rsb	r3, r3, #7
 8022b4e:	2b04      	cmp	r3, #4
 8022b50:	bf28      	it	cs
 8022b52:	2304      	movcs	r3, #4
 8022b54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8022b56:	69fb      	ldr	r3, [r7, #28]
 8022b58:	3304      	adds	r3, #4
 8022b5a:	2b06      	cmp	r3, #6
 8022b5c:	d902      	bls.n	8022b64 <NVIC_EncodePriority+0x30>
 8022b5e:	69fb      	ldr	r3, [r7, #28]
 8022b60:	3b03      	subs	r3, #3
 8022b62:	e000      	b.n	8022b66 <NVIC_EncodePriority+0x32>
 8022b64:	2300      	movs	r3, #0
 8022b66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8022b68:	f04f 32ff 	mov.w	r2, #4294967295
 8022b6c:	69bb      	ldr	r3, [r7, #24]
 8022b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8022b72:	43da      	mvns	r2, r3
 8022b74:	68bb      	ldr	r3, [r7, #8]
 8022b76:	401a      	ands	r2, r3
 8022b78:	697b      	ldr	r3, [r7, #20]
 8022b7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8022b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8022b80:	697b      	ldr	r3, [r7, #20]
 8022b82:	fa01 f303 	lsl.w	r3, r1, r3
 8022b86:	43d9      	mvns	r1, r3
 8022b88:	687b      	ldr	r3, [r7, #4]
 8022b8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8022b8c:	4313      	orrs	r3, r2
         );
}
 8022b8e:	4618      	mov	r0, r3
 8022b90:	3724      	adds	r7, #36	; 0x24
 8022b92:	46bd      	mov	sp, r7
 8022b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022b98:	4770      	bx	lr
	...

08022b9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8022b9c:	b580      	push	{r7, lr}
 8022b9e:	b082      	sub	sp, #8
 8022ba0:	af00      	add	r7, sp, #0
 8022ba2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8022ba4:	687b      	ldr	r3, [r7, #4]
 8022ba6:	3b01      	subs	r3, #1
 8022ba8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8022bac:	d301      	bcc.n	8022bb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8022bae:	2301      	movs	r3, #1
 8022bb0:	e00f      	b.n	8022bd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8022bb2:	4a0a      	ldr	r2, [pc, #40]	; (8022bdc <SysTick_Config+0x40>)
 8022bb4:	687b      	ldr	r3, [r7, #4]
 8022bb6:	3b01      	subs	r3, #1
 8022bb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8022bba:	210f      	movs	r1, #15
 8022bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8022bc0:	f7ff ff8e 	bl	8022ae0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8022bc4:	4b05      	ldr	r3, [pc, #20]	; (8022bdc <SysTick_Config+0x40>)
 8022bc6:	2200      	movs	r2, #0
 8022bc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8022bca:	4b04      	ldr	r3, [pc, #16]	; (8022bdc <SysTick_Config+0x40>)
 8022bcc:	2207      	movs	r2, #7
 8022bce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8022bd0:	2300      	movs	r3, #0
}
 8022bd2:	4618      	mov	r0, r3
 8022bd4:	3708      	adds	r7, #8
 8022bd6:	46bd      	mov	sp, r7
 8022bd8:	bd80      	pop	{r7, pc}
 8022bda:	bf00      	nop
 8022bdc:	e000e010 	.word	0xe000e010

08022be0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8022be0:	b580      	push	{r7, lr}
 8022be2:	b082      	sub	sp, #8
 8022be4:	af00      	add	r7, sp, #0
 8022be6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8022be8:	6878      	ldr	r0, [r7, #4]
 8022bea:	f7ff ff29 	bl	8022a40 <__NVIC_SetPriorityGrouping>
}
 8022bee:	bf00      	nop
 8022bf0:	3708      	adds	r7, #8
 8022bf2:	46bd      	mov	sp, r7
 8022bf4:	bd80      	pop	{r7, pc}

08022bf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8022bf6:	b580      	push	{r7, lr}
 8022bf8:	b086      	sub	sp, #24
 8022bfa:	af00      	add	r7, sp, #0
 8022bfc:	4603      	mov	r3, r0
 8022bfe:	60b9      	str	r1, [r7, #8]
 8022c00:	607a      	str	r2, [r7, #4]
 8022c02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8022c04:	2300      	movs	r3, #0
 8022c06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8022c08:	f7ff ff3e 	bl	8022a88 <__NVIC_GetPriorityGrouping>
 8022c0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8022c0e:	687a      	ldr	r2, [r7, #4]
 8022c10:	68b9      	ldr	r1, [r7, #8]
 8022c12:	6978      	ldr	r0, [r7, #20]
 8022c14:	f7ff ff8e 	bl	8022b34 <NVIC_EncodePriority>
 8022c18:	4602      	mov	r2, r0
 8022c1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8022c1e:	4611      	mov	r1, r2
 8022c20:	4618      	mov	r0, r3
 8022c22:	f7ff ff5d 	bl	8022ae0 <__NVIC_SetPriority>
}
 8022c26:	bf00      	nop
 8022c28:	3718      	adds	r7, #24
 8022c2a:	46bd      	mov	sp, r7
 8022c2c:	bd80      	pop	{r7, pc}

08022c2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8022c2e:	b580      	push	{r7, lr}
 8022c30:	b082      	sub	sp, #8
 8022c32:	af00      	add	r7, sp, #0
 8022c34:	4603      	mov	r3, r0
 8022c36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8022c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8022c3c:	4618      	mov	r0, r3
 8022c3e:	f7ff ff31 	bl	8022aa4 <__NVIC_EnableIRQ>
}
 8022c42:	bf00      	nop
 8022c44:	3708      	adds	r7, #8
 8022c46:	46bd      	mov	sp, r7
 8022c48:	bd80      	pop	{r7, pc}

08022c4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8022c4a:	b580      	push	{r7, lr}
 8022c4c:	b082      	sub	sp, #8
 8022c4e:	af00      	add	r7, sp, #0
 8022c50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8022c52:	6878      	ldr	r0, [r7, #4]
 8022c54:	f7ff ffa2 	bl	8022b9c <SysTick_Config>
 8022c58:	4603      	mov	r3, r0
}
 8022c5a:	4618      	mov	r0, r3
 8022c5c:	3708      	adds	r7, #8
 8022c5e:	46bd      	mov	sp, r7
 8022c60:	bd80      	pop	{r7, pc}
	...

08022c64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8022c64:	b580      	push	{r7, lr}
 8022c66:	b086      	sub	sp, #24
 8022c68:	af00      	add	r7, sp, #0
 8022c6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8022c6c:	2300      	movs	r3, #0
 8022c6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8022c70:	f7ff fac4 	bl	80221fc <HAL_GetTick>
 8022c74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8022c76:	687b      	ldr	r3, [r7, #4]
 8022c78:	2b00      	cmp	r3, #0
 8022c7a:	d101      	bne.n	8022c80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8022c7c:	2301      	movs	r3, #1
 8022c7e:	e099      	b.n	8022db4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8022c80:	687b      	ldr	r3, [r7, #4]
 8022c82:	2200      	movs	r2, #0
 8022c84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8022c88:	687b      	ldr	r3, [r7, #4]
 8022c8a:	2202      	movs	r2, #2
 8022c8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8022c90:	687b      	ldr	r3, [r7, #4]
 8022c92:	681b      	ldr	r3, [r3, #0]
 8022c94:	681a      	ldr	r2, [r3, #0]
 8022c96:	687b      	ldr	r3, [r7, #4]
 8022c98:	681b      	ldr	r3, [r3, #0]
 8022c9a:	f022 0201 	bic.w	r2, r2, #1
 8022c9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8022ca0:	e00f      	b.n	8022cc2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8022ca2:	f7ff faab 	bl	80221fc <HAL_GetTick>
 8022ca6:	4602      	mov	r2, r0
 8022ca8:	693b      	ldr	r3, [r7, #16]
 8022caa:	1ad3      	subs	r3, r2, r3
 8022cac:	2b05      	cmp	r3, #5
 8022cae:	d908      	bls.n	8022cc2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8022cb0:	687b      	ldr	r3, [r7, #4]
 8022cb2:	2220      	movs	r2, #32
 8022cb4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8022cb6:	687b      	ldr	r3, [r7, #4]
 8022cb8:	2203      	movs	r2, #3
 8022cba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8022cbe:	2303      	movs	r3, #3
 8022cc0:	e078      	b.n	8022db4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8022cc2:	687b      	ldr	r3, [r7, #4]
 8022cc4:	681b      	ldr	r3, [r3, #0]
 8022cc6:	681b      	ldr	r3, [r3, #0]
 8022cc8:	f003 0301 	and.w	r3, r3, #1
 8022ccc:	2b00      	cmp	r3, #0
 8022cce:	d1e8      	bne.n	8022ca2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8022cd0:	687b      	ldr	r3, [r7, #4]
 8022cd2:	681b      	ldr	r3, [r3, #0]
 8022cd4:	681b      	ldr	r3, [r3, #0]
 8022cd6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8022cd8:	697a      	ldr	r2, [r7, #20]
 8022cda:	4b38      	ldr	r3, [pc, #224]	; (8022dbc <HAL_DMA_Init+0x158>)
 8022cdc:	4013      	ands	r3, r2
 8022cde:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8022ce0:	687b      	ldr	r3, [r7, #4]
 8022ce2:	685a      	ldr	r2, [r3, #4]
 8022ce4:	687b      	ldr	r3, [r7, #4]
 8022ce6:	689b      	ldr	r3, [r3, #8]
 8022ce8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8022cea:	687b      	ldr	r3, [r7, #4]
 8022cec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8022cee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8022cf0:	687b      	ldr	r3, [r7, #4]
 8022cf2:	691b      	ldr	r3, [r3, #16]
 8022cf4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8022cf6:	687b      	ldr	r3, [r7, #4]
 8022cf8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8022cfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8022cfc:	687b      	ldr	r3, [r7, #4]
 8022cfe:	699b      	ldr	r3, [r3, #24]
 8022d00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8022d02:	687b      	ldr	r3, [r7, #4]
 8022d04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8022d06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8022d08:	687b      	ldr	r3, [r7, #4]
 8022d0a:	6a1b      	ldr	r3, [r3, #32]
 8022d0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8022d0e:	697a      	ldr	r2, [r7, #20]
 8022d10:	4313      	orrs	r3, r2
 8022d12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8022d14:	687b      	ldr	r3, [r7, #4]
 8022d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8022d18:	2b04      	cmp	r3, #4
 8022d1a:	d107      	bne.n	8022d2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8022d1c:	687b      	ldr	r3, [r7, #4]
 8022d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022d20:	687b      	ldr	r3, [r7, #4]
 8022d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022d24:	4313      	orrs	r3, r2
 8022d26:	697a      	ldr	r2, [r7, #20]
 8022d28:	4313      	orrs	r3, r2
 8022d2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8022d2c:	687b      	ldr	r3, [r7, #4]
 8022d2e:	681b      	ldr	r3, [r3, #0]
 8022d30:	697a      	ldr	r2, [r7, #20]
 8022d32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8022d34:	687b      	ldr	r3, [r7, #4]
 8022d36:	681b      	ldr	r3, [r3, #0]
 8022d38:	695b      	ldr	r3, [r3, #20]
 8022d3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8022d3c:	697b      	ldr	r3, [r7, #20]
 8022d3e:	f023 0307 	bic.w	r3, r3, #7
 8022d42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8022d44:	687b      	ldr	r3, [r7, #4]
 8022d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8022d48:	697a      	ldr	r2, [r7, #20]
 8022d4a:	4313      	orrs	r3, r2
 8022d4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8022d4e:	687b      	ldr	r3, [r7, #4]
 8022d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8022d52:	2b04      	cmp	r3, #4
 8022d54:	d117      	bne.n	8022d86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8022d56:	687b      	ldr	r3, [r7, #4]
 8022d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022d5a:	697a      	ldr	r2, [r7, #20]
 8022d5c:	4313      	orrs	r3, r2
 8022d5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8022d60:	687b      	ldr	r3, [r7, #4]
 8022d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022d64:	2b00      	cmp	r3, #0
 8022d66:	d00e      	beq.n	8022d86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8022d68:	6878      	ldr	r0, [r7, #4]
 8022d6a:	f000 fa6f 	bl	802324c <DMA_CheckFifoParam>
 8022d6e:	4603      	mov	r3, r0
 8022d70:	2b00      	cmp	r3, #0
 8022d72:	d008      	beq.n	8022d86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8022d74:	687b      	ldr	r3, [r7, #4]
 8022d76:	2240      	movs	r2, #64	; 0x40
 8022d78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8022d7a:	687b      	ldr	r3, [r7, #4]
 8022d7c:	2201      	movs	r2, #1
 8022d7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8022d82:	2301      	movs	r3, #1
 8022d84:	e016      	b.n	8022db4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8022d86:	687b      	ldr	r3, [r7, #4]
 8022d88:	681b      	ldr	r3, [r3, #0]
 8022d8a:	697a      	ldr	r2, [r7, #20]
 8022d8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8022d8e:	6878      	ldr	r0, [r7, #4]
 8022d90:	f000 fa26 	bl	80231e0 <DMA_CalcBaseAndBitshift>
 8022d94:	4603      	mov	r3, r0
 8022d96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8022d98:	687b      	ldr	r3, [r7, #4]
 8022d9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022d9c:	223f      	movs	r2, #63	; 0x3f
 8022d9e:	409a      	lsls	r2, r3
 8022da0:	68fb      	ldr	r3, [r7, #12]
 8022da2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8022da4:	687b      	ldr	r3, [r7, #4]
 8022da6:	2200      	movs	r2, #0
 8022da8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8022daa:	687b      	ldr	r3, [r7, #4]
 8022dac:	2201      	movs	r2, #1
 8022dae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8022db2:	2300      	movs	r3, #0
}
 8022db4:	4618      	mov	r0, r3
 8022db6:	3718      	adds	r7, #24
 8022db8:	46bd      	mov	sp, r7
 8022dba:	bd80      	pop	{r7, pc}
 8022dbc:	f010803f 	.word	0xf010803f

08022dc0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8022dc0:	b580      	push	{r7, lr}
 8022dc2:	b086      	sub	sp, #24
 8022dc4:	af00      	add	r7, sp, #0
 8022dc6:	60f8      	str	r0, [r7, #12]
 8022dc8:	60b9      	str	r1, [r7, #8]
 8022dca:	607a      	str	r2, [r7, #4]
 8022dcc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8022dce:	2300      	movs	r3, #0
 8022dd0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8022dd2:	68fb      	ldr	r3, [r7, #12]
 8022dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8022dd6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8022dd8:	68fb      	ldr	r3, [r7, #12]
 8022dda:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8022dde:	2b01      	cmp	r3, #1
 8022de0:	d101      	bne.n	8022de6 <HAL_DMA_Start_IT+0x26>
 8022de2:	2302      	movs	r3, #2
 8022de4:	e040      	b.n	8022e68 <HAL_DMA_Start_IT+0xa8>
 8022de6:	68fb      	ldr	r3, [r7, #12]
 8022de8:	2201      	movs	r2, #1
 8022dea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8022dee:	68fb      	ldr	r3, [r7, #12]
 8022df0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8022df4:	b2db      	uxtb	r3, r3
 8022df6:	2b01      	cmp	r3, #1
 8022df8:	d12f      	bne.n	8022e5a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8022dfa:	68fb      	ldr	r3, [r7, #12]
 8022dfc:	2202      	movs	r2, #2
 8022dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8022e02:	68fb      	ldr	r3, [r7, #12]
 8022e04:	2200      	movs	r2, #0
 8022e06:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8022e08:	683b      	ldr	r3, [r7, #0]
 8022e0a:	687a      	ldr	r2, [r7, #4]
 8022e0c:	68b9      	ldr	r1, [r7, #8]
 8022e0e:	68f8      	ldr	r0, [r7, #12]
 8022e10:	f000 f9b8 	bl	8023184 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8022e14:	68fb      	ldr	r3, [r7, #12]
 8022e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022e18:	223f      	movs	r2, #63	; 0x3f
 8022e1a:	409a      	lsls	r2, r3
 8022e1c:	693b      	ldr	r3, [r7, #16]
 8022e1e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8022e20:	68fb      	ldr	r3, [r7, #12]
 8022e22:	681b      	ldr	r3, [r3, #0]
 8022e24:	681a      	ldr	r2, [r3, #0]
 8022e26:	68fb      	ldr	r3, [r7, #12]
 8022e28:	681b      	ldr	r3, [r3, #0]
 8022e2a:	f042 0216 	orr.w	r2, r2, #22
 8022e2e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8022e30:	68fb      	ldr	r3, [r7, #12]
 8022e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022e34:	2b00      	cmp	r3, #0
 8022e36:	d007      	beq.n	8022e48 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8022e38:	68fb      	ldr	r3, [r7, #12]
 8022e3a:	681b      	ldr	r3, [r3, #0]
 8022e3c:	681a      	ldr	r2, [r3, #0]
 8022e3e:	68fb      	ldr	r3, [r7, #12]
 8022e40:	681b      	ldr	r3, [r3, #0]
 8022e42:	f042 0208 	orr.w	r2, r2, #8
 8022e46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8022e48:	68fb      	ldr	r3, [r7, #12]
 8022e4a:	681b      	ldr	r3, [r3, #0]
 8022e4c:	681a      	ldr	r2, [r3, #0]
 8022e4e:	68fb      	ldr	r3, [r7, #12]
 8022e50:	681b      	ldr	r3, [r3, #0]
 8022e52:	f042 0201 	orr.w	r2, r2, #1
 8022e56:	601a      	str	r2, [r3, #0]
 8022e58:	e005      	b.n	8022e66 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8022e5a:	68fb      	ldr	r3, [r7, #12]
 8022e5c:	2200      	movs	r2, #0
 8022e5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8022e62:	2302      	movs	r3, #2
 8022e64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8022e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8022e68:	4618      	mov	r0, r3
 8022e6a:	3718      	adds	r7, #24
 8022e6c:	46bd      	mov	sp, r7
 8022e6e:	bd80      	pop	{r7, pc}

08022e70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8022e70:	b580      	push	{r7, lr}
 8022e72:	b086      	sub	sp, #24
 8022e74:	af00      	add	r7, sp, #0
 8022e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8022e78:	2300      	movs	r3, #0
 8022e7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8022e7c:	4b92      	ldr	r3, [pc, #584]	; (80230c8 <HAL_DMA_IRQHandler+0x258>)
 8022e7e:	681b      	ldr	r3, [r3, #0]
 8022e80:	4a92      	ldr	r2, [pc, #584]	; (80230cc <HAL_DMA_IRQHandler+0x25c>)
 8022e82:	fba2 2303 	umull	r2, r3, r2, r3
 8022e86:	0a9b      	lsrs	r3, r3, #10
 8022e88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8022e8a:	687b      	ldr	r3, [r7, #4]
 8022e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8022e8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8022e90:	693b      	ldr	r3, [r7, #16]
 8022e92:	681b      	ldr	r3, [r3, #0]
 8022e94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8022e96:	687b      	ldr	r3, [r7, #4]
 8022e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022e9a:	2208      	movs	r2, #8
 8022e9c:	409a      	lsls	r2, r3
 8022e9e:	68fb      	ldr	r3, [r7, #12]
 8022ea0:	4013      	ands	r3, r2
 8022ea2:	2b00      	cmp	r3, #0
 8022ea4:	d01a      	beq.n	8022edc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8022ea6:	687b      	ldr	r3, [r7, #4]
 8022ea8:	681b      	ldr	r3, [r3, #0]
 8022eaa:	681b      	ldr	r3, [r3, #0]
 8022eac:	f003 0304 	and.w	r3, r3, #4
 8022eb0:	2b00      	cmp	r3, #0
 8022eb2:	d013      	beq.n	8022edc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8022eb4:	687b      	ldr	r3, [r7, #4]
 8022eb6:	681b      	ldr	r3, [r3, #0]
 8022eb8:	681a      	ldr	r2, [r3, #0]
 8022eba:	687b      	ldr	r3, [r7, #4]
 8022ebc:	681b      	ldr	r3, [r3, #0]
 8022ebe:	f022 0204 	bic.w	r2, r2, #4
 8022ec2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8022ec4:	687b      	ldr	r3, [r7, #4]
 8022ec6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022ec8:	2208      	movs	r2, #8
 8022eca:	409a      	lsls	r2, r3
 8022ecc:	693b      	ldr	r3, [r7, #16]
 8022ece:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8022ed0:	687b      	ldr	r3, [r7, #4]
 8022ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8022ed4:	f043 0201 	orr.w	r2, r3, #1
 8022ed8:	687b      	ldr	r3, [r7, #4]
 8022eda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8022edc:	687b      	ldr	r3, [r7, #4]
 8022ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022ee0:	2201      	movs	r2, #1
 8022ee2:	409a      	lsls	r2, r3
 8022ee4:	68fb      	ldr	r3, [r7, #12]
 8022ee6:	4013      	ands	r3, r2
 8022ee8:	2b00      	cmp	r3, #0
 8022eea:	d012      	beq.n	8022f12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8022eec:	687b      	ldr	r3, [r7, #4]
 8022eee:	681b      	ldr	r3, [r3, #0]
 8022ef0:	695b      	ldr	r3, [r3, #20]
 8022ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8022ef6:	2b00      	cmp	r3, #0
 8022ef8:	d00b      	beq.n	8022f12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8022efa:	687b      	ldr	r3, [r7, #4]
 8022efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022efe:	2201      	movs	r2, #1
 8022f00:	409a      	lsls	r2, r3
 8022f02:	693b      	ldr	r3, [r7, #16]
 8022f04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8022f06:	687b      	ldr	r3, [r7, #4]
 8022f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8022f0a:	f043 0202 	orr.w	r2, r3, #2
 8022f0e:	687b      	ldr	r3, [r7, #4]
 8022f10:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8022f12:	687b      	ldr	r3, [r7, #4]
 8022f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022f16:	2204      	movs	r2, #4
 8022f18:	409a      	lsls	r2, r3
 8022f1a:	68fb      	ldr	r3, [r7, #12]
 8022f1c:	4013      	ands	r3, r2
 8022f1e:	2b00      	cmp	r3, #0
 8022f20:	d012      	beq.n	8022f48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8022f22:	687b      	ldr	r3, [r7, #4]
 8022f24:	681b      	ldr	r3, [r3, #0]
 8022f26:	681b      	ldr	r3, [r3, #0]
 8022f28:	f003 0302 	and.w	r3, r3, #2
 8022f2c:	2b00      	cmp	r3, #0
 8022f2e:	d00b      	beq.n	8022f48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8022f30:	687b      	ldr	r3, [r7, #4]
 8022f32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022f34:	2204      	movs	r2, #4
 8022f36:	409a      	lsls	r2, r3
 8022f38:	693b      	ldr	r3, [r7, #16]
 8022f3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8022f3c:	687b      	ldr	r3, [r7, #4]
 8022f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8022f40:	f043 0204 	orr.w	r2, r3, #4
 8022f44:	687b      	ldr	r3, [r7, #4]
 8022f46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8022f48:	687b      	ldr	r3, [r7, #4]
 8022f4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022f4c:	2210      	movs	r2, #16
 8022f4e:	409a      	lsls	r2, r3
 8022f50:	68fb      	ldr	r3, [r7, #12]
 8022f52:	4013      	ands	r3, r2
 8022f54:	2b00      	cmp	r3, #0
 8022f56:	d043      	beq.n	8022fe0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8022f58:	687b      	ldr	r3, [r7, #4]
 8022f5a:	681b      	ldr	r3, [r3, #0]
 8022f5c:	681b      	ldr	r3, [r3, #0]
 8022f5e:	f003 0308 	and.w	r3, r3, #8
 8022f62:	2b00      	cmp	r3, #0
 8022f64:	d03c      	beq.n	8022fe0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8022f66:	687b      	ldr	r3, [r7, #4]
 8022f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022f6a:	2210      	movs	r2, #16
 8022f6c:	409a      	lsls	r2, r3
 8022f6e:	693b      	ldr	r3, [r7, #16]
 8022f70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8022f72:	687b      	ldr	r3, [r7, #4]
 8022f74:	681b      	ldr	r3, [r3, #0]
 8022f76:	681b      	ldr	r3, [r3, #0]
 8022f78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8022f7c:	2b00      	cmp	r3, #0
 8022f7e:	d018      	beq.n	8022fb2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8022f80:	687b      	ldr	r3, [r7, #4]
 8022f82:	681b      	ldr	r3, [r3, #0]
 8022f84:	681b      	ldr	r3, [r3, #0]
 8022f86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8022f8a:	2b00      	cmp	r3, #0
 8022f8c:	d108      	bne.n	8022fa0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8022f8e:	687b      	ldr	r3, [r7, #4]
 8022f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022f92:	2b00      	cmp	r3, #0
 8022f94:	d024      	beq.n	8022fe0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8022f96:	687b      	ldr	r3, [r7, #4]
 8022f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022f9a:	6878      	ldr	r0, [r7, #4]
 8022f9c:	4798      	blx	r3
 8022f9e:	e01f      	b.n	8022fe0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8022fa0:	687b      	ldr	r3, [r7, #4]
 8022fa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022fa4:	2b00      	cmp	r3, #0
 8022fa6:	d01b      	beq.n	8022fe0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8022fa8:	687b      	ldr	r3, [r7, #4]
 8022faa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022fac:	6878      	ldr	r0, [r7, #4]
 8022fae:	4798      	blx	r3
 8022fb0:	e016      	b.n	8022fe0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8022fb2:	687b      	ldr	r3, [r7, #4]
 8022fb4:	681b      	ldr	r3, [r3, #0]
 8022fb6:	681b      	ldr	r3, [r3, #0]
 8022fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8022fbc:	2b00      	cmp	r3, #0
 8022fbe:	d107      	bne.n	8022fd0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8022fc0:	687b      	ldr	r3, [r7, #4]
 8022fc2:	681b      	ldr	r3, [r3, #0]
 8022fc4:	681a      	ldr	r2, [r3, #0]
 8022fc6:	687b      	ldr	r3, [r7, #4]
 8022fc8:	681b      	ldr	r3, [r3, #0]
 8022fca:	f022 0208 	bic.w	r2, r2, #8
 8022fce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8022fd0:	687b      	ldr	r3, [r7, #4]
 8022fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022fd4:	2b00      	cmp	r3, #0
 8022fd6:	d003      	beq.n	8022fe0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8022fd8:	687b      	ldr	r3, [r7, #4]
 8022fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022fdc:	6878      	ldr	r0, [r7, #4]
 8022fde:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8022fe0:	687b      	ldr	r3, [r7, #4]
 8022fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8022fe4:	2220      	movs	r2, #32
 8022fe6:	409a      	lsls	r2, r3
 8022fe8:	68fb      	ldr	r3, [r7, #12]
 8022fea:	4013      	ands	r3, r2
 8022fec:	2b00      	cmp	r3, #0
 8022fee:	f000 808e 	beq.w	802310e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8022ff2:	687b      	ldr	r3, [r7, #4]
 8022ff4:	681b      	ldr	r3, [r3, #0]
 8022ff6:	681b      	ldr	r3, [r3, #0]
 8022ff8:	f003 0310 	and.w	r3, r3, #16
 8022ffc:	2b00      	cmp	r3, #0
 8022ffe:	f000 8086 	beq.w	802310e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8023002:	687b      	ldr	r3, [r7, #4]
 8023004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023006:	2220      	movs	r2, #32
 8023008:	409a      	lsls	r2, r3
 802300a:	693b      	ldr	r3, [r7, #16]
 802300c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 802300e:	687b      	ldr	r3, [r7, #4]
 8023010:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8023014:	b2db      	uxtb	r3, r3
 8023016:	2b05      	cmp	r3, #5
 8023018:	d136      	bne.n	8023088 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 802301a:	687b      	ldr	r3, [r7, #4]
 802301c:	681b      	ldr	r3, [r3, #0]
 802301e:	681a      	ldr	r2, [r3, #0]
 8023020:	687b      	ldr	r3, [r7, #4]
 8023022:	681b      	ldr	r3, [r3, #0]
 8023024:	f022 0216 	bic.w	r2, r2, #22
 8023028:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 802302a:	687b      	ldr	r3, [r7, #4]
 802302c:	681b      	ldr	r3, [r3, #0]
 802302e:	695a      	ldr	r2, [r3, #20]
 8023030:	687b      	ldr	r3, [r7, #4]
 8023032:	681b      	ldr	r3, [r3, #0]
 8023034:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8023038:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 802303a:	687b      	ldr	r3, [r7, #4]
 802303c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802303e:	2b00      	cmp	r3, #0
 8023040:	d103      	bne.n	802304a <HAL_DMA_IRQHandler+0x1da>
 8023042:	687b      	ldr	r3, [r7, #4]
 8023044:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8023046:	2b00      	cmp	r3, #0
 8023048:	d007      	beq.n	802305a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802304a:	687b      	ldr	r3, [r7, #4]
 802304c:	681b      	ldr	r3, [r3, #0]
 802304e:	681a      	ldr	r2, [r3, #0]
 8023050:	687b      	ldr	r3, [r7, #4]
 8023052:	681b      	ldr	r3, [r3, #0]
 8023054:	f022 0208 	bic.w	r2, r2, #8
 8023058:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 802305a:	687b      	ldr	r3, [r7, #4]
 802305c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802305e:	223f      	movs	r2, #63	; 0x3f
 8023060:	409a      	lsls	r2, r3
 8023062:	693b      	ldr	r3, [r7, #16]
 8023064:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8023066:	687b      	ldr	r3, [r7, #4]
 8023068:	2200      	movs	r2, #0
 802306a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 802306e:	687b      	ldr	r3, [r7, #4]
 8023070:	2201      	movs	r2, #1
 8023072:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8023076:	687b      	ldr	r3, [r7, #4]
 8023078:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802307a:	2b00      	cmp	r3, #0
 802307c:	d07d      	beq.n	802317a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 802307e:	687b      	ldr	r3, [r7, #4]
 8023080:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8023082:	6878      	ldr	r0, [r7, #4]
 8023084:	4798      	blx	r3
        }
        return;
 8023086:	e078      	b.n	802317a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8023088:	687b      	ldr	r3, [r7, #4]
 802308a:	681b      	ldr	r3, [r3, #0]
 802308c:	681b      	ldr	r3, [r3, #0]
 802308e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8023092:	2b00      	cmp	r3, #0
 8023094:	d01c      	beq.n	80230d0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8023096:	687b      	ldr	r3, [r7, #4]
 8023098:	681b      	ldr	r3, [r3, #0]
 802309a:	681b      	ldr	r3, [r3, #0]
 802309c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80230a0:	2b00      	cmp	r3, #0
 80230a2:	d108      	bne.n	80230b6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80230a4:	687b      	ldr	r3, [r7, #4]
 80230a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80230a8:	2b00      	cmp	r3, #0
 80230aa:	d030      	beq.n	802310e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80230ac:	687b      	ldr	r3, [r7, #4]
 80230ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80230b0:	6878      	ldr	r0, [r7, #4]
 80230b2:	4798      	blx	r3
 80230b4:	e02b      	b.n	802310e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80230b6:	687b      	ldr	r3, [r7, #4]
 80230b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80230ba:	2b00      	cmp	r3, #0
 80230bc:	d027      	beq.n	802310e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80230be:	687b      	ldr	r3, [r7, #4]
 80230c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80230c2:	6878      	ldr	r0, [r7, #4]
 80230c4:	4798      	blx	r3
 80230c6:	e022      	b.n	802310e <HAL_DMA_IRQHandler+0x29e>
 80230c8:	20000000 	.word	0x20000000
 80230cc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80230d0:	687b      	ldr	r3, [r7, #4]
 80230d2:	681b      	ldr	r3, [r3, #0]
 80230d4:	681b      	ldr	r3, [r3, #0]
 80230d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80230da:	2b00      	cmp	r3, #0
 80230dc:	d10f      	bne.n	80230fe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80230de:	687b      	ldr	r3, [r7, #4]
 80230e0:	681b      	ldr	r3, [r3, #0]
 80230e2:	681a      	ldr	r2, [r3, #0]
 80230e4:	687b      	ldr	r3, [r7, #4]
 80230e6:	681b      	ldr	r3, [r3, #0]
 80230e8:	f022 0210 	bic.w	r2, r2, #16
 80230ec:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80230ee:	687b      	ldr	r3, [r7, #4]
 80230f0:	2200      	movs	r2, #0
 80230f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80230f6:	687b      	ldr	r3, [r7, #4]
 80230f8:	2201      	movs	r2, #1
 80230fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80230fe:	687b      	ldr	r3, [r7, #4]
 8023100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023102:	2b00      	cmp	r3, #0
 8023104:	d003      	beq.n	802310e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8023106:	687b      	ldr	r3, [r7, #4]
 8023108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802310a:	6878      	ldr	r0, [r7, #4]
 802310c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 802310e:	687b      	ldr	r3, [r7, #4]
 8023110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8023112:	2b00      	cmp	r3, #0
 8023114:	d032      	beq.n	802317c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8023116:	687b      	ldr	r3, [r7, #4]
 8023118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802311a:	f003 0301 	and.w	r3, r3, #1
 802311e:	2b00      	cmp	r3, #0
 8023120:	d022      	beq.n	8023168 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8023122:	687b      	ldr	r3, [r7, #4]
 8023124:	2205      	movs	r2, #5
 8023126:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 802312a:	687b      	ldr	r3, [r7, #4]
 802312c:	681b      	ldr	r3, [r3, #0]
 802312e:	681a      	ldr	r2, [r3, #0]
 8023130:	687b      	ldr	r3, [r7, #4]
 8023132:	681b      	ldr	r3, [r3, #0]
 8023134:	f022 0201 	bic.w	r2, r2, #1
 8023138:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 802313a:	68bb      	ldr	r3, [r7, #8]
 802313c:	3301      	adds	r3, #1
 802313e:	60bb      	str	r3, [r7, #8]
 8023140:	697a      	ldr	r2, [r7, #20]
 8023142:	429a      	cmp	r2, r3
 8023144:	d307      	bcc.n	8023156 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8023146:	687b      	ldr	r3, [r7, #4]
 8023148:	681b      	ldr	r3, [r3, #0]
 802314a:	681b      	ldr	r3, [r3, #0]
 802314c:	f003 0301 	and.w	r3, r3, #1
 8023150:	2b00      	cmp	r3, #0
 8023152:	d1f2      	bne.n	802313a <HAL_DMA_IRQHandler+0x2ca>
 8023154:	e000      	b.n	8023158 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8023156:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8023158:	687b      	ldr	r3, [r7, #4]
 802315a:	2200      	movs	r2, #0
 802315c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8023160:	687b      	ldr	r3, [r7, #4]
 8023162:	2201      	movs	r2, #1
 8023164:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8023168:	687b      	ldr	r3, [r7, #4]
 802316a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802316c:	2b00      	cmp	r3, #0
 802316e:	d005      	beq.n	802317c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8023170:	687b      	ldr	r3, [r7, #4]
 8023172:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8023174:	6878      	ldr	r0, [r7, #4]
 8023176:	4798      	blx	r3
 8023178:	e000      	b.n	802317c <HAL_DMA_IRQHandler+0x30c>
        return;
 802317a:	bf00      	nop
    }
  }
}
 802317c:	3718      	adds	r7, #24
 802317e:	46bd      	mov	sp, r7
 8023180:	bd80      	pop	{r7, pc}
 8023182:	bf00      	nop

08023184 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8023184:	b480      	push	{r7}
 8023186:	b085      	sub	sp, #20
 8023188:	af00      	add	r7, sp, #0
 802318a:	60f8      	str	r0, [r7, #12]
 802318c:	60b9      	str	r1, [r7, #8]
 802318e:	607a      	str	r2, [r7, #4]
 8023190:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8023192:	68fb      	ldr	r3, [r7, #12]
 8023194:	681b      	ldr	r3, [r3, #0]
 8023196:	681a      	ldr	r2, [r3, #0]
 8023198:	68fb      	ldr	r3, [r7, #12]
 802319a:	681b      	ldr	r3, [r3, #0]
 802319c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80231a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80231a2:	68fb      	ldr	r3, [r7, #12]
 80231a4:	681b      	ldr	r3, [r3, #0]
 80231a6:	683a      	ldr	r2, [r7, #0]
 80231a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80231aa:	68fb      	ldr	r3, [r7, #12]
 80231ac:	689b      	ldr	r3, [r3, #8]
 80231ae:	2b40      	cmp	r3, #64	; 0x40
 80231b0:	d108      	bne.n	80231c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80231b2:	68fb      	ldr	r3, [r7, #12]
 80231b4:	681b      	ldr	r3, [r3, #0]
 80231b6:	687a      	ldr	r2, [r7, #4]
 80231b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80231ba:	68fb      	ldr	r3, [r7, #12]
 80231bc:	681b      	ldr	r3, [r3, #0]
 80231be:	68ba      	ldr	r2, [r7, #8]
 80231c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80231c2:	e007      	b.n	80231d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80231c4:	68fb      	ldr	r3, [r7, #12]
 80231c6:	681b      	ldr	r3, [r3, #0]
 80231c8:	68ba      	ldr	r2, [r7, #8]
 80231ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80231cc:	68fb      	ldr	r3, [r7, #12]
 80231ce:	681b      	ldr	r3, [r3, #0]
 80231d0:	687a      	ldr	r2, [r7, #4]
 80231d2:	60da      	str	r2, [r3, #12]
}
 80231d4:	bf00      	nop
 80231d6:	3714      	adds	r7, #20
 80231d8:	46bd      	mov	sp, r7
 80231da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80231de:	4770      	bx	lr

080231e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80231e0:	b480      	push	{r7}
 80231e2:	b085      	sub	sp, #20
 80231e4:	af00      	add	r7, sp, #0
 80231e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80231e8:	687b      	ldr	r3, [r7, #4]
 80231ea:	681b      	ldr	r3, [r3, #0]
 80231ec:	b2db      	uxtb	r3, r3
 80231ee:	3b10      	subs	r3, #16
 80231f0:	4a14      	ldr	r2, [pc, #80]	; (8023244 <DMA_CalcBaseAndBitshift+0x64>)
 80231f2:	fba2 2303 	umull	r2, r3, r2, r3
 80231f6:	091b      	lsrs	r3, r3, #4
 80231f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80231fa:	4a13      	ldr	r2, [pc, #76]	; (8023248 <DMA_CalcBaseAndBitshift+0x68>)
 80231fc:	68fb      	ldr	r3, [r7, #12]
 80231fe:	4413      	add	r3, r2
 8023200:	781b      	ldrb	r3, [r3, #0]
 8023202:	461a      	mov	r2, r3
 8023204:	687b      	ldr	r3, [r7, #4]
 8023206:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8023208:	68fb      	ldr	r3, [r7, #12]
 802320a:	2b03      	cmp	r3, #3
 802320c:	d909      	bls.n	8023222 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 802320e:	687b      	ldr	r3, [r7, #4]
 8023210:	681b      	ldr	r3, [r3, #0]
 8023212:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8023216:	f023 0303 	bic.w	r3, r3, #3
 802321a:	1d1a      	adds	r2, r3, #4
 802321c:	687b      	ldr	r3, [r7, #4]
 802321e:	659a      	str	r2, [r3, #88]	; 0x58
 8023220:	e007      	b.n	8023232 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8023222:	687b      	ldr	r3, [r7, #4]
 8023224:	681b      	ldr	r3, [r3, #0]
 8023226:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 802322a:	f023 0303 	bic.w	r3, r3, #3
 802322e:	687a      	ldr	r2, [r7, #4]
 8023230:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8023232:	687b      	ldr	r3, [r7, #4]
 8023234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8023236:	4618      	mov	r0, r3
 8023238:	3714      	adds	r7, #20
 802323a:	46bd      	mov	sp, r7
 802323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023240:	4770      	bx	lr
 8023242:	bf00      	nop
 8023244:	aaaaaaab 	.word	0xaaaaaaab
 8023248:	0802528c 	.word	0x0802528c

0802324c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 802324c:	b480      	push	{r7}
 802324e:	b085      	sub	sp, #20
 8023250:	af00      	add	r7, sp, #0
 8023252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8023254:	2300      	movs	r3, #0
 8023256:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8023258:	687b      	ldr	r3, [r7, #4]
 802325a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802325c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 802325e:	687b      	ldr	r3, [r7, #4]
 8023260:	699b      	ldr	r3, [r3, #24]
 8023262:	2b00      	cmp	r3, #0
 8023264:	d11f      	bne.n	80232a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8023266:	68bb      	ldr	r3, [r7, #8]
 8023268:	2b03      	cmp	r3, #3
 802326a:	d855      	bhi.n	8023318 <DMA_CheckFifoParam+0xcc>
 802326c:	a201      	add	r2, pc, #4	; (adr r2, 8023274 <DMA_CheckFifoParam+0x28>)
 802326e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023272:	bf00      	nop
 8023274:	08023285 	.word	0x08023285
 8023278:	08023297 	.word	0x08023297
 802327c:	08023285 	.word	0x08023285
 8023280:	08023319 	.word	0x08023319
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023284:	687b      	ldr	r3, [r7, #4]
 8023286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023288:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802328c:	2b00      	cmp	r3, #0
 802328e:	d045      	beq.n	802331c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8023290:	2301      	movs	r3, #1
 8023292:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023294:	e042      	b.n	802331c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8023296:	687b      	ldr	r3, [r7, #4]
 8023298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802329a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 802329e:	d13f      	bne.n	8023320 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80232a0:	2301      	movs	r3, #1
 80232a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80232a4:	e03c      	b.n	8023320 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80232a6:	687b      	ldr	r3, [r7, #4]
 80232a8:	699b      	ldr	r3, [r3, #24]
 80232aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80232ae:	d121      	bne.n	80232f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80232b0:	68bb      	ldr	r3, [r7, #8]
 80232b2:	2b03      	cmp	r3, #3
 80232b4:	d836      	bhi.n	8023324 <DMA_CheckFifoParam+0xd8>
 80232b6:	a201      	add	r2, pc, #4	; (adr r2, 80232bc <DMA_CheckFifoParam+0x70>)
 80232b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80232bc:	080232cd 	.word	0x080232cd
 80232c0:	080232d3 	.word	0x080232d3
 80232c4:	080232cd 	.word	0x080232cd
 80232c8:	080232e5 	.word	0x080232e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80232cc:	2301      	movs	r3, #1
 80232ce:	73fb      	strb	r3, [r7, #15]
      break;
 80232d0:	e02f      	b.n	8023332 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80232d2:	687b      	ldr	r3, [r7, #4]
 80232d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80232d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80232da:	2b00      	cmp	r3, #0
 80232dc:	d024      	beq.n	8023328 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80232de:	2301      	movs	r3, #1
 80232e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80232e2:	e021      	b.n	8023328 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80232e4:	687b      	ldr	r3, [r7, #4]
 80232e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80232e8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80232ec:	d11e      	bne.n	802332c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80232ee:	2301      	movs	r3, #1
 80232f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80232f2:	e01b      	b.n	802332c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80232f4:	68bb      	ldr	r3, [r7, #8]
 80232f6:	2b02      	cmp	r3, #2
 80232f8:	d902      	bls.n	8023300 <DMA_CheckFifoParam+0xb4>
 80232fa:	2b03      	cmp	r3, #3
 80232fc:	d003      	beq.n	8023306 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80232fe:	e018      	b.n	8023332 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8023300:	2301      	movs	r3, #1
 8023302:	73fb      	strb	r3, [r7, #15]
      break;
 8023304:	e015      	b.n	8023332 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023306:	687b      	ldr	r3, [r7, #4]
 8023308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802330a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802330e:	2b00      	cmp	r3, #0
 8023310:	d00e      	beq.n	8023330 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8023312:	2301      	movs	r3, #1
 8023314:	73fb      	strb	r3, [r7, #15]
      break;
 8023316:	e00b      	b.n	8023330 <DMA_CheckFifoParam+0xe4>
      break;
 8023318:	bf00      	nop
 802331a:	e00a      	b.n	8023332 <DMA_CheckFifoParam+0xe6>
      break;
 802331c:	bf00      	nop
 802331e:	e008      	b.n	8023332 <DMA_CheckFifoParam+0xe6>
      break;
 8023320:	bf00      	nop
 8023322:	e006      	b.n	8023332 <DMA_CheckFifoParam+0xe6>
      break;
 8023324:	bf00      	nop
 8023326:	e004      	b.n	8023332 <DMA_CheckFifoParam+0xe6>
      break;
 8023328:	bf00      	nop
 802332a:	e002      	b.n	8023332 <DMA_CheckFifoParam+0xe6>
      break;   
 802332c:	bf00      	nop
 802332e:	e000      	b.n	8023332 <DMA_CheckFifoParam+0xe6>
      break;
 8023330:	bf00      	nop
    }
  } 
  
  return status; 
 8023332:	7bfb      	ldrb	r3, [r7, #15]
}
 8023334:	4618      	mov	r0, r3
 8023336:	3714      	adds	r7, #20
 8023338:	46bd      	mov	sp, r7
 802333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802333e:	4770      	bx	lr

08023340 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8023340:	b480      	push	{r7}
 8023342:	b089      	sub	sp, #36	; 0x24
 8023344:	af00      	add	r7, sp, #0
 8023346:	6078      	str	r0, [r7, #4]
 8023348:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802334a:	2300      	movs	r3, #0
 802334c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 802334e:	2300      	movs	r3, #0
 8023350:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8023352:	2300      	movs	r3, #0
 8023354:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8023356:	2300      	movs	r3, #0
 8023358:	61fb      	str	r3, [r7, #28]
 802335a:	e16b      	b.n	8023634 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 802335c:	2201      	movs	r2, #1
 802335e:	69fb      	ldr	r3, [r7, #28]
 8023360:	fa02 f303 	lsl.w	r3, r2, r3
 8023364:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8023366:	683b      	ldr	r3, [r7, #0]
 8023368:	681b      	ldr	r3, [r3, #0]
 802336a:	697a      	ldr	r2, [r7, #20]
 802336c:	4013      	ands	r3, r2
 802336e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8023370:	693a      	ldr	r2, [r7, #16]
 8023372:	697b      	ldr	r3, [r7, #20]
 8023374:	429a      	cmp	r2, r3
 8023376:	f040 815a 	bne.w	802362e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802337a:	683b      	ldr	r3, [r7, #0]
 802337c:	685b      	ldr	r3, [r3, #4]
 802337e:	2b01      	cmp	r3, #1
 8023380:	d00b      	beq.n	802339a <HAL_GPIO_Init+0x5a>
 8023382:	683b      	ldr	r3, [r7, #0]
 8023384:	685b      	ldr	r3, [r3, #4]
 8023386:	2b02      	cmp	r3, #2
 8023388:	d007      	beq.n	802339a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802338a:	683b      	ldr	r3, [r7, #0]
 802338c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802338e:	2b11      	cmp	r3, #17
 8023390:	d003      	beq.n	802339a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8023392:	683b      	ldr	r3, [r7, #0]
 8023394:	685b      	ldr	r3, [r3, #4]
 8023396:	2b12      	cmp	r3, #18
 8023398:	d130      	bne.n	80233fc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 802339a:	687b      	ldr	r3, [r7, #4]
 802339c:	689b      	ldr	r3, [r3, #8]
 802339e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80233a0:	69fb      	ldr	r3, [r7, #28]
 80233a2:	005b      	lsls	r3, r3, #1
 80233a4:	2203      	movs	r2, #3
 80233a6:	fa02 f303 	lsl.w	r3, r2, r3
 80233aa:	43db      	mvns	r3, r3
 80233ac:	69ba      	ldr	r2, [r7, #24]
 80233ae:	4013      	ands	r3, r2
 80233b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80233b2:	683b      	ldr	r3, [r7, #0]
 80233b4:	68da      	ldr	r2, [r3, #12]
 80233b6:	69fb      	ldr	r3, [r7, #28]
 80233b8:	005b      	lsls	r3, r3, #1
 80233ba:	fa02 f303 	lsl.w	r3, r2, r3
 80233be:	69ba      	ldr	r2, [r7, #24]
 80233c0:	4313      	orrs	r3, r2
 80233c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80233c4:	687b      	ldr	r3, [r7, #4]
 80233c6:	69ba      	ldr	r2, [r7, #24]
 80233c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80233ca:	687b      	ldr	r3, [r7, #4]
 80233cc:	685b      	ldr	r3, [r3, #4]
 80233ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80233d0:	2201      	movs	r2, #1
 80233d2:	69fb      	ldr	r3, [r7, #28]
 80233d4:	fa02 f303 	lsl.w	r3, r2, r3
 80233d8:	43db      	mvns	r3, r3
 80233da:	69ba      	ldr	r2, [r7, #24]
 80233dc:	4013      	ands	r3, r2
 80233de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80233e0:	683b      	ldr	r3, [r7, #0]
 80233e2:	685b      	ldr	r3, [r3, #4]
 80233e4:	091b      	lsrs	r3, r3, #4
 80233e6:	f003 0201 	and.w	r2, r3, #1
 80233ea:	69fb      	ldr	r3, [r7, #28]
 80233ec:	fa02 f303 	lsl.w	r3, r2, r3
 80233f0:	69ba      	ldr	r2, [r7, #24]
 80233f2:	4313      	orrs	r3, r2
 80233f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80233f6:	687b      	ldr	r3, [r7, #4]
 80233f8:	69ba      	ldr	r2, [r7, #24]
 80233fa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80233fc:	687b      	ldr	r3, [r7, #4]
 80233fe:	68db      	ldr	r3, [r3, #12]
 8023400:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8023402:	69fb      	ldr	r3, [r7, #28]
 8023404:	005b      	lsls	r3, r3, #1
 8023406:	2203      	movs	r2, #3
 8023408:	fa02 f303 	lsl.w	r3, r2, r3
 802340c:	43db      	mvns	r3, r3
 802340e:	69ba      	ldr	r2, [r7, #24]
 8023410:	4013      	ands	r3, r2
 8023412:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8023414:	683b      	ldr	r3, [r7, #0]
 8023416:	689a      	ldr	r2, [r3, #8]
 8023418:	69fb      	ldr	r3, [r7, #28]
 802341a:	005b      	lsls	r3, r3, #1
 802341c:	fa02 f303 	lsl.w	r3, r2, r3
 8023420:	69ba      	ldr	r2, [r7, #24]
 8023422:	4313      	orrs	r3, r2
 8023424:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8023426:	687b      	ldr	r3, [r7, #4]
 8023428:	69ba      	ldr	r2, [r7, #24]
 802342a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802342c:	683b      	ldr	r3, [r7, #0]
 802342e:	685b      	ldr	r3, [r3, #4]
 8023430:	2b02      	cmp	r3, #2
 8023432:	d003      	beq.n	802343c <HAL_GPIO_Init+0xfc>
 8023434:	683b      	ldr	r3, [r7, #0]
 8023436:	685b      	ldr	r3, [r3, #4]
 8023438:	2b12      	cmp	r3, #18
 802343a:	d123      	bne.n	8023484 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 802343c:	69fb      	ldr	r3, [r7, #28]
 802343e:	08da      	lsrs	r2, r3, #3
 8023440:	687b      	ldr	r3, [r7, #4]
 8023442:	3208      	adds	r2, #8
 8023444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023448:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 802344a:	69fb      	ldr	r3, [r7, #28]
 802344c:	f003 0307 	and.w	r3, r3, #7
 8023450:	009b      	lsls	r3, r3, #2
 8023452:	220f      	movs	r2, #15
 8023454:	fa02 f303 	lsl.w	r3, r2, r3
 8023458:	43db      	mvns	r3, r3
 802345a:	69ba      	ldr	r2, [r7, #24]
 802345c:	4013      	ands	r3, r2
 802345e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8023460:	683b      	ldr	r3, [r7, #0]
 8023462:	691a      	ldr	r2, [r3, #16]
 8023464:	69fb      	ldr	r3, [r7, #28]
 8023466:	f003 0307 	and.w	r3, r3, #7
 802346a:	009b      	lsls	r3, r3, #2
 802346c:	fa02 f303 	lsl.w	r3, r2, r3
 8023470:	69ba      	ldr	r2, [r7, #24]
 8023472:	4313      	orrs	r3, r2
 8023474:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8023476:	69fb      	ldr	r3, [r7, #28]
 8023478:	08da      	lsrs	r2, r3, #3
 802347a:	687b      	ldr	r3, [r7, #4]
 802347c:	3208      	adds	r2, #8
 802347e:	69b9      	ldr	r1, [r7, #24]
 8023480:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8023484:	687b      	ldr	r3, [r7, #4]
 8023486:	681b      	ldr	r3, [r3, #0]
 8023488:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 802348a:	69fb      	ldr	r3, [r7, #28]
 802348c:	005b      	lsls	r3, r3, #1
 802348e:	2203      	movs	r2, #3
 8023490:	fa02 f303 	lsl.w	r3, r2, r3
 8023494:	43db      	mvns	r3, r3
 8023496:	69ba      	ldr	r2, [r7, #24]
 8023498:	4013      	ands	r3, r2
 802349a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 802349c:	683b      	ldr	r3, [r7, #0]
 802349e:	685b      	ldr	r3, [r3, #4]
 80234a0:	f003 0203 	and.w	r2, r3, #3
 80234a4:	69fb      	ldr	r3, [r7, #28]
 80234a6:	005b      	lsls	r3, r3, #1
 80234a8:	fa02 f303 	lsl.w	r3, r2, r3
 80234ac:	69ba      	ldr	r2, [r7, #24]
 80234ae:	4313      	orrs	r3, r2
 80234b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80234b2:	687b      	ldr	r3, [r7, #4]
 80234b4:	69ba      	ldr	r2, [r7, #24]
 80234b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80234b8:	683b      	ldr	r3, [r7, #0]
 80234ba:	685b      	ldr	r3, [r3, #4]
 80234bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80234c0:	2b00      	cmp	r3, #0
 80234c2:	f000 80b4 	beq.w	802362e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80234c6:	2300      	movs	r3, #0
 80234c8:	60fb      	str	r3, [r7, #12]
 80234ca:	4b5f      	ldr	r3, [pc, #380]	; (8023648 <HAL_GPIO_Init+0x308>)
 80234cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80234ce:	4a5e      	ldr	r2, [pc, #376]	; (8023648 <HAL_GPIO_Init+0x308>)
 80234d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80234d4:	6453      	str	r3, [r2, #68]	; 0x44
 80234d6:	4b5c      	ldr	r3, [pc, #368]	; (8023648 <HAL_GPIO_Init+0x308>)
 80234d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80234da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80234de:	60fb      	str	r3, [r7, #12]
 80234e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80234e2:	4a5a      	ldr	r2, [pc, #360]	; (802364c <HAL_GPIO_Init+0x30c>)
 80234e4:	69fb      	ldr	r3, [r7, #28]
 80234e6:	089b      	lsrs	r3, r3, #2
 80234e8:	3302      	adds	r3, #2
 80234ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80234ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80234f0:	69fb      	ldr	r3, [r7, #28]
 80234f2:	f003 0303 	and.w	r3, r3, #3
 80234f6:	009b      	lsls	r3, r3, #2
 80234f8:	220f      	movs	r2, #15
 80234fa:	fa02 f303 	lsl.w	r3, r2, r3
 80234fe:	43db      	mvns	r3, r3
 8023500:	69ba      	ldr	r2, [r7, #24]
 8023502:	4013      	ands	r3, r2
 8023504:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8023506:	687b      	ldr	r3, [r7, #4]
 8023508:	4a51      	ldr	r2, [pc, #324]	; (8023650 <HAL_GPIO_Init+0x310>)
 802350a:	4293      	cmp	r3, r2
 802350c:	d02b      	beq.n	8023566 <HAL_GPIO_Init+0x226>
 802350e:	687b      	ldr	r3, [r7, #4]
 8023510:	4a50      	ldr	r2, [pc, #320]	; (8023654 <HAL_GPIO_Init+0x314>)
 8023512:	4293      	cmp	r3, r2
 8023514:	d025      	beq.n	8023562 <HAL_GPIO_Init+0x222>
 8023516:	687b      	ldr	r3, [r7, #4]
 8023518:	4a4f      	ldr	r2, [pc, #316]	; (8023658 <HAL_GPIO_Init+0x318>)
 802351a:	4293      	cmp	r3, r2
 802351c:	d01f      	beq.n	802355e <HAL_GPIO_Init+0x21e>
 802351e:	687b      	ldr	r3, [r7, #4]
 8023520:	4a4e      	ldr	r2, [pc, #312]	; (802365c <HAL_GPIO_Init+0x31c>)
 8023522:	4293      	cmp	r3, r2
 8023524:	d019      	beq.n	802355a <HAL_GPIO_Init+0x21a>
 8023526:	687b      	ldr	r3, [r7, #4]
 8023528:	4a4d      	ldr	r2, [pc, #308]	; (8023660 <HAL_GPIO_Init+0x320>)
 802352a:	4293      	cmp	r3, r2
 802352c:	d013      	beq.n	8023556 <HAL_GPIO_Init+0x216>
 802352e:	687b      	ldr	r3, [r7, #4]
 8023530:	4a4c      	ldr	r2, [pc, #304]	; (8023664 <HAL_GPIO_Init+0x324>)
 8023532:	4293      	cmp	r3, r2
 8023534:	d00d      	beq.n	8023552 <HAL_GPIO_Init+0x212>
 8023536:	687b      	ldr	r3, [r7, #4]
 8023538:	4a4b      	ldr	r2, [pc, #300]	; (8023668 <HAL_GPIO_Init+0x328>)
 802353a:	4293      	cmp	r3, r2
 802353c:	d007      	beq.n	802354e <HAL_GPIO_Init+0x20e>
 802353e:	687b      	ldr	r3, [r7, #4]
 8023540:	4a4a      	ldr	r2, [pc, #296]	; (802366c <HAL_GPIO_Init+0x32c>)
 8023542:	4293      	cmp	r3, r2
 8023544:	d101      	bne.n	802354a <HAL_GPIO_Init+0x20a>
 8023546:	2307      	movs	r3, #7
 8023548:	e00e      	b.n	8023568 <HAL_GPIO_Init+0x228>
 802354a:	2308      	movs	r3, #8
 802354c:	e00c      	b.n	8023568 <HAL_GPIO_Init+0x228>
 802354e:	2306      	movs	r3, #6
 8023550:	e00a      	b.n	8023568 <HAL_GPIO_Init+0x228>
 8023552:	2305      	movs	r3, #5
 8023554:	e008      	b.n	8023568 <HAL_GPIO_Init+0x228>
 8023556:	2304      	movs	r3, #4
 8023558:	e006      	b.n	8023568 <HAL_GPIO_Init+0x228>
 802355a:	2303      	movs	r3, #3
 802355c:	e004      	b.n	8023568 <HAL_GPIO_Init+0x228>
 802355e:	2302      	movs	r3, #2
 8023560:	e002      	b.n	8023568 <HAL_GPIO_Init+0x228>
 8023562:	2301      	movs	r3, #1
 8023564:	e000      	b.n	8023568 <HAL_GPIO_Init+0x228>
 8023566:	2300      	movs	r3, #0
 8023568:	69fa      	ldr	r2, [r7, #28]
 802356a:	f002 0203 	and.w	r2, r2, #3
 802356e:	0092      	lsls	r2, r2, #2
 8023570:	4093      	lsls	r3, r2
 8023572:	69ba      	ldr	r2, [r7, #24]
 8023574:	4313      	orrs	r3, r2
 8023576:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8023578:	4934      	ldr	r1, [pc, #208]	; (802364c <HAL_GPIO_Init+0x30c>)
 802357a:	69fb      	ldr	r3, [r7, #28]
 802357c:	089b      	lsrs	r3, r3, #2
 802357e:	3302      	adds	r3, #2
 8023580:	69ba      	ldr	r2, [r7, #24]
 8023582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8023586:	4b3a      	ldr	r3, [pc, #232]	; (8023670 <HAL_GPIO_Init+0x330>)
 8023588:	681b      	ldr	r3, [r3, #0]
 802358a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802358c:	693b      	ldr	r3, [r7, #16]
 802358e:	43db      	mvns	r3, r3
 8023590:	69ba      	ldr	r2, [r7, #24]
 8023592:	4013      	ands	r3, r2
 8023594:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8023596:	683b      	ldr	r3, [r7, #0]
 8023598:	685b      	ldr	r3, [r3, #4]
 802359a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802359e:	2b00      	cmp	r3, #0
 80235a0:	d003      	beq.n	80235aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80235a2:	69ba      	ldr	r2, [r7, #24]
 80235a4:	693b      	ldr	r3, [r7, #16]
 80235a6:	4313      	orrs	r3, r2
 80235a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80235aa:	4a31      	ldr	r2, [pc, #196]	; (8023670 <HAL_GPIO_Init+0x330>)
 80235ac:	69bb      	ldr	r3, [r7, #24]
 80235ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80235b0:	4b2f      	ldr	r3, [pc, #188]	; (8023670 <HAL_GPIO_Init+0x330>)
 80235b2:	685b      	ldr	r3, [r3, #4]
 80235b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80235b6:	693b      	ldr	r3, [r7, #16]
 80235b8:	43db      	mvns	r3, r3
 80235ba:	69ba      	ldr	r2, [r7, #24]
 80235bc:	4013      	ands	r3, r2
 80235be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80235c0:	683b      	ldr	r3, [r7, #0]
 80235c2:	685b      	ldr	r3, [r3, #4]
 80235c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80235c8:	2b00      	cmp	r3, #0
 80235ca:	d003      	beq.n	80235d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80235cc:	69ba      	ldr	r2, [r7, #24]
 80235ce:	693b      	ldr	r3, [r7, #16]
 80235d0:	4313      	orrs	r3, r2
 80235d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80235d4:	4a26      	ldr	r2, [pc, #152]	; (8023670 <HAL_GPIO_Init+0x330>)
 80235d6:	69bb      	ldr	r3, [r7, #24]
 80235d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80235da:	4b25      	ldr	r3, [pc, #148]	; (8023670 <HAL_GPIO_Init+0x330>)
 80235dc:	689b      	ldr	r3, [r3, #8]
 80235de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80235e0:	693b      	ldr	r3, [r7, #16]
 80235e2:	43db      	mvns	r3, r3
 80235e4:	69ba      	ldr	r2, [r7, #24]
 80235e6:	4013      	ands	r3, r2
 80235e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80235ea:	683b      	ldr	r3, [r7, #0]
 80235ec:	685b      	ldr	r3, [r3, #4]
 80235ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80235f2:	2b00      	cmp	r3, #0
 80235f4:	d003      	beq.n	80235fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80235f6:	69ba      	ldr	r2, [r7, #24]
 80235f8:	693b      	ldr	r3, [r7, #16]
 80235fa:	4313      	orrs	r3, r2
 80235fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80235fe:	4a1c      	ldr	r2, [pc, #112]	; (8023670 <HAL_GPIO_Init+0x330>)
 8023600:	69bb      	ldr	r3, [r7, #24]
 8023602:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8023604:	4b1a      	ldr	r3, [pc, #104]	; (8023670 <HAL_GPIO_Init+0x330>)
 8023606:	68db      	ldr	r3, [r3, #12]
 8023608:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802360a:	693b      	ldr	r3, [r7, #16]
 802360c:	43db      	mvns	r3, r3
 802360e:	69ba      	ldr	r2, [r7, #24]
 8023610:	4013      	ands	r3, r2
 8023612:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8023614:	683b      	ldr	r3, [r7, #0]
 8023616:	685b      	ldr	r3, [r3, #4]
 8023618:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802361c:	2b00      	cmp	r3, #0
 802361e:	d003      	beq.n	8023628 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8023620:	69ba      	ldr	r2, [r7, #24]
 8023622:	693b      	ldr	r3, [r7, #16]
 8023624:	4313      	orrs	r3, r2
 8023626:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8023628:	4a11      	ldr	r2, [pc, #68]	; (8023670 <HAL_GPIO_Init+0x330>)
 802362a:	69bb      	ldr	r3, [r7, #24]
 802362c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802362e:	69fb      	ldr	r3, [r7, #28]
 8023630:	3301      	adds	r3, #1
 8023632:	61fb      	str	r3, [r7, #28]
 8023634:	69fb      	ldr	r3, [r7, #28]
 8023636:	2b0f      	cmp	r3, #15
 8023638:	f67f ae90 	bls.w	802335c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 802363c:	bf00      	nop
 802363e:	3724      	adds	r7, #36	; 0x24
 8023640:	46bd      	mov	sp, r7
 8023642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023646:	4770      	bx	lr
 8023648:	40023800 	.word	0x40023800
 802364c:	40013800 	.word	0x40013800
 8023650:	40020000 	.word	0x40020000
 8023654:	40020400 	.word	0x40020400
 8023658:	40020800 	.word	0x40020800
 802365c:	40020c00 	.word	0x40020c00
 8023660:	40021000 	.word	0x40021000
 8023664:	40021400 	.word	0x40021400
 8023668:	40021800 	.word	0x40021800
 802366c:	40021c00 	.word	0x40021c00
 8023670:	40013c00 	.word	0x40013c00

08023674 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8023674:	b480      	push	{r7}
 8023676:	b083      	sub	sp, #12
 8023678:	af00      	add	r7, sp, #0
 802367a:	6078      	str	r0, [r7, #4]
 802367c:	460b      	mov	r3, r1
 802367e:	807b      	strh	r3, [r7, #2]
 8023680:	4613      	mov	r3, r2
 8023682:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8023684:	787b      	ldrb	r3, [r7, #1]
 8023686:	2b00      	cmp	r3, #0
 8023688:	d003      	beq.n	8023692 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 802368a:	887a      	ldrh	r2, [r7, #2]
 802368c:	687b      	ldr	r3, [r7, #4]
 802368e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8023690:	e003      	b.n	802369a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8023692:	887b      	ldrh	r3, [r7, #2]
 8023694:	041a      	lsls	r2, r3, #16
 8023696:	687b      	ldr	r3, [r7, #4]
 8023698:	619a      	str	r2, [r3, #24]
}
 802369a:	bf00      	nop
 802369c:	370c      	adds	r7, #12
 802369e:	46bd      	mov	sp, r7
 80236a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80236a4:	4770      	bx	lr
	...

080236a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80236a8:	b580      	push	{r7, lr}
 80236aa:	b084      	sub	sp, #16
 80236ac:	af00      	add	r7, sp, #0
 80236ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80236b0:	687b      	ldr	r3, [r7, #4]
 80236b2:	2b00      	cmp	r3, #0
 80236b4:	d101      	bne.n	80236ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80236b6:	2301      	movs	r3, #1
 80236b8:	e11f      	b.n	80238fa <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80236ba:	687b      	ldr	r3, [r7, #4]
 80236bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80236c0:	b2db      	uxtb	r3, r3
 80236c2:	2b00      	cmp	r3, #0
 80236c4:	d106      	bne.n	80236d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80236c6:	687b      	ldr	r3, [r7, #4]
 80236c8:	2200      	movs	r2, #0
 80236ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80236ce:	6878      	ldr	r0, [r7, #4]
 80236d0:	f7fe f8d6 	bl	8021880 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80236d4:	687b      	ldr	r3, [r7, #4]
 80236d6:	2224      	movs	r2, #36	; 0x24
 80236d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80236dc:	687b      	ldr	r3, [r7, #4]
 80236de:	681b      	ldr	r3, [r3, #0]
 80236e0:	681a      	ldr	r2, [r3, #0]
 80236e2:	687b      	ldr	r3, [r7, #4]
 80236e4:	681b      	ldr	r3, [r3, #0]
 80236e6:	f022 0201 	bic.w	r2, r2, #1
 80236ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80236ec:	687b      	ldr	r3, [r7, #4]
 80236ee:	681b      	ldr	r3, [r3, #0]
 80236f0:	681a      	ldr	r2, [r3, #0]
 80236f2:	687b      	ldr	r3, [r7, #4]
 80236f4:	681b      	ldr	r3, [r3, #0]
 80236f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80236fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80236fc:	687b      	ldr	r3, [r7, #4]
 80236fe:	681b      	ldr	r3, [r3, #0]
 8023700:	681a      	ldr	r2, [r3, #0]
 8023702:	687b      	ldr	r3, [r7, #4]
 8023704:	681b      	ldr	r3, [r3, #0]
 8023706:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 802370a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 802370c:	f000 fd18 	bl	8024140 <HAL_RCC_GetPCLK1Freq>
 8023710:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8023712:	687b      	ldr	r3, [r7, #4]
 8023714:	685b      	ldr	r3, [r3, #4]
 8023716:	4a7b      	ldr	r2, [pc, #492]	; (8023904 <HAL_I2C_Init+0x25c>)
 8023718:	4293      	cmp	r3, r2
 802371a:	d807      	bhi.n	802372c <HAL_I2C_Init+0x84>
 802371c:	68fb      	ldr	r3, [r7, #12]
 802371e:	4a7a      	ldr	r2, [pc, #488]	; (8023908 <HAL_I2C_Init+0x260>)
 8023720:	4293      	cmp	r3, r2
 8023722:	bf94      	ite	ls
 8023724:	2301      	movls	r3, #1
 8023726:	2300      	movhi	r3, #0
 8023728:	b2db      	uxtb	r3, r3
 802372a:	e006      	b.n	802373a <HAL_I2C_Init+0x92>
 802372c:	68fb      	ldr	r3, [r7, #12]
 802372e:	4a77      	ldr	r2, [pc, #476]	; (802390c <HAL_I2C_Init+0x264>)
 8023730:	4293      	cmp	r3, r2
 8023732:	bf94      	ite	ls
 8023734:	2301      	movls	r3, #1
 8023736:	2300      	movhi	r3, #0
 8023738:	b2db      	uxtb	r3, r3
 802373a:	2b00      	cmp	r3, #0
 802373c:	d001      	beq.n	8023742 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 802373e:	2301      	movs	r3, #1
 8023740:	e0db      	b.n	80238fa <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8023742:	68fb      	ldr	r3, [r7, #12]
 8023744:	4a72      	ldr	r2, [pc, #456]	; (8023910 <HAL_I2C_Init+0x268>)
 8023746:	fba2 2303 	umull	r2, r3, r2, r3
 802374a:	0c9b      	lsrs	r3, r3, #18
 802374c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 802374e:	687b      	ldr	r3, [r7, #4]
 8023750:	681b      	ldr	r3, [r3, #0]
 8023752:	685b      	ldr	r3, [r3, #4]
 8023754:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8023758:	687b      	ldr	r3, [r7, #4]
 802375a:	681b      	ldr	r3, [r3, #0]
 802375c:	68ba      	ldr	r2, [r7, #8]
 802375e:	430a      	orrs	r2, r1
 8023760:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8023762:	687b      	ldr	r3, [r7, #4]
 8023764:	681b      	ldr	r3, [r3, #0]
 8023766:	6a1b      	ldr	r3, [r3, #32]
 8023768:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 802376c:	687b      	ldr	r3, [r7, #4]
 802376e:	685b      	ldr	r3, [r3, #4]
 8023770:	4a64      	ldr	r2, [pc, #400]	; (8023904 <HAL_I2C_Init+0x25c>)
 8023772:	4293      	cmp	r3, r2
 8023774:	d802      	bhi.n	802377c <HAL_I2C_Init+0xd4>
 8023776:	68bb      	ldr	r3, [r7, #8]
 8023778:	3301      	adds	r3, #1
 802377a:	e009      	b.n	8023790 <HAL_I2C_Init+0xe8>
 802377c:	68bb      	ldr	r3, [r7, #8]
 802377e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8023782:	fb02 f303 	mul.w	r3, r2, r3
 8023786:	4a63      	ldr	r2, [pc, #396]	; (8023914 <HAL_I2C_Init+0x26c>)
 8023788:	fba2 2303 	umull	r2, r3, r2, r3
 802378c:	099b      	lsrs	r3, r3, #6
 802378e:	3301      	adds	r3, #1
 8023790:	687a      	ldr	r2, [r7, #4]
 8023792:	6812      	ldr	r2, [r2, #0]
 8023794:	430b      	orrs	r3, r1
 8023796:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8023798:	687b      	ldr	r3, [r7, #4]
 802379a:	681b      	ldr	r3, [r3, #0]
 802379c:	69db      	ldr	r3, [r3, #28]
 802379e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80237a2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80237a6:	687b      	ldr	r3, [r7, #4]
 80237a8:	685b      	ldr	r3, [r3, #4]
 80237aa:	4956      	ldr	r1, [pc, #344]	; (8023904 <HAL_I2C_Init+0x25c>)
 80237ac:	428b      	cmp	r3, r1
 80237ae:	d80d      	bhi.n	80237cc <HAL_I2C_Init+0x124>
 80237b0:	68fb      	ldr	r3, [r7, #12]
 80237b2:	1e59      	subs	r1, r3, #1
 80237b4:	687b      	ldr	r3, [r7, #4]
 80237b6:	685b      	ldr	r3, [r3, #4]
 80237b8:	005b      	lsls	r3, r3, #1
 80237ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80237be:	3301      	adds	r3, #1
 80237c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80237c4:	2b04      	cmp	r3, #4
 80237c6:	bf38      	it	cc
 80237c8:	2304      	movcc	r3, #4
 80237ca:	e04f      	b.n	802386c <HAL_I2C_Init+0x1c4>
 80237cc:	687b      	ldr	r3, [r7, #4]
 80237ce:	689b      	ldr	r3, [r3, #8]
 80237d0:	2b00      	cmp	r3, #0
 80237d2:	d111      	bne.n	80237f8 <HAL_I2C_Init+0x150>
 80237d4:	68fb      	ldr	r3, [r7, #12]
 80237d6:	1e58      	subs	r0, r3, #1
 80237d8:	687b      	ldr	r3, [r7, #4]
 80237da:	6859      	ldr	r1, [r3, #4]
 80237dc:	460b      	mov	r3, r1
 80237de:	005b      	lsls	r3, r3, #1
 80237e0:	440b      	add	r3, r1
 80237e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80237e6:	3301      	adds	r3, #1
 80237e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80237ec:	2b00      	cmp	r3, #0
 80237ee:	bf0c      	ite	eq
 80237f0:	2301      	moveq	r3, #1
 80237f2:	2300      	movne	r3, #0
 80237f4:	b2db      	uxtb	r3, r3
 80237f6:	e012      	b.n	802381e <HAL_I2C_Init+0x176>
 80237f8:	68fb      	ldr	r3, [r7, #12]
 80237fa:	1e58      	subs	r0, r3, #1
 80237fc:	687b      	ldr	r3, [r7, #4]
 80237fe:	6859      	ldr	r1, [r3, #4]
 8023800:	460b      	mov	r3, r1
 8023802:	009b      	lsls	r3, r3, #2
 8023804:	440b      	add	r3, r1
 8023806:	0099      	lsls	r1, r3, #2
 8023808:	440b      	add	r3, r1
 802380a:	fbb0 f3f3 	udiv	r3, r0, r3
 802380e:	3301      	adds	r3, #1
 8023810:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8023814:	2b00      	cmp	r3, #0
 8023816:	bf0c      	ite	eq
 8023818:	2301      	moveq	r3, #1
 802381a:	2300      	movne	r3, #0
 802381c:	b2db      	uxtb	r3, r3
 802381e:	2b00      	cmp	r3, #0
 8023820:	d001      	beq.n	8023826 <HAL_I2C_Init+0x17e>
 8023822:	2301      	movs	r3, #1
 8023824:	e022      	b.n	802386c <HAL_I2C_Init+0x1c4>
 8023826:	687b      	ldr	r3, [r7, #4]
 8023828:	689b      	ldr	r3, [r3, #8]
 802382a:	2b00      	cmp	r3, #0
 802382c:	d10e      	bne.n	802384c <HAL_I2C_Init+0x1a4>
 802382e:	68fb      	ldr	r3, [r7, #12]
 8023830:	1e58      	subs	r0, r3, #1
 8023832:	687b      	ldr	r3, [r7, #4]
 8023834:	6859      	ldr	r1, [r3, #4]
 8023836:	460b      	mov	r3, r1
 8023838:	005b      	lsls	r3, r3, #1
 802383a:	440b      	add	r3, r1
 802383c:	fbb0 f3f3 	udiv	r3, r0, r3
 8023840:	3301      	adds	r3, #1
 8023842:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8023846:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802384a:	e00f      	b.n	802386c <HAL_I2C_Init+0x1c4>
 802384c:	68fb      	ldr	r3, [r7, #12]
 802384e:	1e58      	subs	r0, r3, #1
 8023850:	687b      	ldr	r3, [r7, #4]
 8023852:	6859      	ldr	r1, [r3, #4]
 8023854:	460b      	mov	r3, r1
 8023856:	009b      	lsls	r3, r3, #2
 8023858:	440b      	add	r3, r1
 802385a:	0099      	lsls	r1, r3, #2
 802385c:	440b      	add	r3, r1
 802385e:	fbb0 f3f3 	udiv	r3, r0, r3
 8023862:	3301      	adds	r3, #1
 8023864:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8023868:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 802386c:	6879      	ldr	r1, [r7, #4]
 802386e:	6809      	ldr	r1, [r1, #0]
 8023870:	4313      	orrs	r3, r2
 8023872:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8023874:	687b      	ldr	r3, [r7, #4]
 8023876:	681b      	ldr	r3, [r3, #0]
 8023878:	681b      	ldr	r3, [r3, #0]
 802387a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 802387e:	687b      	ldr	r3, [r7, #4]
 8023880:	69da      	ldr	r2, [r3, #28]
 8023882:	687b      	ldr	r3, [r7, #4]
 8023884:	6a1b      	ldr	r3, [r3, #32]
 8023886:	431a      	orrs	r2, r3
 8023888:	687b      	ldr	r3, [r7, #4]
 802388a:	681b      	ldr	r3, [r3, #0]
 802388c:	430a      	orrs	r2, r1
 802388e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8023890:	687b      	ldr	r3, [r7, #4]
 8023892:	681b      	ldr	r3, [r3, #0]
 8023894:	689b      	ldr	r3, [r3, #8]
 8023896:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 802389a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 802389e:	687a      	ldr	r2, [r7, #4]
 80238a0:	6911      	ldr	r1, [r2, #16]
 80238a2:	687a      	ldr	r2, [r7, #4]
 80238a4:	68d2      	ldr	r2, [r2, #12]
 80238a6:	4311      	orrs	r1, r2
 80238a8:	687a      	ldr	r2, [r7, #4]
 80238aa:	6812      	ldr	r2, [r2, #0]
 80238ac:	430b      	orrs	r3, r1
 80238ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80238b0:	687b      	ldr	r3, [r7, #4]
 80238b2:	681b      	ldr	r3, [r3, #0]
 80238b4:	68db      	ldr	r3, [r3, #12]
 80238b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80238ba:	687b      	ldr	r3, [r7, #4]
 80238bc:	695a      	ldr	r2, [r3, #20]
 80238be:	687b      	ldr	r3, [r7, #4]
 80238c0:	699b      	ldr	r3, [r3, #24]
 80238c2:	431a      	orrs	r2, r3
 80238c4:	687b      	ldr	r3, [r7, #4]
 80238c6:	681b      	ldr	r3, [r3, #0]
 80238c8:	430a      	orrs	r2, r1
 80238ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80238cc:	687b      	ldr	r3, [r7, #4]
 80238ce:	681b      	ldr	r3, [r3, #0]
 80238d0:	681a      	ldr	r2, [r3, #0]
 80238d2:	687b      	ldr	r3, [r7, #4]
 80238d4:	681b      	ldr	r3, [r3, #0]
 80238d6:	f042 0201 	orr.w	r2, r2, #1
 80238da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80238dc:	687b      	ldr	r3, [r7, #4]
 80238de:	2200      	movs	r2, #0
 80238e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80238e2:	687b      	ldr	r3, [r7, #4]
 80238e4:	2220      	movs	r2, #32
 80238e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80238ea:	687b      	ldr	r3, [r7, #4]
 80238ec:	2200      	movs	r2, #0
 80238ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80238f0:	687b      	ldr	r3, [r7, #4]
 80238f2:	2200      	movs	r2, #0
 80238f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80238f8:	2300      	movs	r3, #0
}
 80238fa:	4618      	mov	r0, r3
 80238fc:	3710      	adds	r7, #16
 80238fe:	46bd      	mov	sp, r7
 8023900:	bd80      	pop	{r7, pc}
 8023902:	bf00      	nop
 8023904:	000186a0 	.word	0x000186a0
 8023908:	001e847f 	.word	0x001e847f
 802390c:	003d08ff 	.word	0x003d08ff
 8023910:	431bde83 	.word	0x431bde83
 8023914:	10624dd3 	.word	0x10624dd3

08023918 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8023918:	b580      	push	{r7, lr}
 802391a:	b086      	sub	sp, #24
 802391c:	af00      	add	r7, sp, #0
 802391e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8023920:	687b      	ldr	r3, [r7, #4]
 8023922:	2b00      	cmp	r3, #0
 8023924:	d101      	bne.n	802392a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8023926:	2301      	movs	r3, #1
 8023928:	e25b      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 802392a:	687b      	ldr	r3, [r7, #4]
 802392c:	681b      	ldr	r3, [r3, #0]
 802392e:	f003 0301 	and.w	r3, r3, #1
 8023932:	2b00      	cmp	r3, #0
 8023934:	d075      	beq.n	8023a22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8023936:	4ba3      	ldr	r3, [pc, #652]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023938:	689b      	ldr	r3, [r3, #8]
 802393a:	f003 030c 	and.w	r3, r3, #12
 802393e:	2b04      	cmp	r3, #4
 8023940:	d00c      	beq.n	802395c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8023942:	4ba0      	ldr	r3, [pc, #640]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023944:	689b      	ldr	r3, [r3, #8]
 8023946:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 802394a:	2b08      	cmp	r3, #8
 802394c:	d112      	bne.n	8023974 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 802394e:	4b9d      	ldr	r3, [pc, #628]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023950:	685b      	ldr	r3, [r3, #4]
 8023952:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8023956:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 802395a:	d10b      	bne.n	8023974 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 802395c:	4b99      	ldr	r3, [pc, #612]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 802395e:	681b      	ldr	r3, [r3, #0]
 8023960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8023964:	2b00      	cmp	r3, #0
 8023966:	d05b      	beq.n	8023a20 <HAL_RCC_OscConfig+0x108>
 8023968:	687b      	ldr	r3, [r7, #4]
 802396a:	685b      	ldr	r3, [r3, #4]
 802396c:	2b00      	cmp	r3, #0
 802396e:	d157      	bne.n	8023a20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8023970:	2301      	movs	r3, #1
 8023972:	e236      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8023974:	687b      	ldr	r3, [r7, #4]
 8023976:	685b      	ldr	r3, [r3, #4]
 8023978:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 802397c:	d106      	bne.n	802398c <HAL_RCC_OscConfig+0x74>
 802397e:	4b91      	ldr	r3, [pc, #580]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023980:	681b      	ldr	r3, [r3, #0]
 8023982:	4a90      	ldr	r2, [pc, #576]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023984:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8023988:	6013      	str	r3, [r2, #0]
 802398a:	e01d      	b.n	80239c8 <HAL_RCC_OscConfig+0xb0>
 802398c:	687b      	ldr	r3, [r7, #4]
 802398e:	685b      	ldr	r3, [r3, #4]
 8023990:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8023994:	d10c      	bne.n	80239b0 <HAL_RCC_OscConfig+0x98>
 8023996:	4b8b      	ldr	r3, [pc, #556]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023998:	681b      	ldr	r3, [r3, #0]
 802399a:	4a8a      	ldr	r2, [pc, #552]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 802399c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80239a0:	6013      	str	r3, [r2, #0]
 80239a2:	4b88      	ldr	r3, [pc, #544]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 80239a4:	681b      	ldr	r3, [r3, #0]
 80239a6:	4a87      	ldr	r2, [pc, #540]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 80239a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80239ac:	6013      	str	r3, [r2, #0]
 80239ae:	e00b      	b.n	80239c8 <HAL_RCC_OscConfig+0xb0>
 80239b0:	4b84      	ldr	r3, [pc, #528]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 80239b2:	681b      	ldr	r3, [r3, #0]
 80239b4:	4a83      	ldr	r2, [pc, #524]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 80239b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80239ba:	6013      	str	r3, [r2, #0]
 80239bc:	4b81      	ldr	r3, [pc, #516]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 80239be:	681b      	ldr	r3, [r3, #0]
 80239c0:	4a80      	ldr	r2, [pc, #512]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 80239c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80239c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80239c8:	687b      	ldr	r3, [r7, #4]
 80239ca:	685b      	ldr	r3, [r3, #4]
 80239cc:	2b00      	cmp	r3, #0
 80239ce:	d013      	beq.n	80239f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80239d0:	f7fe fc14 	bl	80221fc <HAL_GetTick>
 80239d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80239d6:	e008      	b.n	80239ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80239d8:	f7fe fc10 	bl	80221fc <HAL_GetTick>
 80239dc:	4602      	mov	r2, r0
 80239de:	693b      	ldr	r3, [r7, #16]
 80239e0:	1ad3      	subs	r3, r2, r3
 80239e2:	2b64      	cmp	r3, #100	; 0x64
 80239e4:	d901      	bls.n	80239ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80239e6:	2303      	movs	r3, #3
 80239e8:	e1fb      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80239ea:	4b76      	ldr	r3, [pc, #472]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 80239ec:	681b      	ldr	r3, [r3, #0]
 80239ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80239f2:	2b00      	cmp	r3, #0
 80239f4:	d0f0      	beq.n	80239d8 <HAL_RCC_OscConfig+0xc0>
 80239f6:	e014      	b.n	8023a22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80239f8:	f7fe fc00 	bl	80221fc <HAL_GetTick>
 80239fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80239fe:	e008      	b.n	8023a12 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8023a00:	f7fe fbfc 	bl	80221fc <HAL_GetTick>
 8023a04:	4602      	mov	r2, r0
 8023a06:	693b      	ldr	r3, [r7, #16]
 8023a08:	1ad3      	subs	r3, r2, r3
 8023a0a:	2b64      	cmp	r3, #100	; 0x64
 8023a0c:	d901      	bls.n	8023a12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8023a0e:	2303      	movs	r3, #3
 8023a10:	e1e7      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8023a12:	4b6c      	ldr	r3, [pc, #432]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023a14:	681b      	ldr	r3, [r3, #0]
 8023a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8023a1a:	2b00      	cmp	r3, #0
 8023a1c:	d1f0      	bne.n	8023a00 <HAL_RCC_OscConfig+0xe8>
 8023a1e:	e000      	b.n	8023a22 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8023a20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8023a22:	687b      	ldr	r3, [r7, #4]
 8023a24:	681b      	ldr	r3, [r3, #0]
 8023a26:	f003 0302 	and.w	r3, r3, #2
 8023a2a:	2b00      	cmp	r3, #0
 8023a2c:	d063      	beq.n	8023af6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8023a2e:	4b65      	ldr	r3, [pc, #404]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023a30:	689b      	ldr	r3, [r3, #8]
 8023a32:	f003 030c 	and.w	r3, r3, #12
 8023a36:	2b00      	cmp	r3, #0
 8023a38:	d00b      	beq.n	8023a52 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8023a3a:	4b62      	ldr	r3, [pc, #392]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023a3c:	689b      	ldr	r3, [r3, #8]
 8023a3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8023a42:	2b08      	cmp	r3, #8
 8023a44:	d11c      	bne.n	8023a80 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8023a46:	4b5f      	ldr	r3, [pc, #380]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023a48:	685b      	ldr	r3, [r3, #4]
 8023a4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8023a4e:	2b00      	cmp	r3, #0
 8023a50:	d116      	bne.n	8023a80 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8023a52:	4b5c      	ldr	r3, [pc, #368]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023a54:	681b      	ldr	r3, [r3, #0]
 8023a56:	f003 0302 	and.w	r3, r3, #2
 8023a5a:	2b00      	cmp	r3, #0
 8023a5c:	d005      	beq.n	8023a6a <HAL_RCC_OscConfig+0x152>
 8023a5e:	687b      	ldr	r3, [r7, #4]
 8023a60:	68db      	ldr	r3, [r3, #12]
 8023a62:	2b01      	cmp	r3, #1
 8023a64:	d001      	beq.n	8023a6a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8023a66:	2301      	movs	r3, #1
 8023a68:	e1bb      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8023a6a:	4b56      	ldr	r3, [pc, #344]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023a6c:	681b      	ldr	r3, [r3, #0]
 8023a6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8023a72:	687b      	ldr	r3, [r7, #4]
 8023a74:	691b      	ldr	r3, [r3, #16]
 8023a76:	00db      	lsls	r3, r3, #3
 8023a78:	4952      	ldr	r1, [pc, #328]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023a7a:	4313      	orrs	r3, r2
 8023a7c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8023a7e:	e03a      	b.n	8023af6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8023a80:	687b      	ldr	r3, [r7, #4]
 8023a82:	68db      	ldr	r3, [r3, #12]
 8023a84:	2b00      	cmp	r3, #0
 8023a86:	d020      	beq.n	8023aca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8023a88:	4b4f      	ldr	r3, [pc, #316]	; (8023bc8 <HAL_RCC_OscConfig+0x2b0>)
 8023a8a:	2201      	movs	r2, #1
 8023a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8023a8e:	f7fe fbb5 	bl	80221fc <HAL_GetTick>
 8023a92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8023a94:	e008      	b.n	8023aa8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8023a96:	f7fe fbb1 	bl	80221fc <HAL_GetTick>
 8023a9a:	4602      	mov	r2, r0
 8023a9c:	693b      	ldr	r3, [r7, #16]
 8023a9e:	1ad3      	subs	r3, r2, r3
 8023aa0:	2b02      	cmp	r3, #2
 8023aa2:	d901      	bls.n	8023aa8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8023aa4:	2303      	movs	r3, #3
 8023aa6:	e19c      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8023aa8:	4b46      	ldr	r3, [pc, #280]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023aaa:	681b      	ldr	r3, [r3, #0]
 8023aac:	f003 0302 	and.w	r3, r3, #2
 8023ab0:	2b00      	cmp	r3, #0
 8023ab2:	d0f0      	beq.n	8023a96 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8023ab4:	4b43      	ldr	r3, [pc, #268]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023ab6:	681b      	ldr	r3, [r3, #0]
 8023ab8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8023abc:	687b      	ldr	r3, [r7, #4]
 8023abe:	691b      	ldr	r3, [r3, #16]
 8023ac0:	00db      	lsls	r3, r3, #3
 8023ac2:	4940      	ldr	r1, [pc, #256]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023ac4:	4313      	orrs	r3, r2
 8023ac6:	600b      	str	r3, [r1, #0]
 8023ac8:	e015      	b.n	8023af6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8023aca:	4b3f      	ldr	r3, [pc, #252]	; (8023bc8 <HAL_RCC_OscConfig+0x2b0>)
 8023acc:	2200      	movs	r2, #0
 8023ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8023ad0:	f7fe fb94 	bl	80221fc <HAL_GetTick>
 8023ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8023ad6:	e008      	b.n	8023aea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8023ad8:	f7fe fb90 	bl	80221fc <HAL_GetTick>
 8023adc:	4602      	mov	r2, r0
 8023ade:	693b      	ldr	r3, [r7, #16]
 8023ae0:	1ad3      	subs	r3, r2, r3
 8023ae2:	2b02      	cmp	r3, #2
 8023ae4:	d901      	bls.n	8023aea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8023ae6:	2303      	movs	r3, #3
 8023ae8:	e17b      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8023aea:	4b36      	ldr	r3, [pc, #216]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023aec:	681b      	ldr	r3, [r3, #0]
 8023aee:	f003 0302 	and.w	r3, r3, #2
 8023af2:	2b00      	cmp	r3, #0
 8023af4:	d1f0      	bne.n	8023ad8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8023af6:	687b      	ldr	r3, [r7, #4]
 8023af8:	681b      	ldr	r3, [r3, #0]
 8023afa:	f003 0308 	and.w	r3, r3, #8
 8023afe:	2b00      	cmp	r3, #0
 8023b00:	d030      	beq.n	8023b64 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8023b02:	687b      	ldr	r3, [r7, #4]
 8023b04:	695b      	ldr	r3, [r3, #20]
 8023b06:	2b00      	cmp	r3, #0
 8023b08:	d016      	beq.n	8023b38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8023b0a:	4b30      	ldr	r3, [pc, #192]	; (8023bcc <HAL_RCC_OscConfig+0x2b4>)
 8023b0c:	2201      	movs	r2, #1
 8023b0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8023b10:	f7fe fb74 	bl	80221fc <HAL_GetTick>
 8023b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8023b16:	e008      	b.n	8023b2a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8023b18:	f7fe fb70 	bl	80221fc <HAL_GetTick>
 8023b1c:	4602      	mov	r2, r0
 8023b1e:	693b      	ldr	r3, [r7, #16]
 8023b20:	1ad3      	subs	r3, r2, r3
 8023b22:	2b02      	cmp	r3, #2
 8023b24:	d901      	bls.n	8023b2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8023b26:	2303      	movs	r3, #3
 8023b28:	e15b      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8023b2a:	4b26      	ldr	r3, [pc, #152]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023b2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8023b2e:	f003 0302 	and.w	r3, r3, #2
 8023b32:	2b00      	cmp	r3, #0
 8023b34:	d0f0      	beq.n	8023b18 <HAL_RCC_OscConfig+0x200>
 8023b36:	e015      	b.n	8023b64 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8023b38:	4b24      	ldr	r3, [pc, #144]	; (8023bcc <HAL_RCC_OscConfig+0x2b4>)
 8023b3a:	2200      	movs	r2, #0
 8023b3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8023b3e:	f7fe fb5d 	bl	80221fc <HAL_GetTick>
 8023b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8023b44:	e008      	b.n	8023b58 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8023b46:	f7fe fb59 	bl	80221fc <HAL_GetTick>
 8023b4a:	4602      	mov	r2, r0
 8023b4c:	693b      	ldr	r3, [r7, #16]
 8023b4e:	1ad3      	subs	r3, r2, r3
 8023b50:	2b02      	cmp	r3, #2
 8023b52:	d901      	bls.n	8023b58 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8023b54:	2303      	movs	r3, #3
 8023b56:	e144      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8023b58:	4b1a      	ldr	r3, [pc, #104]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023b5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8023b5c:	f003 0302 	and.w	r3, r3, #2
 8023b60:	2b00      	cmp	r3, #0
 8023b62:	d1f0      	bne.n	8023b46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8023b64:	687b      	ldr	r3, [r7, #4]
 8023b66:	681b      	ldr	r3, [r3, #0]
 8023b68:	f003 0304 	and.w	r3, r3, #4
 8023b6c:	2b00      	cmp	r3, #0
 8023b6e:	f000 80a0 	beq.w	8023cb2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8023b72:	2300      	movs	r3, #0
 8023b74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8023b76:	4b13      	ldr	r3, [pc, #76]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8023b7e:	2b00      	cmp	r3, #0
 8023b80:	d10f      	bne.n	8023ba2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8023b82:	2300      	movs	r3, #0
 8023b84:	60bb      	str	r3, [r7, #8]
 8023b86:	4b0f      	ldr	r3, [pc, #60]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023b8a:	4a0e      	ldr	r2, [pc, #56]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8023b90:	6413      	str	r3, [r2, #64]	; 0x40
 8023b92:	4b0c      	ldr	r3, [pc, #48]	; (8023bc4 <HAL_RCC_OscConfig+0x2ac>)
 8023b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8023b9a:	60bb      	str	r3, [r7, #8]
 8023b9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8023b9e:	2301      	movs	r3, #1
 8023ba0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8023ba2:	4b0b      	ldr	r3, [pc, #44]	; (8023bd0 <HAL_RCC_OscConfig+0x2b8>)
 8023ba4:	681b      	ldr	r3, [r3, #0]
 8023ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8023baa:	2b00      	cmp	r3, #0
 8023bac:	d121      	bne.n	8023bf2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8023bae:	4b08      	ldr	r3, [pc, #32]	; (8023bd0 <HAL_RCC_OscConfig+0x2b8>)
 8023bb0:	681b      	ldr	r3, [r3, #0]
 8023bb2:	4a07      	ldr	r2, [pc, #28]	; (8023bd0 <HAL_RCC_OscConfig+0x2b8>)
 8023bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8023bb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8023bba:	f7fe fb1f 	bl	80221fc <HAL_GetTick>
 8023bbe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8023bc0:	e011      	b.n	8023be6 <HAL_RCC_OscConfig+0x2ce>
 8023bc2:	bf00      	nop
 8023bc4:	40023800 	.word	0x40023800
 8023bc8:	42470000 	.word	0x42470000
 8023bcc:	42470e80 	.word	0x42470e80
 8023bd0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8023bd4:	f7fe fb12 	bl	80221fc <HAL_GetTick>
 8023bd8:	4602      	mov	r2, r0
 8023bda:	693b      	ldr	r3, [r7, #16]
 8023bdc:	1ad3      	subs	r3, r2, r3
 8023bde:	2b02      	cmp	r3, #2
 8023be0:	d901      	bls.n	8023be6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8023be2:	2303      	movs	r3, #3
 8023be4:	e0fd      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8023be6:	4b81      	ldr	r3, [pc, #516]	; (8023dec <HAL_RCC_OscConfig+0x4d4>)
 8023be8:	681b      	ldr	r3, [r3, #0]
 8023bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8023bee:	2b00      	cmp	r3, #0
 8023bf0:	d0f0      	beq.n	8023bd4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8023bf2:	687b      	ldr	r3, [r7, #4]
 8023bf4:	689b      	ldr	r3, [r3, #8]
 8023bf6:	2b01      	cmp	r3, #1
 8023bf8:	d106      	bne.n	8023c08 <HAL_RCC_OscConfig+0x2f0>
 8023bfa:	4b7d      	ldr	r3, [pc, #500]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8023bfe:	4a7c      	ldr	r2, [pc, #496]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c00:	f043 0301 	orr.w	r3, r3, #1
 8023c04:	6713      	str	r3, [r2, #112]	; 0x70
 8023c06:	e01c      	b.n	8023c42 <HAL_RCC_OscConfig+0x32a>
 8023c08:	687b      	ldr	r3, [r7, #4]
 8023c0a:	689b      	ldr	r3, [r3, #8]
 8023c0c:	2b05      	cmp	r3, #5
 8023c0e:	d10c      	bne.n	8023c2a <HAL_RCC_OscConfig+0x312>
 8023c10:	4b77      	ldr	r3, [pc, #476]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8023c14:	4a76      	ldr	r2, [pc, #472]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c16:	f043 0304 	orr.w	r3, r3, #4
 8023c1a:	6713      	str	r3, [r2, #112]	; 0x70
 8023c1c:	4b74      	ldr	r3, [pc, #464]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8023c20:	4a73      	ldr	r2, [pc, #460]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c22:	f043 0301 	orr.w	r3, r3, #1
 8023c26:	6713      	str	r3, [r2, #112]	; 0x70
 8023c28:	e00b      	b.n	8023c42 <HAL_RCC_OscConfig+0x32a>
 8023c2a:	4b71      	ldr	r3, [pc, #452]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8023c2e:	4a70      	ldr	r2, [pc, #448]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c30:	f023 0301 	bic.w	r3, r3, #1
 8023c34:	6713      	str	r3, [r2, #112]	; 0x70
 8023c36:	4b6e      	ldr	r3, [pc, #440]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8023c3a:	4a6d      	ldr	r2, [pc, #436]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c3c:	f023 0304 	bic.w	r3, r3, #4
 8023c40:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8023c42:	687b      	ldr	r3, [r7, #4]
 8023c44:	689b      	ldr	r3, [r3, #8]
 8023c46:	2b00      	cmp	r3, #0
 8023c48:	d015      	beq.n	8023c76 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8023c4a:	f7fe fad7 	bl	80221fc <HAL_GetTick>
 8023c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8023c50:	e00a      	b.n	8023c68 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8023c52:	f7fe fad3 	bl	80221fc <HAL_GetTick>
 8023c56:	4602      	mov	r2, r0
 8023c58:	693b      	ldr	r3, [r7, #16]
 8023c5a:	1ad3      	subs	r3, r2, r3
 8023c5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8023c60:	4293      	cmp	r3, r2
 8023c62:	d901      	bls.n	8023c68 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8023c64:	2303      	movs	r3, #3
 8023c66:	e0bc      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8023c68:	4b61      	ldr	r3, [pc, #388]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8023c6c:	f003 0302 	and.w	r3, r3, #2
 8023c70:	2b00      	cmp	r3, #0
 8023c72:	d0ee      	beq.n	8023c52 <HAL_RCC_OscConfig+0x33a>
 8023c74:	e014      	b.n	8023ca0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8023c76:	f7fe fac1 	bl	80221fc <HAL_GetTick>
 8023c7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8023c7c:	e00a      	b.n	8023c94 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8023c7e:	f7fe fabd 	bl	80221fc <HAL_GetTick>
 8023c82:	4602      	mov	r2, r0
 8023c84:	693b      	ldr	r3, [r7, #16]
 8023c86:	1ad3      	subs	r3, r2, r3
 8023c88:	f241 3288 	movw	r2, #5000	; 0x1388
 8023c8c:	4293      	cmp	r3, r2
 8023c8e:	d901      	bls.n	8023c94 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8023c90:	2303      	movs	r3, #3
 8023c92:	e0a6      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8023c94:	4b56      	ldr	r3, [pc, #344]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8023c98:	f003 0302 	and.w	r3, r3, #2
 8023c9c:	2b00      	cmp	r3, #0
 8023c9e:	d1ee      	bne.n	8023c7e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8023ca0:	7dfb      	ldrb	r3, [r7, #23]
 8023ca2:	2b01      	cmp	r3, #1
 8023ca4:	d105      	bne.n	8023cb2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8023ca6:	4b52      	ldr	r3, [pc, #328]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023caa:	4a51      	ldr	r2, [pc, #324]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023cac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8023cb0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8023cb2:	687b      	ldr	r3, [r7, #4]
 8023cb4:	699b      	ldr	r3, [r3, #24]
 8023cb6:	2b00      	cmp	r3, #0
 8023cb8:	f000 8092 	beq.w	8023de0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8023cbc:	4b4c      	ldr	r3, [pc, #304]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023cbe:	689b      	ldr	r3, [r3, #8]
 8023cc0:	f003 030c 	and.w	r3, r3, #12
 8023cc4:	2b08      	cmp	r3, #8
 8023cc6:	d05c      	beq.n	8023d82 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8023cc8:	687b      	ldr	r3, [r7, #4]
 8023cca:	699b      	ldr	r3, [r3, #24]
 8023ccc:	2b02      	cmp	r3, #2
 8023cce:	d141      	bne.n	8023d54 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8023cd0:	4b48      	ldr	r3, [pc, #288]	; (8023df4 <HAL_RCC_OscConfig+0x4dc>)
 8023cd2:	2200      	movs	r2, #0
 8023cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8023cd6:	f7fe fa91 	bl	80221fc <HAL_GetTick>
 8023cda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8023cdc:	e008      	b.n	8023cf0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8023cde:	f7fe fa8d 	bl	80221fc <HAL_GetTick>
 8023ce2:	4602      	mov	r2, r0
 8023ce4:	693b      	ldr	r3, [r7, #16]
 8023ce6:	1ad3      	subs	r3, r2, r3
 8023ce8:	2b02      	cmp	r3, #2
 8023cea:	d901      	bls.n	8023cf0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8023cec:	2303      	movs	r3, #3
 8023cee:	e078      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8023cf0:	4b3f      	ldr	r3, [pc, #252]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023cf2:	681b      	ldr	r3, [r3, #0]
 8023cf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8023cf8:	2b00      	cmp	r3, #0
 8023cfa:	d1f0      	bne.n	8023cde <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8023cfc:	687b      	ldr	r3, [r7, #4]
 8023cfe:	69da      	ldr	r2, [r3, #28]
 8023d00:	687b      	ldr	r3, [r7, #4]
 8023d02:	6a1b      	ldr	r3, [r3, #32]
 8023d04:	431a      	orrs	r2, r3
 8023d06:	687b      	ldr	r3, [r7, #4]
 8023d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023d0a:	019b      	lsls	r3, r3, #6
 8023d0c:	431a      	orrs	r2, r3
 8023d0e:	687b      	ldr	r3, [r7, #4]
 8023d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023d12:	085b      	lsrs	r3, r3, #1
 8023d14:	3b01      	subs	r3, #1
 8023d16:	041b      	lsls	r3, r3, #16
 8023d18:	431a      	orrs	r2, r3
 8023d1a:	687b      	ldr	r3, [r7, #4]
 8023d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023d1e:	061b      	lsls	r3, r3, #24
 8023d20:	4933      	ldr	r1, [pc, #204]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023d22:	4313      	orrs	r3, r2
 8023d24:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8023d26:	4b33      	ldr	r3, [pc, #204]	; (8023df4 <HAL_RCC_OscConfig+0x4dc>)
 8023d28:	2201      	movs	r2, #1
 8023d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8023d2c:	f7fe fa66 	bl	80221fc <HAL_GetTick>
 8023d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8023d32:	e008      	b.n	8023d46 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8023d34:	f7fe fa62 	bl	80221fc <HAL_GetTick>
 8023d38:	4602      	mov	r2, r0
 8023d3a:	693b      	ldr	r3, [r7, #16]
 8023d3c:	1ad3      	subs	r3, r2, r3
 8023d3e:	2b02      	cmp	r3, #2
 8023d40:	d901      	bls.n	8023d46 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8023d42:	2303      	movs	r3, #3
 8023d44:	e04d      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8023d46:	4b2a      	ldr	r3, [pc, #168]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023d48:	681b      	ldr	r3, [r3, #0]
 8023d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8023d4e:	2b00      	cmp	r3, #0
 8023d50:	d0f0      	beq.n	8023d34 <HAL_RCC_OscConfig+0x41c>
 8023d52:	e045      	b.n	8023de0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8023d54:	4b27      	ldr	r3, [pc, #156]	; (8023df4 <HAL_RCC_OscConfig+0x4dc>)
 8023d56:	2200      	movs	r2, #0
 8023d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8023d5a:	f7fe fa4f 	bl	80221fc <HAL_GetTick>
 8023d5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8023d60:	e008      	b.n	8023d74 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8023d62:	f7fe fa4b 	bl	80221fc <HAL_GetTick>
 8023d66:	4602      	mov	r2, r0
 8023d68:	693b      	ldr	r3, [r7, #16]
 8023d6a:	1ad3      	subs	r3, r2, r3
 8023d6c:	2b02      	cmp	r3, #2
 8023d6e:	d901      	bls.n	8023d74 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8023d70:	2303      	movs	r3, #3
 8023d72:	e036      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8023d74:	4b1e      	ldr	r3, [pc, #120]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023d76:	681b      	ldr	r3, [r3, #0]
 8023d78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8023d7c:	2b00      	cmp	r3, #0
 8023d7e:	d1f0      	bne.n	8023d62 <HAL_RCC_OscConfig+0x44a>
 8023d80:	e02e      	b.n	8023de0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8023d82:	687b      	ldr	r3, [r7, #4]
 8023d84:	699b      	ldr	r3, [r3, #24]
 8023d86:	2b01      	cmp	r3, #1
 8023d88:	d101      	bne.n	8023d8e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8023d8a:	2301      	movs	r3, #1
 8023d8c:	e029      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8023d8e:	4b18      	ldr	r3, [pc, #96]	; (8023df0 <HAL_RCC_OscConfig+0x4d8>)
 8023d90:	685b      	ldr	r3, [r3, #4]
 8023d92:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8023d94:	68fb      	ldr	r3, [r7, #12]
 8023d96:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8023d9a:	687b      	ldr	r3, [r7, #4]
 8023d9c:	69db      	ldr	r3, [r3, #28]
 8023d9e:	429a      	cmp	r2, r3
 8023da0:	d11c      	bne.n	8023ddc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8023da2:	68fb      	ldr	r3, [r7, #12]
 8023da4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8023da8:	687b      	ldr	r3, [r7, #4]
 8023daa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8023dac:	429a      	cmp	r2, r3
 8023dae:	d115      	bne.n	8023ddc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8023db0:	68fa      	ldr	r2, [r7, #12]
 8023db2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8023db6:	4013      	ands	r3, r2
 8023db8:	687a      	ldr	r2, [r7, #4]
 8023dba:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8023dbc:	4293      	cmp	r3, r2
 8023dbe:	d10d      	bne.n	8023ddc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8023dc0:	68fb      	ldr	r3, [r7, #12]
 8023dc2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8023dc6:	687b      	ldr	r3, [r7, #4]
 8023dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8023dca:	429a      	cmp	r2, r3
 8023dcc:	d106      	bne.n	8023ddc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8023dce:	68fb      	ldr	r3, [r7, #12]
 8023dd0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8023dd4:	687b      	ldr	r3, [r7, #4]
 8023dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8023dd8:	429a      	cmp	r2, r3
 8023dda:	d001      	beq.n	8023de0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8023ddc:	2301      	movs	r3, #1
 8023dde:	e000      	b.n	8023de2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8023de0:	2300      	movs	r3, #0
}
 8023de2:	4618      	mov	r0, r3
 8023de4:	3718      	adds	r7, #24
 8023de6:	46bd      	mov	sp, r7
 8023de8:	bd80      	pop	{r7, pc}
 8023dea:	bf00      	nop
 8023dec:	40007000 	.word	0x40007000
 8023df0:	40023800 	.word	0x40023800
 8023df4:	42470060 	.word	0x42470060

08023df8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8023df8:	b580      	push	{r7, lr}
 8023dfa:	b084      	sub	sp, #16
 8023dfc:	af00      	add	r7, sp, #0
 8023dfe:	6078      	str	r0, [r7, #4]
 8023e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8023e02:	687b      	ldr	r3, [r7, #4]
 8023e04:	2b00      	cmp	r3, #0
 8023e06:	d101      	bne.n	8023e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8023e08:	2301      	movs	r3, #1
 8023e0a:	e0cc      	b.n	8023fa6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8023e0c:	4b68      	ldr	r3, [pc, #416]	; (8023fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8023e0e:	681b      	ldr	r3, [r3, #0]
 8023e10:	f003 030f 	and.w	r3, r3, #15
 8023e14:	683a      	ldr	r2, [r7, #0]
 8023e16:	429a      	cmp	r2, r3
 8023e18:	d90c      	bls.n	8023e34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8023e1a:	4b65      	ldr	r3, [pc, #404]	; (8023fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8023e1c:	683a      	ldr	r2, [r7, #0]
 8023e1e:	b2d2      	uxtb	r2, r2
 8023e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8023e22:	4b63      	ldr	r3, [pc, #396]	; (8023fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8023e24:	681b      	ldr	r3, [r3, #0]
 8023e26:	f003 030f 	and.w	r3, r3, #15
 8023e2a:	683a      	ldr	r2, [r7, #0]
 8023e2c:	429a      	cmp	r2, r3
 8023e2e:	d001      	beq.n	8023e34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8023e30:	2301      	movs	r3, #1
 8023e32:	e0b8      	b.n	8023fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8023e34:	687b      	ldr	r3, [r7, #4]
 8023e36:	681b      	ldr	r3, [r3, #0]
 8023e38:	f003 0302 	and.w	r3, r3, #2
 8023e3c:	2b00      	cmp	r3, #0
 8023e3e:	d020      	beq.n	8023e82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8023e40:	687b      	ldr	r3, [r7, #4]
 8023e42:	681b      	ldr	r3, [r3, #0]
 8023e44:	f003 0304 	and.w	r3, r3, #4
 8023e48:	2b00      	cmp	r3, #0
 8023e4a:	d005      	beq.n	8023e58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8023e4c:	4b59      	ldr	r3, [pc, #356]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023e4e:	689b      	ldr	r3, [r3, #8]
 8023e50:	4a58      	ldr	r2, [pc, #352]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023e52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8023e56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8023e58:	687b      	ldr	r3, [r7, #4]
 8023e5a:	681b      	ldr	r3, [r3, #0]
 8023e5c:	f003 0308 	and.w	r3, r3, #8
 8023e60:	2b00      	cmp	r3, #0
 8023e62:	d005      	beq.n	8023e70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8023e64:	4b53      	ldr	r3, [pc, #332]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023e66:	689b      	ldr	r3, [r3, #8]
 8023e68:	4a52      	ldr	r2, [pc, #328]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023e6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8023e6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8023e70:	4b50      	ldr	r3, [pc, #320]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023e72:	689b      	ldr	r3, [r3, #8]
 8023e74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8023e78:	687b      	ldr	r3, [r7, #4]
 8023e7a:	689b      	ldr	r3, [r3, #8]
 8023e7c:	494d      	ldr	r1, [pc, #308]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023e7e:	4313      	orrs	r3, r2
 8023e80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8023e82:	687b      	ldr	r3, [r7, #4]
 8023e84:	681b      	ldr	r3, [r3, #0]
 8023e86:	f003 0301 	and.w	r3, r3, #1
 8023e8a:	2b00      	cmp	r3, #0
 8023e8c:	d044      	beq.n	8023f18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8023e8e:	687b      	ldr	r3, [r7, #4]
 8023e90:	685b      	ldr	r3, [r3, #4]
 8023e92:	2b01      	cmp	r3, #1
 8023e94:	d107      	bne.n	8023ea6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8023e96:	4b47      	ldr	r3, [pc, #284]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023e98:	681b      	ldr	r3, [r3, #0]
 8023e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8023e9e:	2b00      	cmp	r3, #0
 8023ea0:	d119      	bne.n	8023ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8023ea2:	2301      	movs	r3, #1
 8023ea4:	e07f      	b.n	8023fa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8023ea6:	687b      	ldr	r3, [r7, #4]
 8023ea8:	685b      	ldr	r3, [r3, #4]
 8023eaa:	2b02      	cmp	r3, #2
 8023eac:	d003      	beq.n	8023eb6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8023eae:	687b      	ldr	r3, [r7, #4]
 8023eb0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8023eb2:	2b03      	cmp	r3, #3
 8023eb4:	d107      	bne.n	8023ec6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8023eb6:	4b3f      	ldr	r3, [pc, #252]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023eb8:	681b      	ldr	r3, [r3, #0]
 8023eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8023ebe:	2b00      	cmp	r3, #0
 8023ec0:	d109      	bne.n	8023ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8023ec2:	2301      	movs	r3, #1
 8023ec4:	e06f      	b.n	8023fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8023ec6:	4b3b      	ldr	r3, [pc, #236]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023ec8:	681b      	ldr	r3, [r3, #0]
 8023eca:	f003 0302 	and.w	r3, r3, #2
 8023ece:	2b00      	cmp	r3, #0
 8023ed0:	d101      	bne.n	8023ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8023ed2:	2301      	movs	r3, #1
 8023ed4:	e067      	b.n	8023fa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8023ed6:	4b37      	ldr	r3, [pc, #220]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023ed8:	689b      	ldr	r3, [r3, #8]
 8023eda:	f023 0203 	bic.w	r2, r3, #3
 8023ede:	687b      	ldr	r3, [r7, #4]
 8023ee0:	685b      	ldr	r3, [r3, #4]
 8023ee2:	4934      	ldr	r1, [pc, #208]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023ee4:	4313      	orrs	r3, r2
 8023ee6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8023ee8:	f7fe f988 	bl	80221fc <HAL_GetTick>
 8023eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8023eee:	e00a      	b.n	8023f06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8023ef0:	f7fe f984 	bl	80221fc <HAL_GetTick>
 8023ef4:	4602      	mov	r2, r0
 8023ef6:	68fb      	ldr	r3, [r7, #12]
 8023ef8:	1ad3      	subs	r3, r2, r3
 8023efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8023efe:	4293      	cmp	r3, r2
 8023f00:	d901      	bls.n	8023f06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8023f02:	2303      	movs	r3, #3
 8023f04:	e04f      	b.n	8023fa6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8023f06:	4b2b      	ldr	r3, [pc, #172]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023f08:	689b      	ldr	r3, [r3, #8]
 8023f0a:	f003 020c 	and.w	r2, r3, #12
 8023f0e:	687b      	ldr	r3, [r7, #4]
 8023f10:	685b      	ldr	r3, [r3, #4]
 8023f12:	009b      	lsls	r3, r3, #2
 8023f14:	429a      	cmp	r2, r3
 8023f16:	d1eb      	bne.n	8023ef0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8023f18:	4b25      	ldr	r3, [pc, #148]	; (8023fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8023f1a:	681b      	ldr	r3, [r3, #0]
 8023f1c:	f003 030f 	and.w	r3, r3, #15
 8023f20:	683a      	ldr	r2, [r7, #0]
 8023f22:	429a      	cmp	r2, r3
 8023f24:	d20c      	bcs.n	8023f40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8023f26:	4b22      	ldr	r3, [pc, #136]	; (8023fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8023f28:	683a      	ldr	r2, [r7, #0]
 8023f2a:	b2d2      	uxtb	r2, r2
 8023f2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8023f2e:	4b20      	ldr	r3, [pc, #128]	; (8023fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8023f30:	681b      	ldr	r3, [r3, #0]
 8023f32:	f003 030f 	and.w	r3, r3, #15
 8023f36:	683a      	ldr	r2, [r7, #0]
 8023f38:	429a      	cmp	r2, r3
 8023f3a:	d001      	beq.n	8023f40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8023f3c:	2301      	movs	r3, #1
 8023f3e:	e032      	b.n	8023fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8023f40:	687b      	ldr	r3, [r7, #4]
 8023f42:	681b      	ldr	r3, [r3, #0]
 8023f44:	f003 0304 	and.w	r3, r3, #4
 8023f48:	2b00      	cmp	r3, #0
 8023f4a:	d008      	beq.n	8023f5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8023f4c:	4b19      	ldr	r3, [pc, #100]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023f4e:	689b      	ldr	r3, [r3, #8]
 8023f50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8023f54:	687b      	ldr	r3, [r7, #4]
 8023f56:	68db      	ldr	r3, [r3, #12]
 8023f58:	4916      	ldr	r1, [pc, #88]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023f5a:	4313      	orrs	r3, r2
 8023f5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8023f5e:	687b      	ldr	r3, [r7, #4]
 8023f60:	681b      	ldr	r3, [r3, #0]
 8023f62:	f003 0308 	and.w	r3, r3, #8
 8023f66:	2b00      	cmp	r3, #0
 8023f68:	d009      	beq.n	8023f7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8023f6a:	4b12      	ldr	r3, [pc, #72]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023f6c:	689b      	ldr	r3, [r3, #8]
 8023f6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8023f72:	687b      	ldr	r3, [r7, #4]
 8023f74:	691b      	ldr	r3, [r3, #16]
 8023f76:	00db      	lsls	r3, r3, #3
 8023f78:	490e      	ldr	r1, [pc, #56]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023f7a:	4313      	orrs	r3, r2
 8023f7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8023f7e:	f000 f821 	bl	8023fc4 <HAL_RCC_GetSysClockFreq>
 8023f82:	4601      	mov	r1, r0
 8023f84:	4b0b      	ldr	r3, [pc, #44]	; (8023fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8023f86:	689b      	ldr	r3, [r3, #8]
 8023f88:	091b      	lsrs	r3, r3, #4
 8023f8a:	f003 030f 	and.w	r3, r3, #15
 8023f8e:	4a0a      	ldr	r2, [pc, #40]	; (8023fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8023f90:	5cd3      	ldrb	r3, [r2, r3]
 8023f92:	fa21 f303 	lsr.w	r3, r1, r3
 8023f96:	4a09      	ldr	r2, [pc, #36]	; (8023fbc <HAL_RCC_ClockConfig+0x1c4>)
 8023f98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8023f9a:	4b09      	ldr	r3, [pc, #36]	; (8023fc0 <HAL_RCC_ClockConfig+0x1c8>)
 8023f9c:	681b      	ldr	r3, [r3, #0]
 8023f9e:	4618      	mov	r0, r3
 8023fa0:	f7fe f8e8 	bl	8022174 <HAL_InitTick>

  return HAL_OK;
 8023fa4:	2300      	movs	r3, #0
}
 8023fa6:	4618      	mov	r0, r3
 8023fa8:	3710      	adds	r7, #16
 8023faa:	46bd      	mov	sp, r7
 8023fac:	bd80      	pop	{r7, pc}
 8023fae:	bf00      	nop
 8023fb0:	40023c00 	.word	0x40023c00
 8023fb4:	40023800 	.word	0x40023800
 8023fb8:	08025274 	.word	0x08025274
 8023fbc:	20000000 	.word	0x20000000
 8023fc0:	20000004 	.word	0x20000004

08023fc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8023fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023fc6:	b085      	sub	sp, #20
 8023fc8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8023fca:	2300      	movs	r3, #0
 8023fcc:	607b      	str	r3, [r7, #4]
 8023fce:	2300      	movs	r3, #0
 8023fd0:	60fb      	str	r3, [r7, #12]
 8023fd2:	2300      	movs	r3, #0
 8023fd4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8023fd6:	2300      	movs	r3, #0
 8023fd8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8023fda:	4b50      	ldr	r3, [pc, #320]	; (802411c <HAL_RCC_GetSysClockFreq+0x158>)
 8023fdc:	689b      	ldr	r3, [r3, #8]
 8023fde:	f003 030c 	and.w	r3, r3, #12
 8023fe2:	2b04      	cmp	r3, #4
 8023fe4:	d007      	beq.n	8023ff6 <HAL_RCC_GetSysClockFreq+0x32>
 8023fe6:	2b08      	cmp	r3, #8
 8023fe8:	d008      	beq.n	8023ffc <HAL_RCC_GetSysClockFreq+0x38>
 8023fea:	2b00      	cmp	r3, #0
 8023fec:	f040 808d 	bne.w	802410a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8023ff0:	4b4b      	ldr	r3, [pc, #300]	; (8024120 <HAL_RCC_GetSysClockFreq+0x15c>)
 8023ff2:	60bb      	str	r3, [r7, #8]
       break;
 8023ff4:	e08c      	b.n	8024110 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8023ff6:	4b4b      	ldr	r3, [pc, #300]	; (8024124 <HAL_RCC_GetSysClockFreq+0x160>)
 8023ff8:	60bb      	str	r3, [r7, #8]
      break;
 8023ffa:	e089      	b.n	8024110 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8023ffc:	4b47      	ldr	r3, [pc, #284]	; (802411c <HAL_RCC_GetSysClockFreq+0x158>)
 8023ffe:	685b      	ldr	r3, [r3, #4]
 8024000:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8024004:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8024006:	4b45      	ldr	r3, [pc, #276]	; (802411c <HAL_RCC_GetSysClockFreq+0x158>)
 8024008:	685b      	ldr	r3, [r3, #4]
 802400a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802400e:	2b00      	cmp	r3, #0
 8024010:	d023      	beq.n	802405a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8024012:	4b42      	ldr	r3, [pc, #264]	; (802411c <HAL_RCC_GetSysClockFreq+0x158>)
 8024014:	685b      	ldr	r3, [r3, #4]
 8024016:	099b      	lsrs	r3, r3, #6
 8024018:	f04f 0400 	mov.w	r4, #0
 802401c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8024020:	f04f 0200 	mov.w	r2, #0
 8024024:	ea03 0501 	and.w	r5, r3, r1
 8024028:	ea04 0602 	and.w	r6, r4, r2
 802402c:	4a3d      	ldr	r2, [pc, #244]	; (8024124 <HAL_RCC_GetSysClockFreq+0x160>)
 802402e:	fb02 f106 	mul.w	r1, r2, r6
 8024032:	2200      	movs	r2, #0
 8024034:	fb02 f205 	mul.w	r2, r2, r5
 8024038:	440a      	add	r2, r1
 802403a:	493a      	ldr	r1, [pc, #232]	; (8024124 <HAL_RCC_GetSysClockFreq+0x160>)
 802403c:	fba5 0101 	umull	r0, r1, r5, r1
 8024040:	1853      	adds	r3, r2, r1
 8024042:	4619      	mov	r1, r3
 8024044:	687b      	ldr	r3, [r7, #4]
 8024046:	f04f 0400 	mov.w	r4, #0
 802404a:	461a      	mov	r2, r3
 802404c:	4623      	mov	r3, r4
 802404e:	f7fb fff7 	bl	8020040 <__aeabi_uldivmod>
 8024052:	4603      	mov	r3, r0
 8024054:	460c      	mov	r4, r1
 8024056:	60fb      	str	r3, [r7, #12]
 8024058:	e049      	b.n	80240ee <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 802405a:	4b30      	ldr	r3, [pc, #192]	; (802411c <HAL_RCC_GetSysClockFreq+0x158>)
 802405c:	685b      	ldr	r3, [r3, #4]
 802405e:	099b      	lsrs	r3, r3, #6
 8024060:	f04f 0400 	mov.w	r4, #0
 8024064:	f240 11ff 	movw	r1, #511	; 0x1ff
 8024068:	f04f 0200 	mov.w	r2, #0
 802406c:	ea03 0501 	and.w	r5, r3, r1
 8024070:	ea04 0602 	and.w	r6, r4, r2
 8024074:	4629      	mov	r1, r5
 8024076:	4632      	mov	r2, r6
 8024078:	f04f 0300 	mov.w	r3, #0
 802407c:	f04f 0400 	mov.w	r4, #0
 8024080:	0154      	lsls	r4, r2, #5
 8024082:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8024086:	014b      	lsls	r3, r1, #5
 8024088:	4619      	mov	r1, r3
 802408a:	4622      	mov	r2, r4
 802408c:	1b49      	subs	r1, r1, r5
 802408e:	eb62 0206 	sbc.w	r2, r2, r6
 8024092:	f04f 0300 	mov.w	r3, #0
 8024096:	f04f 0400 	mov.w	r4, #0
 802409a:	0194      	lsls	r4, r2, #6
 802409c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80240a0:	018b      	lsls	r3, r1, #6
 80240a2:	1a5b      	subs	r3, r3, r1
 80240a4:	eb64 0402 	sbc.w	r4, r4, r2
 80240a8:	f04f 0100 	mov.w	r1, #0
 80240ac:	f04f 0200 	mov.w	r2, #0
 80240b0:	00e2      	lsls	r2, r4, #3
 80240b2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80240b6:	00d9      	lsls	r1, r3, #3
 80240b8:	460b      	mov	r3, r1
 80240ba:	4614      	mov	r4, r2
 80240bc:	195b      	adds	r3, r3, r5
 80240be:	eb44 0406 	adc.w	r4, r4, r6
 80240c2:	f04f 0100 	mov.w	r1, #0
 80240c6:	f04f 0200 	mov.w	r2, #0
 80240ca:	02a2      	lsls	r2, r4, #10
 80240cc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80240d0:	0299      	lsls	r1, r3, #10
 80240d2:	460b      	mov	r3, r1
 80240d4:	4614      	mov	r4, r2
 80240d6:	4618      	mov	r0, r3
 80240d8:	4621      	mov	r1, r4
 80240da:	687b      	ldr	r3, [r7, #4]
 80240dc:	f04f 0400 	mov.w	r4, #0
 80240e0:	461a      	mov	r2, r3
 80240e2:	4623      	mov	r3, r4
 80240e4:	f7fb ffac 	bl	8020040 <__aeabi_uldivmod>
 80240e8:	4603      	mov	r3, r0
 80240ea:	460c      	mov	r4, r1
 80240ec:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80240ee:	4b0b      	ldr	r3, [pc, #44]	; (802411c <HAL_RCC_GetSysClockFreq+0x158>)
 80240f0:	685b      	ldr	r3, [r3, #4]
 80240f2:	0c1b      	lsrs	r3, r3, #16
 80240f4:	f003 0303 	and.w	r3, r3, #3
 80240f8:	3301      	adds	r3, #1
 80240fa:	005b      	lsls	r3, r3, #1
 80240fc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80240fe:	68fa      	ldr	r2, [r7, #12]
 8024100:	683b      	ldr	r3, [r7, #0]
 8024102:	fbb2 f3f3 	udiv	r3, r2, r3
 8024106:	60bb      	str	r3, [r7, #8]
      break;
 8024108:	e002      	b.n	8024110 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 802410a:	4b05      	ldr	r3, [pc, #20]	; (8024120 <HAL_RCC_GetSysClockFreq+0x15c>)
 802410c:	60bb      	str	r3, [r7, #8]
      break;
 802410e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8024110:	68bb      	ldr	r3, [r7, #8]
}
 8024112:	4618      	mov	r0, r3
 8024114:	3714      	adds	r7, #20
 8024116:	46bd      	mov	sp, r7
 8024118:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802411a:	bf00      	nop
 802411c:	40023800 	.word	0x40023800
 8024120:	00f42400 	.word	0x00f42400
 8024124:	00b71b00 	.word	0x00b71b00

08024128 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8024128:	b480      	push	{r7}
 802412a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 802412c:	4b03      	ldr	r3, [pc, #12]	; (802413c <HAL_RCC_GetHCLKFreq+0x14>)
 802412e:	681b      	ldr	r3, [r3, #0]
}
 8024130:	4618      	mov	r0, r3
 8024132:	46bd      	mov	sp, r7
 8024134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024138:	4770      	bx	lr
 802413a:	bf00      	nop
 802413c:	20000000 	.word	0x20000000

08024140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8024140:	b580      	push	{r7, lr}
 8024142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8024144:	f7ff fff0 	bl	8024128 <HAL_RCC_GetHCLKFreq>
 8024148:	4601      	mov	r1, r0
 802414a:	4b05      	ldr	r3, [pc, #20]	; (8024160 <HAL_RCC_GetPCLK1Freq+0x20>)
 802414c:	689b      	ldr	r3, [r3, #8]
 802414e:	0a9b      	lsrs	r3, r3, #10
 8024150:	f003 0307 	and.w	r3, r3, #7
 8024154:	4a03      	ldr	r2, [pc, #12]	; (8024164 <HAL_RCC_GetPCLK1Freq+0x24>)
 8024156:	5cd3      	ldrb	r3, [r2, r3]
 8024158:	fa21 f303 	lsr.w	r3, r1, r3
}
 802415c:	4618      	mov	r0, r3
 802415e:	bd80      	pop	{r7, pc}
 8024160:	40023800 	.word	0x40023800
 8024164:	08025284 	.word	0x08025284

08024168 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8024168:	b580      	push	{r7, lr}
 802416a:	b082      	sub	sp, #8
 802416c:	af00      	add	r7, sp, #0
 802416e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8024170:	687b      	ldr	r3, [r7, #4]
 8024172:	2b00      	cmp	r3, #0
 8024174:	d101      	bne.n	802417a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8024176:	2301      	movs	r3, #1
 8024178:	e056      	b.n	8024228 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 802417a:	687b      	ldr	r3, [r7, #4]
 802417c:	2200      	movs	r2, #0
 802417e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8024180:	687b      	ldr	r3, [r7, #4]
 8024182:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8024186:	b2db      	uxtb	r3, r3
 8024188:	2b00      	cmp	r3, #0
 802418a:	d106      	bne.n	802419a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 802418c:	687b      	ldr	r3, [r7, #4]
 802418e:	2200      	movs	r2, #0
 8024190:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8024194:	6878      	ldr	r0, [r7, #4]
 8024196:	f7fd fbbb 	bl	8021910 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 802419a:	687b      	ldr	r3, [r7, #4]
 802419c:	2202      	movs	r2, #2
 802419e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80241a2:	687b      	ldr	r3, [r7, #4]
 80241a4:	681b      	ldr	r3, [r3, #0]
 80241a6:	681a      	ldr	r2, [r3, #0]
 80241a8:	687b      	ldr	r3, [r7, #4]
 80241aa:	681b      	ldr	r3, [r3, #0]
 80241ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80241b0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80241b2:	687b      	ldr	r3, [r7, #4]
 80241b4:	685a      	ldr	r2, [r3, #4]
 80241b6:	687b      	ldr	r3, [r7, #4]
 80241b8:	689b      	ldr	r3, [r3, #8]
 80241ba:	431a      	orrs	r2, r3
 80241bc:	687b      	ldr	r3, [r7, #4]
 80241be:	68db      	ldr	r3, [r3, #12]
 80241c0:	431a      	orrs	r2, r3
 80241c2:	687b      	ldr	r3, [r7, #4]
 80241c4:	691b      	ldr	r3, [r3, #16]
 80241c6:	431a      	orrs	r2, r3
 80241c8:	687b      	ldr	r3, [r7, #4]
 80241ca:	695b      	ldr	r3, [r3, #20]
 80241cc:	431a      	orrs	r2, r3
 80241ce:	687b      	ldr	r3, [r7, #4]
 80241d0:	699b      	ldr	r3, [r3, #24]
 80241d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80241d6:	431a      	orrs	r2, r3
 80241d8:	687b      	ldr	r3, [r7, #4]
 80241da:	69db      	ldr	r3, [r3, #28]
 80241dc:	431a      	orrs	r2, r3
 80241de:	687b      	ldr	r3, [r7, #4]
 80241e0:	6a1b      	ldr	r3, [r3, #32]
 80241e2:	ea42 0103 	orr.w	r1, r2, r3
 80241e6:	687b      	ldr	r3, [r7, #4]
 80241e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80241ea:	687b      	ldr	r3, [r7, #4]
 80241ec:	681b      	ldr	r3, [r3, #0]
 80241ee:	430a      	orrs	r2, r1
 80241f0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80241f2:	687b      	ldr	r3, [r7, #4]
 80241f4:	699b      	ldr	r3, [r3, #24]
 80241f6:	0c1b      	lsrs	r3, r3, #16
 80241f8:	f003 0104 	and.w	r1, r3, #4
 80241fc:	687b      	ldr	r3, [r7, #4]
 80241fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8024200:	687b      	ldr	r3, [r7, #4]
 8024202:	681b      	ldr	r3, [r3, #0]
 8024204:	430a      	orrs	r2, r1
 8024206:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8024208:	687b      	ldr	r3, [r7, #4]
 802420a:	681b      	ldr	r3, [r3, #0]
 802420c:	69da      	ldr	r2, [r3, #28]
 802420e:	687b      	ldr	r3, [r7, #4]
 8024210:	681b      	ldr	r3, [r3, #0]
 8024212:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8024216:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8024218:	687b      	ldr	r3, [r7, #4]
 802421a:	2200      	movs	r2, #0
 802421c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 802421e:	687b      	ldr	r3, [r7, #4]
 8024220:	2201      	movs	r2, #1
 8024222:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8024226:	2300      	movs	r3, #0
}
 8024228:	4618      	mov	r0, r3
 802422a:	3708      	adds	r7, #8
 802422c:	46bd      	mov	sp, r7
 802422e:	bd80      	pop	{r7, pc}

08024230 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8024230:	b580      	push	{r7, lr}
 8024232:	b082      	sub	sp, #8
 8024234:	af00      	add	r7, sp, #0
 8024236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8024238:	687b      	ldr	r3, [r7, #4]
 802423a:	2b00      	cmp	r3, #0
 802423c:	d101      	bne.n	8024242 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 802423e:	2301      	movs	r3, #1
 8024240:	e01d      	b.n	802427e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8024242:	687b      	ldr	r3, [r7, #4]
 8024244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8024248:	b2db      	uxtb	r3, r3
 802424a:	2b00      	cmp	r3, #0
 802424c:	d106      	bne.n	802425c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 802424e:	687b      	ldr	r3, [r7, #4]
 8024250:	2200      	movs	r2, #0
 8024252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8024256:	6878      	ldr	r0, [r7, #4]
 8024258:	f7fd fbf0 	bl	8021a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 802425c:	687b      	ldr	r3, [r7, #4]
 802425e:	2202      	movs	r2, #2
 8024260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8024264:	687b      	ldr	r3, [r7, #4]
 8024266:	681a      	ldr	r2, [r3, #0]
 8024268:	687b      	ldr	r3, [r7, #4]
 802426a:	3304      	adds	r3, #4
 802426c:	4619      	mov	r1, r3
 802426e:	4610      	mov	r0, r2
 8024270:	f000 fbd6 	bl	8024a20 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8024274:	687b      	ldr	r3, [r7, #4]
 8024276:	2201      	movs	r2, #1
 8024278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 802427c:	2300      	movs	r3, #0
}
 802427e:	4618      	mov	r0, r3
 8024280:	3708      	adds	r7, #8
 8024282:	46bd      	mov	sp, r7
 8024284:	bd80      	pop	{r7, pc}

08024286 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8024286:	b480      	push	{r7}
 8024288:	b085      	sub	sp, #20
 802428a:	af00      	add	r7, sp, #0
 802428c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 802428e:	687b      	ldr	r3, [r7, #4]
 8024290:	681b      	ldr	r3, [r3, #0]
 8024292:	68da      	ldr	r2, [r3, #12]
 8024294:	687b      	ldr	r3, [r7, #4]
 8024296:	681b      	ldr	r3, [r3, #0]
 8024298:	f042 0201 	orr.w	r2, r2, #1
 802429c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 802429e:	687b      	ldr	r3, [r7, #4]
 80242a0:	681b      	ldr	r3, [r3, #0]
 80242a2:	689b      	ldr	r3, [r3, #8]
 80242a4:	f003 0307 	and.w	r3, r3, #7
 80242a8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80242aa:	68fb      	ldr	r3, [r7, #12]
 80242ac:	2b06      	cmp	r3, #6
 80242ae:	d007      	beq.n	80242c0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80242b0:	687b      	ldr	r3, [r7, #4]
 80242b2:	681b      	ldr	r3, [r3, #0]
 80242b4:	681a      	ldr	r2, [r3, #0]
 80242b6:	687b      	ldr	r3, [r7, #4]
 80242b8:	681b      	ldr	r3, [r3, #0]
 80242ba:	f042 0201 	orr.w	r2, r2, #1
 80242be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80242c0:	2300      	movs	r3, #0
}
 80242c2:	4618      	mov	r0, r3
 80242c4:	3714      	adds	r7, #20
 80242c6:	46bd      	mov	sp, r7
 80242c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242cc:	4770      	bx	lr

080242ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80242ce:	b580      	push	{r7, lr}
 80242d0:	b082      	sub	sp, #8
 80242d2:	af00      	add	r7, sp, #0
 80242d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80242d6:	687b      	ldr	r3, [r7, #4]
 80242d8:	2b00      	cmp	r3, #0
 80242da:	d101      	bne.n	80242e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80242dc:	2301      	movs	r3, #1
 80242de:	e01d      	b.n	802431c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80242e0:	687b      	ldr	r3, [r7, #4]
 80242e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80242e6:	b2db      	uxtb	r3, r3
 80242e8:	2b00      	cmp	r3, #0
 80242ea:	d106      	bne.n	80242fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80242ec:	687b      	ldr	r3, [r7, #4]
 80242ee:	2200      	movs	r2, #0
 80242f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80242f4:	6878      	ldr	r0, [r7, #4]
 80242f6:	f7fd fb53 	bl	80219a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80242fa:	687b      	ldr	r3, [r7, #4]
 80242fc:	2202      	movs	r2, #2
 80242fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8024302:	687b      	ldr	r3, [r7, #4]
 8024304:	681a      	ldr	r2, [r3, #0]
 8024306:	687b      	ldr	r3, [r7, #4]
 8024308:	3304      	adds	r3, #4
 802430a:	4619      	mov	r1, r3
 802430c:	4610      	mov	r0, r2
 802430e:	f000 fb87 	bl	8024a20 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8024312:	687b      	ldr	r3, [r7, #4]
 8024314:	2201      	movs	r2, #1
 8024316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 802431a:	2300      	movs	r3, #0
}
 802431c:	4618      	mov	r0, r3
 802431e:	3708      	adds	r7, #8
 8024320:	46bd      	mov	sp, r7
 8024322:	bd80      	pop	{r7, pc}

08024324 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8024324:	b580      	push	{r7, lr}
 8024326:	b084      	sub	sp, #16
 8024328:	af00      	add	r7, sp, #0
 802432a:	6078      	str	r0, [r7, #4]
 802432c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 802432e:	687b      	ldr	r3, [r7, #4]
 8024330:	681b      	ldr	r3, [r3, #0]
 8024332:	2201      	movs	r2, #1
 8024334:	6839      	ldr	r1, [r7, #0]
 8024336:	4618      	mov	r0, r3
 8024338:	f000 fe5c 	bl	8024ff4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 802433c:	687b      	ldr	r3, [r7, #4]
 802433e:	681b      	ldr	r3, [r3, #0]
 8024340:	4a15      	ldr	r2, [pc, #84]	; (8024398 <HAL_TIM_PWM_Start+0x74>)
 8024342:	4293      	cmp	r3, r2
 8024344:	d004      	beq.n	8024350 <HAL_TIM_PWM_Start+0x2c>
 8024346:	687b      	ldr	r3, [r7, #4]
 8024348:	681b      	ldr	r3, [r3, #0]
 802434a:	4a14      	ldr	r2, [pc, #80]	; (802439c <HAL_TIM_PWM_Start+0x78>)
 802434c:	4293      	cmp	r3, r2
 802434e:	d101      	bne.n	8024354 <HAL_TIM_PWM_Start+0x30>
 8024350:	2301      	movs	r3, #1
 8024352:	e000      	b.n	8024356 <HAL_TIM_PWM_Start+0x32>
 8024354:	2300      	movs	r3, #0
 8024356:	2b00      	cmp	r3, #0
 8024358:	d007      	beq.n	802436a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 802435a:	687b      	ldr	r3, [r7, #4]
 802435c:	681b      	ldr	r3, [r3, #0]
 802435e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8024360:	687b      	ldr	r3, [r7, #4]
 8024362:	681b      	ldr	r3, [r3, #0]
 8024364:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8024368:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 802436a:	687b      	ldr	r3, [r7, #4]
 802436c:	681b      	ldr	r3, [r3, #0]
 802436e:	689b      	ldr	r3, [r3, #8]
 8024370:	f003 0307 	and.w	r3, r3, #7
 8024374:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8024376:	68fb      	ldr	r3, [r7, #12]
 8024378:	2b06      	cmp	r3, #6
 802437a:	d007      	beq.n	802438c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 802437c:	687b      	ldr	r3, [r7, #4]
 802437e:	681b      	ldr	r3, [r3, #0]
 8024380:	681a      	ldr	r2, [r3, #0]
 8024382:	687b      	ldr	r3, [r7, #4]
 8024384:	681b      	ldr	r3, [r3, #0]
 8024386:	f042 0201 	orr.w	r2, r2, #1
 802438a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 802438c:	2300      	movs	r3, #0
}
 802438e:	4618      	mov	r0, r3
 8024390:	3710      	adds	r7, #16
 8024392:	46bd      	mov	sp, r7
 8024394:	bd80      	pop	{r7, pc}
 8024396:	bf00      	nop
 8024398:	40010000 	.word	0x40010000
 802439c:	40010400 	.word	0x40010400

080243a0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80243a0:	b580      	push	{r7, lr}
 80243a2:	b086      	sub	sp, #24
 80243a4:	af00      	add	r7, sp, #0
 80243a6:	6078      	str	r0, [r7, #4]
 80243a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80243aa:	687b      	ldr	r3, [r7, #4]
 80243ac:	2b00      	cmp	r3, #0
 80243ae:	d101      	bne.n	80243b4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80243b0:	2301      	movs	r3, #1
 80243b2:	e083      	b.n	80244bc <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80243b4:	687b      	ldr	r3, [r7, #4]
 80243b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80243ba:	b2db      	uxtb	r3, r3
 80243bc:	2b00      	cmp	r3, #0
 80243be:	d106      	bne.n	80243ce <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80243c0:	687b      	ldr	r3, [r7, #4]
 80243c2:	2200      	movs	r2, #0
 80243c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80243c8:	6878      	ldr	r0, [r7, #4]
 80243ca:	f7fd fbcd 	bl	8021b68 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80243ce:	687b      	ldr	r3, [r7, #4]
 80243d0:	2202      	movs	r2, #2
 80243d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80243d6:	687b      	ldr	r3, [r7, #4]
 80243d8:	681b      	ldr	r3, [r3, #0]
 80243da:	689b      	ldr	r3, [r3, #8]
 80243dc:	687a      	ldr	r2, [r7, #4]
 80243de:	6812      	ldr	r2, [r2, #0]
 80243e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80243e4:	f023 0307 	bic.w	r3, r3, #7
 80243e8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80243ea:	687b      	ldr	r3, [r7, #4]
 80243ec:	681a      	ldr	r2, [r3, #0]
 80243ee:	687b      	ldr	r3, [r7, #4]
 80243f0:	3304      	adds	r3, #4
 80243f2:	4619      	mov	r1, r3
 80243f4:	4610      	mov	r0, r2
 80243f6:	f000 fb13 	bl	8024a20 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80243fa:	687b      	ldr	r3, [r7, #4]
 80243fc:	681b      	ldr	r3, [r3, #0]
 80243fe:	689b      	ldr	r3, [r3, #8]
 8024400:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8024402:	687b      	ldr	r3, [r7, #4]
 8024404:	681b      	ldr	r3, [r3, #0]
 8024406:	699b      	ldr	r3, [r3, #24]
 8024408:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 802440a:	687b      	ldr	r3, [r7, #4]
 802440c:	681b      	ldr	r3, [r3, #0]
 802440e:	6a1b      	ldr	r3, [r3, #32]
 8024410:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8024412:	683b      	ldr	r3, [r7, #0]
 8024414:	681b      	ldr	r3, [r3, #0]
 8024416:	697a      	ldr	r2, [r7, #20]
 8024418:	4313      	orrs	r3, r2
 802441a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 802441c:	693b      	ldr	r3, [r7, #16]
 802441e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024422:	f023 0303 	bic.w	r3, r3, #3
 8024426:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8024428:	683b      	ldr	r3, [r7, #0]
 802442a:	689a      	ldr	r2, [r3, #8]
 802442c:	683b      	ldr	r3, [r7, #0]
 802442e:	699b      	ldr	r3, [r3, #24]
 8024430:	021b      	lsls	r3, r3, #8
 8024432:	4313      	orrs	r3, r2
 8024434:	693a      	ldr	r2, [r7, #16]
 8024436:	4313      	orrs	r3, r2
 8024438:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 802443a:	693b      	ldr	r3, [r7, #16]
 802443c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8024440:	f023 030c 	bic.w	r3, r3, #12
 8024444:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8024446:	693b      	ldr	r3, [r7, #16]
 8024448:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 802444c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8024450:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8024452:	683b      	ldr	r3, [r7, #0]
 8024454:	68da      	ldr	r2, [r3, #12]
 8024456:	683b      	ldr	r3, [r7, #0]
 8024458:	69db      	ldr	r3, [r3, #28]
 802445a:	021b      	lsls	r3, r3, #8
 802445c:	4313      	orrs	r3, r2
 802445e:	693a      	ldr	r2, [r7, #16]
 8024460:	4313      	orrs	r3, r2
 8024462:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8024464:	683b      	ldr	r3, [r7, #0]
 8024466:	691b      	ldr	r3, [r3, #16]
 8024468:	011a      	lsls	r2, r3, #4
 802446a:	683b      	ldr	r3, [r7, #0]
 802446c:	6a1b      	ldr	r3, [r3, #32]
 802446e:	031b      	lsls	r3, r3, #12
 8024470:	4313      	orrs	r3, r2
 8024472:	693a      	ldr	r2, [r7, #16]
 8024474:	4313      	orrs	r3, r2
 8024476:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8024478:	68fb      	ldr	r3, [r7, #12]
 802447a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 802447e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8024480:	68fb      	ldr	r3, [r7, #12]
 8024482:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8024486:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8024488:	683b      	ldr	r3, [r7, #0]
 802448a:	685a      	ldr	r2, [r3, #4]
 802448c:	683b      	ldr	r3, [r7, #0]
 802448e:	695b      	ldr	r3, [r3, #20]
 8024490:	011b      	lsls	r3, r3, #4
 8024492:	4313      	orrs	r3, r2
 8024494:	68fa      	ldr	r2, [r7, #12]
 8024496:	4313      	orrs	r3, r2
 8024498:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 802449a:	687b      	ldr	r3, [r7, #4]
 802449c:	681b      	ldr	r3, [r3, #0]
 802449e:	697a      	ldr	r2, [r7, #20]
 80244a0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80244a2:	687b      	ldr	r3, [r7, #4]
 80244a4:	681b      	ldr	r3, [r3, #0]
 80244a6:	693a      	ldr	r2, [r7, #16]
 80244a8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80244aa:	687b      	ldr	r3, [r7, #4]
 80244ac:	681b      	ldr	r3, [r3, #0]
 80244ae:	68fa      	ldr	r2, [r7, #12]
 80244b0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80244b2:	687b      	ldr	r3, [r7, #4]
 80244b4:	2201      	movs	r2, #1
 80244b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80244ba:	2300      	movs	r3, #0
}
 80244bc:	4618      	mov	r0, r3
 80244be:	3718      	adds	r7, #24
 80244c0:	46bd      	mov	sp, r7
 80244c2:	bd80      	pop	{r7, pc}

080244c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80244c4:	b580      	push	{r7, lr}
 80244c6:	b082      	sub	sp, #8
 80244c8:	af00      	add	r7, sp, #0
 80244ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80244cc:	687b      	ldr	r3, [r7, #4]
 80244ce:	681b      	ldr	r3, [r3, #0]
 80244d0:	691b      	ldr	r3, [r3, #16]
 80244d2:	f003 0302 	and.w	r3, r3, #2
 80244d6:	2b02      	cmp	r3, #2
 80244d8:	d122      	bne.n	8024520 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80244da:	687b      	ldr	r3, [r7, #4]
 80244dc:	681b      	ldr	r3, [r3, #0]
 80244de:	68db      	ldr	r3, [r3, #12]
 80244e0:	f003 0302 	and.w	r3, r3, #2
 80244e4:	2b02      	cmp	r3, #2
 80244e6:	d11b      	bne.n	8024520 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80244e8:	687b      	ldr	r3, [r7, #4]
 80244ea:	681b      	ldr	r3, [r3, #0]
 80244ec:	f06f 0202 	mvn.w	r2, #2
 80244f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80244f2:	687b      	ldr	r3, [r7, #4]
 80244f4:	2201      	movs	r2, #1
 80244f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80244f8:	687b      	ldr	r3, [r7, #4]
 80244fa:	681b      	ldr	r3, [r3, #0]
 80244fc:	699b      	ldr	r3, [r3, #24]
 80244fe:	f003 0303 	and.w	r3, r3, #3
 8024502:	2b00      	cmp	r3, #0
 8024504:	d003      	beq.n	802450e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8024506:	6878      	ldr	r0, [r7, #4]
 8024508:	f000 fa6b 	bl	80249e2 <HAL_TIM_IC_CaptureCallback>
 802450c:	e005      	b.n	802451a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 802450e:	6878      	ldr	r0, [r7, #4]
 8024510:	f000 fa5d 	bl	80249ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8024514:	6878      	ldr	r0, [r7, #4]
 8024516:	f000 fa6e 	bl	80249f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 802451a:	687b      	ldr	r3, [r7, #4]
 802451c:	2200      	movs	r2, #0
 802451e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8024520:	687b      	ldr	r3, [r7, #4]
 8024522:	681b      	ldr	r3, [r3, #0]
 8024524:	691b      	ldr	r3, [r3, #16]
 8024526:	f003 0304 	and.w	r3, r3, #4
 802452a:	2b04      	cmp	r3, #4
 802452c:	d122      	bne.n	8024574 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 802452e:	687b      	ldr	r3, [r7, #4]
 8024530:	681b      	ldr	r3, [r3, #0]
 8024532:	68db      	ldr	r3, [r3, #12]
 8024534:	f003 0304 	and.w	r3, r3, #4
 8024538:	2b04      	cmp	r3, #4
 802453a:	d11b      	bne.n	8024574 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 802453c:	687b      	ldr	r3, [r7, #4]
 802453e:	681b      	ldr	r3, [r3, #0]
 8024540:	f06f 0204 	mvn.w	r2, #4
 8024544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8024546:	687b      	ldr	r3, [r7, #4]
 8024548:	2202      	movs	r2, #2
 802454a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 802454c:	687b      	ldr	r3, [r7, #4]
 802454e:	681b      	ldr	r3, [r3, #0]
 8024550:	699b      	ldr	r3, [r3, #24]
 8024552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8024556:	2b00      	cmp	r3, #0
 8024558:	d003      	beq.n	8024562 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 802455a:	6878      	ldr	r0, [r7, #4]
 802455c:	f000 fa41 	bl	80249e2 <HAL_TIM_IC_CaptureCallback>
 8024560:	e005      	b.n	802456e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8024562:	6878      	ldr	r0, [r7, #4]
 8024564:	f000 fa33 	bl	80249ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8024568:	6878      	ldr	r0, [r7, #4]
 802456a:	f000 fa44 	bl	80249f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 802456e:	687b      	ldr	r3, [r7, #4]
 8024570:	2200      	movs	r2, #0
 8024572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8024574:	687b      	ldr	r3, [r7, #4]
 8024576:	681b      	ldr	r3, [r3, #0]
 8024578:	691b      	ldr	r3, [r3, #16]
 802457a:	f003 0308 	and.w	r3, r3, #8
 802457e:	2b08      	cmp	r3, #8
 8024580:	d122      	bne.n	80245c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8024582:	687b      	ldr	r3, [r7, #4]
 8024584:	681b      	ldr	r3, [r3, #0]
 8024586:	68db      	ldr	r3, [r3, #12]
 8024588:	f003 0308 	and.w	r3, r3, #8
 802458c:	2b08      	cmp	r3, #8
 802458e:	d11b      	bne.n	80245c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8024590:	687b      	ldr	r3, [r7, #4]
 8024592:	681b      	ldr	r3, [r3, #0]
 8024594:	f06f 0208 	mvn.w	r2, #8
 8024598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 802459a:	687b      	ldr	r3, [r7, #4]
 802459c:	2204      	movs	r2, #4
 802459e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80245a0:	687b      	ldr	r3, [r7, #4]
 80245a2:	681b      	ldr	r3, [r3, #0]
 80245a4:	69db      	ldr	r3, [r3, #28]
 80245a6:	f003 0303 	and.w	r3, r3, #3
 80245aa:	2b00      	cmp	r3, #0
 80245ac:	d003      	beq.n	80245b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80245ae:	6878      	ldr	r0, [r7, #4]
 80245b0:	f000 fa17 	bl	80249e2 <HAL_TIM_IC_CaptureCallback>
 80245b4:	e005      	b.n	80245c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80245b6:	6878      	ldr	r0, [r7, #4]
 80245b8:	f000 fa09 	bl	80249ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80245bc:	6878      	ldr	r0, [r7, #4]
 80245be:	f000 fa1a 	bl	80249f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80245c2:	687b      	ldr	r3, [r7, #4]
 80245c4:	2200      	movs	r2, #0
 80245c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80245c8:	687b      	ldr	r3, [r7, #4]
 80245ca:	681b      	ldr	r3, [r3, #0]
 80245cc:	691b      	ldr	r3, [r3, #16]
 80245ce:	f003 0310 	and.w	r3, r3, #16
 80245d2:	2b10      	cmp	r3, #16
 80245d4:	d122      	bne.n	802461c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80245d6:	687b      	ldr	r3, [r7, #4]
 80245d8:	681b      	ldr	r3, [r3, #0]
 80245da:	68db      	ldr	r3, [r3, #12]
 80245dc:	f003 0310 	and.w	r3, r3, #16
 80245e0:	2b10      	cmp	r3, #16
 80245e2:	d11b      	bne.n	802461c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80245e4:	687b      	ldr	r3, [r7, #4]
 80245e6:	681b      	ldr	r3, [r3, #0]
 80245e8:	f06f 0210 	mvn.w	r2, #16
 80245ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80245ee:	687b      	ldr	r3, [r7, #4]
 80245f0:	2208      	movs	r2, #8
 80245f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80245f4:	687b      	ldr	r3, [r7, #4]
 80245f6:	681b      	ldr	r3, [r3, #0]
 80245f8:	69db      	ldr	r3, [r3, #28]
 80245fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80245fe:	2b00      	cmp	r3, #0
 8024600:	d003      	beq.n	802460a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8024602:	6878      	ldr	r0, [r7, #4]
 8024604:	f000 f9ed 	bl	80249e2 <HAL_TIM_IC_CaptureCallback>
 8024608:	e005      	b.n	8024616 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 802460a:	6878      	ldr	r0, [r7, #4]
 802460c:	f000 f9df 	bl	80249ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8024610:	6878      	ldr	r0, [r7, #4]
 8024612:	f000 f9f0 	bl	80249f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8024616:	687b      	ldr	r3, [r7, #4]
 8024618:	2200      	movs	r2, #0
 802461a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 802461c:	687b      	ldr	r3, [r7, #4]
 802461e:	681b      	ldr	r3, [r3, #0]
 8024620:	691b      	ldr	r3, [r3, #16]
 8024622:	f003 0301 	and.w	r3, r3, #1
 8024626:	2b01      	cmp	r3, #1
 8024628:	d10e      	bne.n	8024648 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 802462a:	687b      	ldr	r3, [r7, #4]
 802462c:	681b      	ldr	r3, [r3, #0]
 802462e:	68db      	ldr	r3, [r3, #12]
 8024630:	f003 0301 	and.w	r3, r3, #1
 8024634:	2b01      	cmp	r3, #1
 8024636:	d107      	bne.n	8024648 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8024638:	687b      	ldr	r3, [r7, #4]
 802463a:	681b      	ldr	r3, [r3, #0]
 802463c:	f06f 0201 	mvn.w	r2, #1
 8024640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8024642:	6878      	ldr	r0, [r7, #4]
 8024644:	f7fc f9dc 	bl	8020a00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8024648:	687b      	ldr	r3, [r7, #4]
 802464a:	681b      	ldr	r3, [r3, #0]
 802464c:	691b      	ldr	r3, [r3, #16]
 802464e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8024652:	2b80      	cmp	r3, #128	; 0x80
 8024654:	d10e      	bne.n	8024674 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8024656:	687b      	ldr	r3, [r7, #4]
 8024658:	681b      	ldr	r3, [r3, #0]
 802465a:	68db      	ldr	r3, [r3, #12]
 802465c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8024660:	2b80      	cmp	r3, #128	; 0x80
 8024662:	d107      	bne.n	8024674 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8024664:	687b      	ldr	r3, [r7, #4]
 8024666:	681b      	ldr	r3, [r3, #0]
 8024668:	f06f 0280 	mvn.w	r2, #128	; 0x80
 802466c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 802466e:	6878      	ldr	r0, [r7, #4]
 8024670:	f000 fdbe 	bl	80251f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8024674:	687b      	ldr	r3, [r7, #4]
 8024676:	681b      	ldr	r3, [r3, #0]
 8024678:	691b      	ldr	r3, [r3, #16]
 802467a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802467e:	2b40      	cmp	r3, #64	; 0x40
 8024680:	d10e      	bne.n	80246a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8024682:	687b      	ldr	r3, [r7, #4]
 8024684:	681b      	ldr	r3, [r3, #0]
 8024686:	68db      	ldr	r3, [r3, #12]
 8024688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802468c:	2b40      	cmp	r3, #64	; 0x40
 802468e:	d107      	bne.n	80246a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8024690:	687b      	ldr	r3, [r7, #4]
 8024692:	681b      	ldr	r3, [r3, #0]
 8024694:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8024698:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 802469a:	6878      	ldr	r0, [r7, #4]
 802469c:	f000 f9b5 	bl	8024a0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80246a0:	687b      	ldr	r3, [r7, #4]
 80246a2:	681b      	ldr	r3, [r3, #0]
 80246a4:	691b      	ldr	r3, [r3, #16]
 80246a6:	f003 0320 	and.w	r3, r3, #32
 80246aa:	2b20      	cmp	r3, #32
 80246ac:	d10e      	bne.n	80246cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80246ae:	687b      	ldr	r3, [r7, #4]
 80246b0:	681b      	ldr	r3, [r3, #0]
 80246b2:	68db      	ldr	r3, [r3, #12]
 80246b4:	f003 0320 	and.w	r3, r3, #32
 80246b8:	2b20      	cmp	r3, #32
 80246ba:	d107      	bne.n	80246cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80246bc:	687b      	ldr	r3, [r7, #4]
 80246be:	681b      	ldr	r3, [r3, #0]
 80246c0:	f06f 0220 	mvn.w	r2, #32
 80246c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80246c6:	6878      	ldr	r0, [r7, #4]
 80246c8:	f000 fd88 	bl	80251dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80246cc:	bf00      	nop
 80246ce:	3708      	adds	r7, #8
 80246d0:	46bd      	mov	sp, r7
 80246d2:	bd80      	pop	{r7, pc}

080246d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80246d4:	b580      	push	{r7, lr}
 80246d6:	b084      	sub	sp, #16
 80246d8:	af00      	add	r7, sp, #0
 80246da:	60f8      	str	r0, [r7, #12]
 80246dc:	60b9      	str	r1, [r7, #8]
 80246de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80246e0:	68fb      	ldr	r3, [r7, #12]
 80246e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80246e6:	2b01      	cmp	r3, #1
 80246e8:	d101      	bne.n	80246ee <HAL_TIM_PWM_ConfigChannel+0x1a>
 80246ea:	2302      	movs	r3, #2
 80246ec:	e0b4      	b.n	8024858 <HAL_TIM_PWM_ConfigChannel+0x184>
 80246ee:	68fb      	ldr	r3, [r7, #12]
 80246f0:	2201      	movs	r2, #1
 80246f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80246f6:	68fb      	ldr	r3, [r7, #12]
 80246f8:	2202      	movs	r2, #2
 80246fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80246fe:	687b      	ldr	r3, [r7, #4]
 8024700:	2b0c      	cmp	r3, #12
 8024702:	f200 809f 	bhi.w	8024844 <HAL_TIM_PWM_ConfigChannel+0x170>
 8024706:	a201      	add	r2, pc, #4	; (adr r2, 802470c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8024708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802470c:	08024741 	.word	0x08024741
 8024710:	08024845 	.word	0x08024845
 8024714:	08024845 	.word	0x08024845
 8024718:	08024845 	.word	0x08024845
 802471c:	08024781 	.word	0x08024781
 8024720:	08024845 	.word	0x08024845
 8024724:	08024845 	.word	0x08024845
 8024728:	08024845 	.word	0x08024845
 802472c:	080247c3 	.word	0x080247c3
 8024730:	08024845 	.word	0x08024845
 8024734:	08024845 	.word	0x08024845
 8024738:	08024845 	.word	0x08024845
 802473c:	08024803 	.word	0x08024803
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8024740:	68fb      	ldr	r3, [r7, #12]
 8024742:	681b      	ldr	r3, [r3, #0]
 8024744:	68b9      	ldr	r1, [r7, #8]
 8024746:	4618      	mov	r0, r3
 8024748:	f000 fa0a 	bl	8024b60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 802474c:	68fb      	ldr	r3, [r7, #12]
 802474e:	681b      	ldr	r3, [r3, #0]
 8024750:	699a      	ldr	r2, [r3, #24]
 8024752:	68fb      	ldr	r3, [r7, #12]
 8024754:	681b      	ldr	r3, [r3, #0]
 8024756:	f042 0208 	orr.w	r2, r2, #8
 802475a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 802475c:	68fb      	ldr	r3, [r7, #12]
 802475e:	681b      	ldr	r3, [r3, #0]
 8024760:	699a      	ldr	r2, [r3, #24]
 8024762:	68fb      	ldr	r3, [r7, #12]
 8024764:	681b      	ldr	r3, [r3, #0]
 8024766:	f022 0204 	bic.w	r2, r2, #4
 802476a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 802476c:	68fb      	ldr	r3, [r7, #12]
 802476e:	681b      	ldr	r3, [r3, #0]
 8024770:	6999      	ldr	r1, [r3, #24]
 8024772:	68bb      	ldr	r3, [r7, #8]
 8024774:	691a      	ldr	r2, [r3, #16]
 8024776:	68fb      	ldr	r3, [r7, #12]
 8024778:	681b      	ldr	r3, [r3, #0]
 802477a:	430a      	orrs	r2, r1
 802477c:	619a      	str	r2, [r3, #24]
      break;
 802477e:	e062      	b.n	8024846 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8024780:	68fb      	ldr	r3, [r7, #12]
 8024782:	681b      	ldr	r3, [r3, #0]
 8024784:	68b9      	ldr	r1, [r7, #8]
 8024786:	4618      	mov	r0, r3
 8024788:	f000 fa5a 	bl	8024c40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 802478c:	68fb      	ldr	r3, [r7, #12]
 802478e:	681b      	ldr	r3, [r3, #0]
 8024790:	699a      	ldr	r2, [r3, #24]
 8024792:	68fb      	ldr	r3, [r7, #12]
 8024794:	681b      	ldr	r3, [r3, #0]
 8024796:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 802479a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 802479c:	68fb      	ldr	r3, [r7, #12]
 802479e:	681b      	ldr	r3, [r3, #0]
 80247a0:	699a      	ldr	r2, [r3, #24]
 80247a2:	68fb      	ldr	r3, [r7, #12]
 80247a4:	681b      	ldr	r3, [r3, #0]
 80247a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80247aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80247ac:	68fb      	ldr	r3, [r7, #12]
 80247ae:	681b      	ldr	r3, [r3, #0]
 80247b0:	6999      	ldr	r1, [r3, #24]
 80247b2:	68bb      	ldr	r3, [r7, #8]
 80247b4:	691b      	ldr	r3, [r3, #16]
 80247b6:	021a      	lsls	r2, r3, #8
 80247b8:	68fb      	ldr	r3, [r7, #12]
 80247ba:	681b      	ldr	r3, [r3, #0]
 80247bc:	430a      	orrs	r2, r1
 80247be:	619a      	str	r2, [r3, #24]
      break;
 80247c0:	e041      	b.n	8024846 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80247c2:	68fb      	ldr	r3, [r7, #12]
 80247c4:	681b      	ldr	r3, [r3, #0]
 80247c6:	68b9      	ldr	r1, [r7, #8]
 80247c8:	4618      	mov	r0, r3
 80247ca:	f000 faaf 	bl	8024d2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80247ce:	68fb      	ldr	r3, [r7, #12]
 80247d0:	681b      	ldr	r3, [r3, #0]
 80247d2:	69da      	ldr	r2, [r3, #28]
 80247d4:	68fb      	ldr	r3, [r7, #12]
 80247d6:	681b      	ldr	r3, [r3, #0]
 80247d8:	f042 0208 	orr.w	r2, r2, #8
 80247dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80247de:	68fb      	ldr	r3, [r7, #12]
 80247e0:	681b      	ldr	r3, [r3, #0]
 80247e2:	69da      	ldr	r2, [r3, #28]
 80247e4:	68fb      	ldr	r3, [r7, #12]
 80247e6:	681b      	ldr	r3, [r3, #0]
 80247e8:	f022 0204 	bic.w	r2, r2, #4
 80247ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80247ee:	68fb      	ldr	r3, [r7, #12]
 80247f0:	681b      	ldr	r3, [r3, #0]
 80247f2:	69d9      	ldr	r1, [r3, #28]
 80247f4:	68bb      	ldr	r3, [r7, #8]
 80247f6:	691a      	ldr	r2, [r3, #16]
 80247f8:	68fb      	ldr	r3, [r7, #12]
 80247fa:	681b      	ldr	r3, [r3, #0]
 80247fc:	430a      	orrs	r2, r1
 80247fe:	61da      	str	r2, [r3, #28]
      break;
 8024800:	e021      	b.n	8024846 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8024802:	68fb      	ldr	r3, [r7, #12]
 8024804:	681b      	ldr	r3, [r3, #0]
 8024806:	68b9      	ldr	r1, [r7, #8]
 8024808:	4618      	mov	r0, r3
 802480a:	f000 fb03 	bl	8024e14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 802480e:	68fb      	ldr	r3, [r7, #12]
 8024810:	681b      	ldr	r3, [r3, #0]
 8024812:	69da      	ldr	r2, [r3, #28]
 8024814:	68fb      	ldr	r3, [r7, #12]
 8024816:	681b      	ldr	r3, [r3, #0]
 8024818:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 802481c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 802481e:	68fb      	ldr	r3, [r7, #12]
 8024820:	681b      	ldr	r3, [r3, #0]
 8024822:	69da      	ldr	r2, [r3, #28]
 8024824:	68fb      	ldr	r3, [r7, #12]
 8024826:	681b      	ldr	r3, [r3, #0]
 8024828:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 802482c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 802482e:	68fb      	ldr	r3, [r7, #12]
 8024830:	681b      	ldr	r3, [r3, #0]
 8024832:	69d9      	ldr	r1, [r3, #28]
 8024834:	68bb      	ldr	r3, [r7, #8]
 8024836:	691b      	ldr	r3, [r3, #16]
 8024838:	021a      	lsls	r2, r3, #8
 802483a:	68fb      	ldr	r3, [r7, #12]
 802483c:	681b      	ldr	r3, [r3, #0]
 802483e:	430a      	orrs	r2, r1
 8024840:	61da      	str	r2, [r3, #28]
      break;
 8024842:	e000      	b.n	8024846 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8024844:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8024846:	68fb      	ldr	r3, [r7, #12]
 8024848:	2201      	movs	r2, #1
 802484a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 802484e:	68fb      	ldr	r3, [r7, #12]
 8024850:	2200      	movs	r2, #0
 8024852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8024856:	2300      	movs	r3, #0
}
 8024858:	4618      	mov	r0, r3
 802485a:	3710      	adds	r7, #16
 802485c:	46bd      	mov	sp, r7
 802485e:	bd80      	pop	{r7, pc}

08024860 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8024860:	b580      	push	{r7, lr}
 8024862:	b084      	sub	sp, #16
 8024864:	af00      	add	r7, sp, #0
 8024866:	6078      	str	r0, [r7, #4]
 8024868:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 802486a:	687b      	ldr	r3, [r7, #4]
 802486c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8024870:	2b01      	cmp	r3, #1
 8024872:	d101      	bne.n	8024878 <HAL_TIM_ConfigClockSource+0x18>
 8024874:	2302      	movs	r3, #2
 8024876:	e0a6      	b.n	80249c6 <HAL_TIM_ConfigClockSource+0x166>
 8024878:	687b      	ldr	r3, [r7, #4]
 802487a:	2201      	movs	r2, #1
 802487c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8024880:	687b      	ldr	r3, [r7, #4]
 8024882:	2202      	movs	r2, #2
 8024884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8024888:	687b      	ldr	r3, [r7, #4]
 802488a:	681b      	ldr	r3, [r3, #0]
 802488c:	689b      	ldr	r3, [r3, #8]
 802488e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8024890:	68fb      	ldr	r3, [r7, #12]
 8024892:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8024896:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8024898:	68fb      	ldr	r3, [r7, #12]
 802489a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 802489e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80248a0:	687b      	ldr	r3, [r7, #4]
 80248a2:	681b      	ldr	r3, [r3, #0]
 80248a4:	68fa      	ldr	r2, [r7, #12]
 80248a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80248a8:	683b      	ldr	r3, [r7, #0]
 80248aa:	681b      	ldr	r3, [r3, #0]
 80248ac:	2b40      	cmp	r3, #64	; 0x40
 80248ae:	d067      	beq.n	8024980 <HAL_TIM_ConfigClockSource+0x120>
 80248b0:	2b40      	cmp	r3, #64	; 0x40
 80248b2:	d80b      	bhi.n	80248cc <HAL_TIM_ConfigClockSource+0x6c>
 80248b4:	2b10      	cmp	r3, #16
 80248b6:	d073      	beq.n	80249a0 <HAL_TIM_ConfigClockSource+0x140>
 80248b8:	2b10      	cmp	r3, #16
 80248ba:	d802      	bhi.n	80248c2 <HAL_TIM_ConfigClockSource+0x62>
 80248bc:	2b00      	cmp	r3, #0
 80248be:	d06f      	beq.n	80249a0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80248c0:	e078      	b.n	80249b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80248c2:	2b20      	cmp	r3, #32
 80248c4:	d06c      	beq.n	80249a0 <HAL_TIM_ConfigClockSource+0x140>
 80248c6:	2b30      	cmp	r3, #48	; 0x30
 80248c8:	d06a      	beq.n	80249a0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80248ca:	e073      	b.n	80249b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80248cc:	2b70      	cmp	r3, #112	; 0x70
 80248ce:	d00d      	beq.n	80248ec <HAL_TIM_ConfigClockSource+0x8c>
 80248d0:	2b70      	cmp	r3, #112	; 0x70
 80248d2:	d804      	bhi.n	80248de <HAL_TIM_ConfigClockSource+0x7e>
 80248d4:	2b50      	cmp	r3, #80	; 0x50
 80248d6:	d033      	beq.n	8024940 <HAL_TIM_ConfigClockSource+0xe0>
 80248d8:	2b60      	cmp	r3, #96	; 0x60
 80248da:	d041      	beq.n	8024960 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80248dc:	e06a      	b.n	80249b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80248de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80248e2:	d066      	beq.n	80249b2 <HAL_TIM_ConfigClockSource+0x152>
 80248e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80248e8:	d017      	beq.n	802491a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80248ea:	e063      	b.n	80249b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80248ec:	687b      	ldr	r3, [r7, #4]
 80248ee:	6818      	ldr	r0, [r3, #0]
 80248f0:	683b      	ldr	r3, [r7, #0]
 80248f2:	6899      	ldr	r1, [r3, #8]
 80248f4:	683b      	ldr	r3, [r7, #0]
 80248f6:	685a      	ldr	r2, [r3, #4]
 80248f8:	683b      	ldr	r3, [r7, #0]
 80248fa:	68db      	ldr	r3, [r3, #12]
 80248fc:	f000 fb5a 	bl	8024fb4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8024900:	687b      	ldr	r3, [r7, #4]
 8024902:	681b      	ldr	r3, [r3, #0]
 8024904:	689b      	ldr	r3, [r3, #8]
 8024906:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8024908:	68fb      	ldr	r3, [r7, #12]
 802490a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 802490e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8024910:	687b      	ldr	r3, [r7, #4]
 8024912:	681b      	ldr	r3, [r3, #0]
 8024914:	68fa      	ldr	r2, [r7, #12]
 8024916:	609a      	str	r2, [r3, #8]
      break;
 8024918:	e04c      	b.n	80249b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 802491a:	687b      	ldr	r3, [r7, #4]
 802491c:	6818      	ldr	r0, [r3, #0]
 802491e:	683b      	ldr	r3, [r7, #0]
 8024920:	6899      	ldr	r1, [r3, #8]
 8024922:	683b      	ldr	r3, [r7, #0]
 8024924:	685a      	ldr	r2, [r3, #4]
 8024926:	683b      	ldr	r3, [r7, #0]
 8024928:	68db      	ldr	r3, [r3, #12]
 802492a:	f000 fb43 	bl	8024fb4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 802492e:	687b      	ldr	r3, [r7, #4]
 8024930:	681b      	ldr	r3, [r3, #0]
 8024932:	689a      	ldr	r2, [r3, #8]
 8024934:	687b      	ldr	r3, [r7, #4]
 8024936:	681b      	ldr	r3, [r3, #0]
 8024938:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 802493c:	609a      	str	r2, [r3, #8]
      break;
 802493e:	e039      	b.n	80249b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8024940:	687b      	ldr	r3, [r7, #4]
 8024942:	6818      	ldr	r0, [r3, #0]
 8024944:	683b      	ldr	r3, [r7, #0]
 8024946:	6859      	ldr	r1, [r3, #4]
 8024948:	683b      	ldr	r3, [r7, #0]
 802494a:	68db      	ldr	r3, [r3, #12]
 802494c:	461a      	mov	r2, r3
 802494e:	f000 fab7 	bl	8024ec0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8024952:	687b      	ldr	r3, [r7, #4]
 8024954:	681b      	ldr	r3, [r3, #0]
 8024956:	2150      	movs	r1, #80	; 0x50
 8024958:	4618      	mov	r0, r3
 802495a:	f000 fb10 	bl	8024f7e <TIM_ITRx_SetConfig>
      break;
 802495e:	e029      	b.n	80249b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8024960:	687b      	ldr	r3, [r7, #4]
 8024962:	6818      	ldr	r0, [r3, #0]
 8024964:	683b      	ldr	r3, [r7, #0]
 8024966:	6859      	ldr	r1, [r3, #4]
 8024968:	683b      	ldr	r3, [r7, #0]
 802496a:	68db      	ldr	r3, [r3, #12]
 802496c:	461a      	mov	r2, r3
 802496e:	f000 fad6 	bl	8024f1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8024972:	687b      	ldr	r3, [r7, #4]
 8024974:	681b      	ldr	r3, [r3, #0]
 8024976:	2160      	movs	r1, #96	; 0x60
 8024978:	4618      	mov	r0, r3
 802497a:	f000 fb00 	bl	8024f7e <TIM_ITRx_SetConfig>
      break;
 802497e:	e019      	b.n	80249b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8024980:	687b      	ldr	r3, [r7, #4]
 8024982:	6818      	ldr	r0, [r3, #0]
 8024984:	683b      	ldr	r3, [r7, #0]
 8024986:	6859      	ldr	r1, [r3, #4]
 8024988:	683b      	ldr	r3, [r7, #0]
 802498a:	68db      	ldr	r3, [r3, #12]
 802498c:	461a      	mov	r2, r3
 802498e:	f000 fa97 	bl	8024ec0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8024992:	687b      	ldr	r3, [r7, #4]
 8024994:	681b      	ldr	r3, [r3, #0]
 8024996:	2140      	movs	r1, #64	; 0x40
 8024998:	4618      	mov	r0, r3
 802499a:	f000 faf0 	bl	8024f7e <TIM_ITRx_SetConfig>
      break;
 802499e:	e009      	b.n	80249b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80249a0:	687b      	ldr	r3, [r7, #4]
 80249a2:	681a      	ldr	r2, [r3, #0]
 80249a4:	683b      	ldr	r3, [r7, #0]
 80249a6:	681b      	ldr	r3, [r3, #0]
 80249a8:	4619      	mov	r1, r3
 80249aa:	4610      	mov	r0, r2
 80249ac:	f000 fae7 	bl	8024f7e <TIM_ITRx_SetConfig>
      break;
 80249b0:	e000      	b.n	80249b4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80249b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80249b4:	687b      	ldr	r3, [r7, #4]
 80249b6:	2201      	movs	r2, #1
 80249b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80249bc:	687b      	ldr	r3, [r7, #4]
 80249be:	2200      	movs	r2, #0
 80249c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80249c4:	2300      	movs	r3, #0
}
 80249c6:	4618      	mov	r0, r3
 80249c8:	3710      	adds	r7, #16
 80249ca:	46bd      	mov	sp, r7
 80249cc:	bd80      	pop	{r7, pc}

080249ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80249ce:	b480      	push	{r7}
 80249d0:	b083      	sub	sp, #12
 80249d2:	af00      	add	r7, sp, #0
 80249d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80249d6:	bf00      	nop
 80249d8:	370c      	adds	r7, #12
 80249da:	46bd      	mov	sp, r7
 80249dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80249e0:	4770      	bx	lr

080249e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80249e2:	b480      	push	{r7}
 80249e4:	b083      	sub	sp, #12
 80249e6:	af00      	add	r7, sp, #0
 80249e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80249ea:	bf00      	nop
 80249ec:	370c      	adds	r7, #12
 80249ee:	46bd      	mov	sp, r7
 80249f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80249f4:	4770      	bx	lr

080249f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80249f6:	b480      	push	{r7}
 80249f8:	b083      	sub	sp, #12
 80249fa:	af00      	add	r7, sp, #0
 80249fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80249fe:	bf00      	nop
 8024a00:	370c      	adds	r7, #12
 8024a02:	46bd      	mov	sp, r7
 8024a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024a08:	4770      	bx	lr

08024a0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8024a0a:	b480      	push	{r7}
 8024a0c:	b083      	sub	sp, #12
 8024a0e:	af00      	add	r7, sp, #0
 8024a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8024a12:	bf00      	nop
 8024a14:	370c      	adds	r7, #12
 8024a16:	46bd      	mov	sp, r7
 8024a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024a1c:	4770      	bx	lr
	...

08024a20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8024a20:	b480      	push	{r7}
 8024a22:	b085      	sub	sp, #20
 8024a24:	af00      	add	r7, sp, #0
 8024a26:	6078      	str	r0, [r7, #4]
 8024a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8024a2a:	687b      	ldr	r3, [r7, #4]
 8024a2c:	681b      	ldr	r3, [r3, #0]
 8024a2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8024a30:	687b      	ldr	r3, [r7, #4]
 8024a32:	4a40      	ldr	r2, [pc, #256]	; (8024b34 <TIM_Base_SetConfig+0x114>)
 8024a34:	4293      	cmp	r3, r2
 8024a36:	d013      	beq.n	8024a60 <TIM_Base_SetConfig+0x40>
 8024a38:	687b      	ldr	r3, [r7, #4]
 8024a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8024a3e:	d00f      	beq.n	8024a60 <TIM_Base_SetConfig+0x40>
 8024a40:	687b      	ldr	r3, [r7, #4]
 8024a42:	4a3d      	ldr	r2, [pc, #244]	; (8024b38 <TIM_Base_SetConfig+0x118>)
 8024a44:	4293      	cmp	r3, r2
 8024a46:	d00b      	beq.n	8024a60 <TIM_Base_SetConfig+0x40>
 8024a48:	687b      	ldr	r3, [r7, #4]
 8024a4a:	4a3c      	ldr	r2, [pc, #240]	; (8024b3c <TIM_Base_SetConfig+0x11c>)
 8024a4c:	4293      	cmp	r3, r2
 8024a4e:	d007      	beq.n	8024a60 <TIM_Base_SetConfig+0x40>
 8024a50:	687b      	ldr	r3, [r7, #4]
 8024a52:	4a3b      	ldr	r2, [pc, #236]	; (8024b40 <TIM_Base_SetConfig+0x120>)
 8024a54:	4293      	cmp	r3, r2
 8024a56:	d003      	beq.n	8024a60 <TIM_Base_SetConfig+0x40>
 8024a58:	687b      	ldr	r3, [r7, #4]
 8024a5a:	4a3a      	ldr	r2, [pc, #232]	; (8024b44 <TIM_Base_SetConfig+0x124>)
 8024a5c:	4293      	cmp	r3, r2
 8024a5e:	d108      	bne.n	8024a72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8024a60:	68fb      	ldr	r3, [r7, #12]
 8024a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8024a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8024a68:	683b      	ldr	r3, [r7, #0]
 8024a6a:	685b      	ldr	r3, [r3, #4]
 8024a6c:	68fa      	ldr	r2, [r7, #12]
 8024a6e:	4313      	orrs	r3, r2
 8024a70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8024a72:	687b      	ldr	r3, [r7, #4]
 8024a74:	4a2f      	ldr	r2, [pc, #188]	; (8024b34 <TIM_Base_SetConfig+0x114>)
 8024a76:	4293      	cmp	r3, r2
 8024a78:	d02b      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024a7a:	687b      	ldr	r3, [r7, #4]
 8024a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8024a80:	d027      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024a82:	687b      	ldr	r3, [r7, #4]
 8024a84:	4a2c      	ldr	r2, [pc, #176]	; (8024b38 <TIM_Base_SetConfig+0x118>)
 8024a86:	4293      	cmp	r3, r2
 8024a88:	d023      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024a8a:	687b      	ldr	r3, [r7, #4]
 8024a8c:	4a2b      	ldr	r2, [pc, #172]	; (8024b3c <TIM_Base_SetConfig+0x11c>)
 8024a8e:	4293      	cmp	r3, r2
 8024a90:	d01f      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024a92:	687b      	ldr	r3, [r7, #4]
 8024a94:	4a2a      	ldr	r2, [pc, #168]	; (8024b40 <TIM_Base_SetConfig+0x120>)
 8024a96:	4293      	cmp	r3, r2
 8024a98:	d01b      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024a9a:	687b      	ldr	r3, [r7, #4]
 8024a9c:	4a29      	ldr	r2, [pc, #164]	; (8024b44 <TIM_Base_SetConfig+0x124>)
 8024a9e:	4293      	cmp	r3, r2
 8024aa0:	d017      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024aa2:	687b      	ldr	r3, [r7, #4]
 8024aa4:	4a28      	ldr	r2, [pc, #160]	; (8024b48 <TIM_Base_SetConfig+0x128>)
 8024aa6:	4293      	cmp	r3, r2
 8024aa8:	d013      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024aaa:	687b      	ldr	r3, [r7, #4]
 8024aac:	4a27      	ldr	r2, [pc, #156]	; (8024b4c <TIM_Base_SetConfig+0x12c>)
 8024aae:	4293      	cmp	r3, r2
 8024ab0:	d00f      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024ab2:	687b      	ldr	r3, [r7, #4]
 8024ab4:	4a26      	ldr	r2, [pc, #152]	; (8024b50 <TIM_Base_SetConfig+0x130>)
 8024ab6:	4293      	cmp	r3, r2
 8024ab8:	d00b      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024aba:	687b      	ldr	r3, [r7, #4]
 8024abc:	4a25      	ldr	r2, [pc, #148]	; (8024b54 <TIM_Base_SetConfig+0x134>)
 8024abe:	4293      	cmp	r3, r2
 8024ac0:	d007      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024ac2:	687b      	ldr	r3, [r7, #4]
 8024ac4:	4a24      	ldr	r2, [pc, #144]	; (8024b58 <TIM_Base_SetConfig+0x138>)
 8024ac6:	4293      	cmp	r3, r2
 8024ac8:	d003      	beq.n	8024ad2 <TIM_Base_SetConfig+0xb2>
 8024aca:	687b      	ldr	r3, [r7, #4]
 8024acc:	4a23      	ldr	r2, [pc, #140]	; (8024b5c <TIM_Base_SetConfig+0x13c>)
 8024ace:	4293      	cmp	r3, r2
 8024ad0:	d108      	bne.n	8024ae4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8024ad2:	68fb      	ldr	r3, [r7, #12]
 8024ad4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8024ada:	683b      	ldr	r3, [r7, #0]
 8024adc:	68db      	ldr	r3, [r3, #12]
 8024ade:	68fa      	ldr	r2, [r7, #12]
 8024ae0:	4313      	orrs	r3, r2
 8024ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8024ae4:	68fb      	ldr	r3, [r7, #12]
 8024ae6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8024aea:	683b      	ldr	r3, [r7, #0]
 8024aec:	695b      	ldr	r3, [r3, #20]
 8024aee:	4313      	orrs	r3, r2
 8024af0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8024af2:	687b      	ldr	r3, [r7, #4]
 8024af4:	68fa      	ldr	r2, [r7, #12]
 8024af6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8024af8:	683b      	ldr	r3, [r7, #0]
 8024afa:	689a      	ldr	r2, [r3, #8]
 8024afc:	687b      	ldr	r3, [r7, #4]
 8024afe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8024b00:	683b      	ldr	r3, [r7, #0]
 8024b02:	681a      	ldr	r2, [r3, #0]
 8024b04:	687b      	ldr	r3, [r7, #4]
 8024b06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8024b08:	687b      	ldr	r3, [r7, #4]
 8024b0a:	4a0a      	ldr	r2, [pc, #40]	; (8024b34 <TIM_Base_SetConfig+0x114>)
 8024b0c:	4293      	cmp	r3, r2
 8024b0e:	d003      	beq.n	8024b18 <TIM_Base_SetConfig+0xf8>
 8024b10:	687b      	ldr	r3, [r7, #4]
 8024b12:	4a0c      	ldr	r2, [pc, #48]	; (8024b44 <TIM_Base_SetConfig+0x124>)
 8024b14:	4293      	cmp	r3, r2
 8024b16:	d103      	bne.n	8024b20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8024b18:	683b      	ldr	r3, [r7, #0]
 8024b1a:	691a      	ldr	r2, [r3, #16]
 8024b1c:	687b      	ldr	r3, [r7, #4]
 8024b1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8024b20:	687b      	ldr	r3, [r7, #4]
 8024b22:	2201      	movs	r2, #1
 8024b24:	615a      	str	r2, [r3, #20]
}
 8024b26:	bf00      	nop
 8024b28:	3714      	adds	r7, #20
 8024b2a:	46bd      	mov	sp, r7
 8024b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024b30:	4770      	bx	lr
 8024b32:	bf00      	nop
 8024b34:	40010000 	.word	0x40010000
 8024b38:	40000400 	.word	0x40000400
 8024b3c:	40000800 	.word	0x40000800
 8024b40:	40000c00 	.word	0x40000c00
 8024b44:	40010400 	.word	0x40010400
 8024b48:	40014000 	.word	0x40014000
 8024b4c:	40014400 	.word	0x40014400
 8024b50:	40014800 	.word	0x40014800
 8024b54:	40001800 	.word	0x40001800
 8024b58:	40001c00 	.word	0x40001c00
 8024b5c:	40002000 	.word	0x40002000

08024b60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8024b60:	b480      	push	{r7}
 8024b62:	b087      	sub	sp, #28
 8024b64:	af00      	add	r7, sp, #0
 8024b66:	6078      	str	r0, [r7, #4]
 8024b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8024b6a:	687b      	ldr	r3, [r7, #4]
 8024b6c:	6a1b      	ldr	r3, [r3, #32]
 8024b6e:	f023 0201 	bic.w	r2, r3, #1
 8024b72:	687b      	ldr	r3, [r7, #4]
 8024b74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8024b76:	687b      	ldr	r3, [r7, #4]
 8024b78:	6a1b      	ldr	r3, [r3, #32]
 8024b7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8024b7c:	687b      	ldr	r3, [r7, #4]
 8024b7e:	685b      	ldr	r3, [r3, #4]
 8024b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8024b82:	687b      	ldr	r3, [r7, #4]
 8024b84:	699b      	ldr	r3, [r3, #24]
 8024b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8024b88:	68fb      	ldr	r3, [r7, #12]
 8024b8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8024b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8024b90:	68fb      	ldr	r3, [r7, #12]
 8024b92:	f023 0303 	bic.w	r3, r3, #3
 8024b96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8024b98:	683b      	ldr	r3, [r7, #0]
 8024b9a:	681b      	ldr	r3, [r3, #0]
 8024b9c:	68fa      	ldr	r2, [r7, #12]
 8024b9e:	4313      	orrs	r3, r2
 8024ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8024ba2:	697b      	ldr	r3, [r7, #20]
 8024ba4:	f023 0302 	bic.w	r3, r3, #2
 8024ba8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8024baa:	683b      	ldr	r3, [r7, #0]
 8024bac:	689b      	ldr	r3, [r3, #8]
 8024bae:	697a      	ldr	r2, [r7, #20]
 8024bb0:	4313      	orrs	r3, r2
 8024bb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8024bb4:	687b      	ldr	r3, [r7, #4]
 8024bb6:	4a20      	ldr	r2, [pc, #128]	; (8024c38 <TIM_OC1_SetConfig+0xd8>)
 8024bb8:	4293      	cmp	r3, r2
 8024bba:	d003      	beq.n	8024bc4 <TIM_OC1_SetConfig+0x64>
 8024bbc:	687b      	ldr	r3, [r7, #4]
 8024bbe:	4a1f      	ldr	r2, [pc, #124]	; (8024c3c <TIM_OC1_SetConfig+0xdc>)
 8024bc0:	4293      	cmp	r3, r2
 8024bc2:	d10c      	bne.n	8024bde <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8024bc4:	697b      	ldr	r3, [r7, #20]
 8024bc6:	f023 0308 	bic.w	r3, r3, #8
 8024bca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8024bcc:	683b      	ldr	r3, [r7, #0]
 8024bce:	68db      	ldr	r3, [r3, #12]
 8024bd0:	697a      	ldr	r2, [r7, #20]
 8024bd2:	4313      	orrs	r3, r2
 8024bd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8024bd6:	697b      	ldr	r3, [r7, #20]
 8024bd8:	f023 0304 	bic.w	r3, r3, #4
 8024bdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8024bde:	687b      	ldr	r3, [r7, #4]
 8024be0:	4a15      	ldr	r2, [pc, #84]	; (8024c38 <TIM_OC1_SetConfig+0xd8>)
 8024be2:	4293      	cmp	r3, r2
 8024be4:	d003      	beq.n	8024bee <TIM_OC1_SetConfig+0x8e>
 8024be6:	687b      	ldr	r3, [r7, #4]
 8024be8:	4a14      	ldr	r2, [pc, #80]	; (8024c3c <TIM_OC1_SetConfig+0xdc>)
 8024bea:	4293      	cmp	r3, r2
 8024bec:	d111      	bne.n	8024c12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8024bee:	693b      	ldr	r3, [r7, #16]
 8024bf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8024bf4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8024bf6:	693b      	ldr	r3, [r7, #16]
 8024bf8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8024bfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8024bfe:	683b      	ldr	r3, [r7, #0]
 8024c00:	695b      	ldr	r3, [r3, #20]
 8024c02:	693a      	ldr	r2, [r7, #16]
 8024c04:	4313      	orrs	r3, r2
 8024c06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8024c08:	683b      	ldr	r3, [r7, #0]
 8024c0a:	699b      	ldr	r3, [r3, #24]
 8024c0c:	693a      	ldr	r2, [r7, #16]
 8024c0e:	4313      	orrs	r3, r2
 8024c10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8024c12:	687b      	ldr	r3, [r7, #4]
 8024c14:	693a      	ldr	r2, [r7, #16]
 8024c16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8024c18:	687b      	ldr	r3, [r7, #4]
 8024c1a:	68fa      	ldr	r2, [r7, #12]
 8024c1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8024c1e:	683b      	ldr	r3, [r7, #0]
 8024c20:	685a      	ldr	r2, [r3, #4]
 8024c22:	687b      	ldr	r3, [r7, #4]
 8024c24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8024c26:	687b      	ldr	r3, [r7, #4]
 8024c28:	697a      	ldr	r2, [r7, #20]
 8024c2a:	621a      	str	r2, [r3, #32]
}
 8024c2c:	bf00      	nop
 8024c2e:	371c      	adds	r7, #28
 8024c30:	46bd      	mov	sp, r7
 8024c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024c36:	4770      	bx	lr
 8024c38:	40010000 	.word	0x40010000
 8024c3c:	40010400 	.word	0x40010400

08024c40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8024c40:	b480      	push	{r7}
 8024c42:	b087      	sub	sp, #28
 8024c44:	af00      	add	r7, sp, #0
 8024c46:	6078      	str	r0, [r7, #4]
 8024c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8024c4a:	687b      	ldr	r3, [r7, #4]
 8024c4c:	6a1b      	ldr	r3, [r3, #32]
 8024c4e:	f023 0210 	bic.w	r2, r3, #16
 8024c52:	687b      	ldr	r3, [r7, #4]
 8024c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8024c56:	687b      	ldr	r3, [r7, #4]
 8024c58:	6a1b      	ldr	r3, [r3, #32]
 8024c5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8024c5c:	687b      	ldr	r3, [r7, #4]
 8024c5e:	685b      	ldr	r3, [r3, #4]
 8024c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8024c62:	687b      	ldr	r3, [r7, #4]
 8024c64:	699b      	ldr	r3, [r3, #24]
 8024c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8024c68:	68fb      	ldr	r3, [r7, #12]
 8024c6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8024c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8024c70:	68fb      	ldr	r3, [r7, #12]
 8024c72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024c76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8024c78:	683b      	ldr	r3, [r7, #0]
 8024c7a:	681b      	ldr	r3, [r3, #0]
 8024c7c:	021b      	lsls	r3, r3, #8
 8024c7e:	68fa      	ldr	r2, [r7, #12]
 8024c80:	4313      	orrs	r3, r2
 8024c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8024c84:	697b      	ldr	r3, [r7, #20]
 8024c86:	f023 0320 	bic.w	r3, r3, #32
 8024c8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8024c8c:	683b      	ldr	r3, [r7, #0]
 8024c8e:	689b      	ldr	r3, [r3, #8]
 8024c90:	011b      	lsls	r3, r3, #4
 8024c92:	697a      	ldr	r2, [r7, #20]
 8024c94:	4313      	orrs	r3, r2
 8024c96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8024c98:	687b      	ldr	r3, [r7, #4]
 8024c9a:	4a22      	ldr	r2, [pc, #136]	; (8024d24 <TIM_OC2_SetConfig+0xe4>)
 8024c9c:	4293      	cmp	r3, r2
 8024c9e:	d003      	beq.n	8024ca8 <TIM_OC2_SetConfig+0x68>
 8024ca0:	687b      	ldr	r3, [r7, #4]
 8024ca2:	4a21      	ldr	r2, [pc, #132]	; (8024d28 <TIM_OC2_SetConfig+0xe8>)
 8024ca4:	4293      	cmp	r3, r2
 8024ca6:	d10d      	bne.n	8024cc4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8024ca8:	697b      	ldr	r3, [r7, #20]
 8024caa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8024cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8024cb0:	683b      	ldr	r3, [r7, #0]
 8024cb2:	68db      	ldr	r3, [r3, #12]
 8024cb4:	011b      	lsls	r3, r3, #4
 8024cb6:	697a      	ldr	r2, [r7, #20]
 8024cb8:	4313      	orrs	r3, r2
 8024cba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8024cbc:	697b      	ldr	r3, [r7, #20]
 8024cbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8024cc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8024cc4:	687b      	ldr	r3, [r7, #4]
 8024cc6:	4a17      	ldr	r2, [pc, #92]	; (8024d24 <TIM_OC2_SetConfig+0xe4>)
 8024cc8:	4293      	cmp	r3, r2
 8024cca:	d003      	beq.n	8024cd4 <TIM_OC2_SetConfig+0x94>
 8024ccc:	687b      	ldr	r3, [r7, #4]
 8024cce:	4a16      	ldr	r2, [pc, #88]	; (8024d28 <TIM_OC2_SetConfig+0xe8>)
 8024cd0:	4293      	cmp	r3, r2
 8024cd2:	d113      	bne.n	8024cfc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8024cd4:	693b      	ldr	r3, [r7, #16]
 8024cd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8024cda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8024cdc:	693b      	ldr	r3, [r7, #16]
 8024cde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8024ce2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8024ce4:	683b      	ldr	r3, [r7, #0]
 8024ce6:	695b      	ldr	r3, [r3, #20]
 8024ce8:	009b      	lsls	r3, r3, #2
 8024cea:	693a      	ldr	r2, [r7, #16]
 8024cec:	4313      	orrs	r3, r2
 8024cee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8024cf0:	683b      	ldr	r3, [r7, #0]
 8024cf2:	699b      	ldr	r3, [r3, #24]
 8024cf4:	009b      	lsls	r3, r3, #2
 8024cf6:	693a      	ldr	r2, [r7, #16]
 8024cf8:	4313      	orrs	r3, r2
 8024cfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8024cfc:	687b      	ldr	r3, [r7, #4]
 8024cfe:	693a      	ldr	r2, [r7, #16]
 8024d00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8024d02:	687b      	ldr	r3, [r7, #4]
 8024d04:	68fa      	ldr	r2, [r7, #12]
 8024d06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8024d08:	683b      	ldr	r3, [r7, #0]
 8024d0a:	685a      	ldr	r2, [r3, #4]
 8024d0c:	687b      	ldr	r3, [r7, #4]
 8024d0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8024d10:	687b      	ldr	r3, [r7, #4]
 8024d12:	697a      	ldr	r2, [r7, #20]
 8024d14:	621a      	str	r2, [r3, #32]
}
 8024d16:	bf00      	nop
 8024d18:	371c      	adds	r7, #28
 8024d1a:	46bd      	mov	sp, r7
 8024d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024d20:	4770      	bx	lr
 8024d22:	bf00      	nop
 8024d24:	40010000 	.word	0x40010000
 8024d28:	40010400 	.word	0x40010400

08024d2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8024d2c:	b480      	push	{r7}
 8024d2e:	b087      	sub	sp, #28
 8024d30:	af00      	add	r7, sp, #0
 8024d32:	6078      	str	r0, [r7, #4]
 8024d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8024d36:	687b      	ldr	r3, [r7, #4]
 8024d38:	6a1b      	ldr	r3, [r3, #32]
 8024d3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8024d3e:	687b      	ldr	r3, [r7, #4]
 8024d40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8024d42:	687b      	ldr	r3, [r7, #4]
 8024d44:	6a1b      	ldr	r3, [r3, #32]
 8024d46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8024d48:	687b      	ldr	r3, [r7, #4]
 8024d4a:	685b      	ldr	r3, [r3, #4]
 8024d4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8024d4e:	687b      	ldr	r3, [r7, #4]
 8024d50:	69db      	ldr	r3, [r3, #28]
 8024d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8024d54:	68fb      	ldr	r3, [r7, #12]
 8024d56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8024d5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8024d5c:	68fb      	ldr	r3, [r7, #12]
 8024d5e:	f023 0303 	bic.w	r3, r3, #3
 8024d62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8024d64:	683b      	ldr	r3, [r7, #0]
 8024d66:	681b      	ldr	r3, [r3, #0]
 8024d68:	68fa      	ldr	r2, [r7, #12]
 8024d6a:	4313      	orrs	r3, r2
 8024d6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8024d6e:	697b      	ldr	r3, [r7, #20]
 8024d70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8024d74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8024d76:	683b      	ldr	r3, [r7, #0]
 8024d78:	689b      	ldr	r3, [r3, #8]
 8024d7a:	021b      	lsls	r3, r3, #8
 8024d7c:	697a      	ldr	r2, [r7, #20]
 8024d7e:	4313      	orrs	r3, r2
 8024d80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8024d82:	687b      	ldr	r3, [r7, #4]
 8024d84:	4a21      	ldr	r2, [pc, #132]	; (8024e0c <TIM_OC3_SetConfig+0xe0>)
 8024d86:	4293      	cmp	r3, r2
 8024d88:	d003      	beq.n	8024d92 <TIM_OC3_SetConfig+0x66>
 8024d8a:	687b      	ldr	r3, [r7, #4]
 8024d8c:	4a20      	ldr	r2, [pc, #128]	; (8024e10 <TIM_OC3_SetConfig+0xe4>)
 8024d8e:	4293      	cmp	r3, r2
 8024d90:	d10d      	bne.n	8024dae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8024d92:	697b      	ldr	r3, [r7, #20]
 8024d94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8024d98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8024d9a:	683b      	ldr	r3, [r7, #0]
 8024d9c:	68db      	ldr	r3, [r3, #12]
 8024d9e:	021b      	lsls	r3, r3, #8
 8024da0:	697a      	ldr	r2, [r7, #20]
 8024da2:	4313      	orrs	r3, r2
 8024da4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8024da6:	697b      	ldr	r3, [r7, #20]
 8024da8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8024dac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8024dae:	687b      	ldr	r3, [r7, #4]
 8024db0:	4a16      	ldr	r2, [pc, #88]	; (8024e0c <TIM_OC3_SetConfig+0xe0>)
 8024db2:	4293      	cmp	r3, r2
 8024db4:	d003      	beq.n	8024dbe <TIM_OC3_SetConfig+0x92>
 8024db6:	687b      	ldr	r3, [r7, #4]
 8024db8:	4a15      	ldr	r2, [pc, #84]	; (8024e10 <TIM_OC3_SetConfig+0xe4>)
 8024dba:	4293      	cmp	r3, r2
 8024dbc:	d113      	bne.n	8024de6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8024dbe:	693b      	ldr	r3, [r7, #16]
 8024dc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8024dc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8024dc6:	693b      	ldr	r3, [r7, #16]
 8024dc8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8024dcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8024dce:	683b      	ldr	r3, [r7, #0]
 8024dd0:	695b      	ldr	r3, [r3, #20]
 8024dd2:	011b      	lsls	r3, r3, #4
 8024dd4:	693a      	ldr	r2, [r7, #16]
 8024dd6:	4313      	orrs	r3, r2
 8024dd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8024dda:	683b      	ldr	r3, [r7, #0]
 8024ddc:	699b      	ldr	r3, [r3, #24]
 8024dde:	011b      	lsls	r3, r3, #4
 8024de0:	693a      	ldr	r2, [r7, #16]
 8024de2:	4313      	orrs	r3, r2
 8024de4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8024de6:	687b      	ldr	r3, [r7, #4]
 8024de8:	693a      	ldr	r2, [r7, #16]
 8024dea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8024dec:	687b      	ldr	r3, [r7, #4]
 8024dee:	68fa      	ldr	r2, [r7, #12]
 8024df0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8024df2:	683b      	ldr	r3, [r7, #0]
 8024df4:	685a      	ldr	r2, [r3, #4]
 8024df6:	687b      	ldr	r3, [r7, #4]
 8024df8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8024dfa:	687b      	ldr	r3, [r7, #4]
 8024dfc:	697a      	ldr	r2, [r7, #20]
 8024dfe:	621a      	str	r2, [r3, #32]
}
 8024e00:	bf00      	nop
 8024e02:	371c      	adds	r7, #28
 8024e04:	46bd      	mov	sp, r7
 8024e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024e0a:	4770      	bx	lr
 8024e0c:	40010000 	.word	0x40010000
 8024e10:	40010400 	.word	0x40010400

08024e14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8024e14:	b480      	push	{r7}
 8024e16:	b087      	sub	sp, #28
 8024e18:	af00      	add	r7, sp, #0
 8024e1a:	6078      	str	r0, [r7, #4]
 8024e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8024e1e:	687b      	ldr	r3, [r7, #4]
 8024e20:	6a1b      	ldr	r3, [r3, #32]
 8024e22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8024e26:	687b      	ldr	r3, [r7, #4]
 8024e28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8024e2a:	687b      	ldr	r3, [r7, #4]
 8024e2c:	6a1b      	ldr	r3, [r3, #32]
 8024e2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8024e30:	687b      	ldr	r3, [r7, #4]
 8024e32:	685b      	ldr	r3, [r3, #4]
 8024e34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8024e36:	687b      	ldr	r3, [r7, #4]
 8024e38:	69db      	ldr	r3, [r3, #28]
 8024e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8024e3c:	68fb      	ldr	r3, [r7, #12]
 8024e3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8024e42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8024e44:	68fb      	ldr	r3, [r7, #12]
 8024e46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024e4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8024e4c:	683b      	ldr	r3, [r7, #0]
 8024e4e:	681b      	ldr	r3, [r3, #0]
 8024e50:	021b      	lsls	r3, r3, #8
 8024e52:	68fa      	ldr	r2, [r7, #12]
 8024e54:	4313      	orrs	r3, r2
 8024e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8024e58:	693b      	ldr	r3, [r7, #16]
 8024e5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8024e5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8024e60:	683b      	ldr	r3, [r7, #0]
 8024e62:	689b      	ldr	r3, [r3, #8]
 8024e64:	031b      	lsls	r3, r3, #12
 8024e66:	693a      	ldr	r2, [r7, #16]
 8024e68:	4313      	orrs	r3, r2
 8024e6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8024e6c:	687b      	ldr	r3, [r7, #4]
 8024e6e:	4a12      	ldr	r2, [pc, #72]	; (8024eb8 <TIM_OC4_SetConfig+0xa4>)
 8024e70:	4293      	cmp	r3, r2
 8024e72:	d003      	beq.n	8024e7c <TIM_OC4_SetConfig+0x68>
 8024e74:	687b      	ldr	r3, [r7, #4]
 8024e76:	4a11      	ldr	r2, [pc, #68]	; (8024ebc <TIM_OC4_SetConfig+0xa8>)
 8024e78:	4293      	cmp	r3, r2
 8024e7a:	d109      	bne.n	8024e90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8024e7c:	697b      	ldr	r3, [r7, #20]
 8024e7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8024e82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8024e84:	683b      	ldr	r3, [r7, #0]
 8024e86:	695b      	ldr	r3, [r3, #20]
 8024e88:	019b      	lsls	r3, r3, #6
 8024e8a:	697a      	ldr	r2, [r7, #20]
 8024e8c:	4313      	orrs	r3, r2
 8024e8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8024e90:	687b      	ldr	r3, [r7, #4]
 8024e92:	697a      	ldr	r2, [r7, #20]
 8024e94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8024e96:	687b      	ldr	r3, [r7, #4]
 8024e98:	68fa      	ldr	r2, [r7, #12]
 8024e9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8024e9c:	683b      	ldr	r3, [r7, #0]
 8024e9e:	685a      	ldr	r2, [r3, #4]
 8024ea0:	687b      	ldr	r3, [r7, #4]
 8024ea2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8024ea4:	687b      	ldr	r3, [r7, #4]
 8024ea6:	693a      	ldr	r2, [r7, #16]
 8024ea8:	621a      	str	r2, [r3, #32]
}
 8024eaa:	bf00      	nop
 8024eac:	371c      	adds	r7, #28
 8024eae:	46bd      	mov	sp, r7
 8024eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024eb4:	4770      	bx	lr
 8024eb6:	bf00      	nop
 8024eb8:	40010000 	.word	0x40010000
 8024ebc:	40010400 	.word	0x40010400

08024ec0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8024ec0:	b480      	push	{r7}
 8024ec2:	b087      	sub	sp, #28
 8024ec4:	af00      	add	r7, sp, #0
 8024ec6:	60f8      	str	r0, [r7, #12]
 8024ec8:	60b9      	str	r1, [r7, #8]
 8024eca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8024ecc:	68fb      	ldr	r3, [r7, #12]
 8024ece:	6a1b      	ldr	r3, [r3, #32]
 8024ed0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8024ed2:	68fb      	ldr	r3, [r7, #12]
 8024ed4:	6a1b      	ldr	r3, [r3, #32]
 8024ed6:	f023 0201 	bic.w	r2, r3, #1
 8024eda:	68fb      	ldr	r3, [r7, #12]
 8024edc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8024ede:	68fb      	ldr	r3, [r7, #12]
 8024ee0:	699b      	ldr	r3, [r3, #24]
 8024ee2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8024ee4:	693b      	ldr	r3, [r7, #16]
 8024ee6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8024eea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8024eec:	687b      	ldr	r3, [r7, #4]
 8024eee:	011b      	lsls	r3, r3, #4
 8024ef0:	693a      	ldr	r2, [r7, #16]
 8024ef2:	4313      	orrs	r3, r2
 8024ef4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8024ef6:	697b      	ldr	r3, [r7, #20]
 8024ef8:	f023 030a 	bic.w	r3, r3, #10
 8024efc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8024efe:	697a      	ldr	r2, [r7, #20]
 8024f00:	68bb      	ldr	r3, [r7, #8]
 8024f02:	4313      	orrs	r3, r2
 8024f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8024f06:	68fb      	ldr	r3, [r7, #12]
 8024f08:	693a      	ldr	r2, [r7, #16]
 8024f0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8024f0c:	68fb      	ldr	r3, [r7, #12]
 8024f0e:	697a      	ldr	r2, [r7, #20]
 8024f10:	621a      	str	r2, [r3, #32]
}
 8024f12:	bf00      	nop
 8024f14:	371c      	adds	r7, #28
 8024f16:	46bd      	mov	sp, r7
 8024f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024f1c:	4770      	bx	lr

08024f1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8024f1e:	b480      	push	{r7}
 8024f20:	b087      	sub	sp, #28
 8024f22:	af00      	add	r7, sp, #0
 8024f24:	60f8      	str	r0, [r7, #12]
 8024f26:	60b9      	str	r1, [r7, #8]
 8024f28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8024f2a:	68fb      	ldr	r3, [r7, #12]
 8024f2c:	6a1b      	ldr	r3, [r3, #32]
 8024f2e:	f023 0210 	bic.w	r2, r3, #16
 8024f32:	68fb      	ldr	r3, [r7, #12]
 8024f34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8024f36:	68fb      	ldr	r3, [r7, #12]
 8024f38:	699b      	ldr	r3, [r3, #24]
 8024f3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8024f3c:	68fb      	ldr	r3, [r7, #12]
 8024f3e:	6a1b      	ldr	r3, [r3, #32]
 8024f40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8024f42:	697b      	ldr	r3, [r7, #20]
 8024f44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8024f48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8024f4a:	687b      	ldr	r3, [r7, #4]
 8024f4c:	031b      	lsls	r3, r3, #12
 8024f4e:	697a      	ldr	r2, [r7, #20]
 8024f50:	4313      	orrs	r3, r2
 8024f52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8024f54:	693b      	ldr	r3, [r7, #16]
 8024f56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8024f5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8024f5c:	68bb      	ldr	r3, [r7, #8]
 8024f5e:	011b      	lsls	r3, r3, #4
 8024f60:	693a      	ldr	r2, [r7, #16]
 8024f62:	4313      	orrs	r3, r2
 8024f64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8024f66:	68fb      	ldr	r3, [r7, #12]
 8024f68:	697a      	ldr	r2, [r7, #20]
 8024f6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8024f6c:	68fb      	ldr	r3, [r7, #12]
 8024f6e:	693a      	ldr	r2, [r7, #16]
 8024f70:	621a      	str	r2, [r3, #32]
}
 8024f72:	bf00      	nop
 8024f74:	371c      	adds	r7, #28
 8024f76:	46bd      	mov	sp, r7
 8024f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024f7c:	4770      	bx	lr

08024f7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8024f7e:	b480      	push	{r7}
 8024f80:	b085      	sub	sp, #20
 8024f82:	af00      	add	r7, sp, #0
 8024f84:	6078      	str	r0, [r7, #4]
 8024f86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8024f88:	687b      	ldr	r3, [r7, #4]
 8024f8a:	689b      	ldr	r3, [r3, #8]
 8024f8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8024f8e:	68fb      	ldr	r3, [r7, #12]
 8024f90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8024f94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8024f96:	683a      	ldr	r2, [r7, #0]
 8024f98:	68fb      	ldr	r3, [r7, #12]
 8024f9a:	4313      	orrs	r3, r2
 8024f9c:	f043 0307 	orr.w	r3, r3, #7
 8024fa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8024fa2:	687b      	ldr	r3, [r7, #4]
 8024fa4:	68fa      	ldr	r2, [r7, #12]
 8024fa6:	609a      	str	r2, [r3, #8]
}
 8024fa8:	bf00      	nop
 8024faa:	3714      	adds	r7, #20
 8024fac:	46bd      	mov	sp, r7
 8024fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024fb2:	4770      	bx	lr

08024fb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8024fb4:	b480      	push	{r7}
 8024fb6:	b087      	sub	sp, #28
 8024fb8:	af00      	add	r7, sp, #0
 8024fba:	60f8      	str	r0, [r7, #12]
 8024fbc:	60b9      	str	r1, [r7, #8]
 8024fbe:	607a      	str	r2, [r7, #4]
 8024fc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8024fc2:	68fb      	ldr	r3, [r7, #12]
 8024fc4:	689b      	ldr	r3, [r3, #8]
 8024fc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8024fc8:	697b      	ldr	r3, [r7, #20]
 8024fca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8024fce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8024fd0:	683b      	ldr	r3, [r7, #0]
 8024fd2:	021a      	lsls	r2, r3, #8
 8024fd4:	687b      	ldr	r3, [r7, #4]
 8024fd6:	431a      	orrs	r2, r3
 8024fd8:	68bb      	ldr	r3, [r7, #8]
 8024fda:	4313      	orrs	r3, r2
 8024fdc:	697a      	ldr	r2, [r7, #20]
 8024fde:	4313      	orrs	r3, r2
 8024fe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8024fe2:	68fb      	ldr	r3, [r7, #12]
 8024fe4:	697a      	ldr	r2, [r7, #20]
 8024fe6:	609a      	str	r2, [r3, #8]
}
 8024fe8:	bf00      	nop
 8024fea:	371c      	adds	r7, #28
 8024fec:	46bd      	mov	sp, r7
 8024fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024ff2:	4770      	bx	lr

08024ff4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8024ff4:	b480      	push	{r7}
 8024ff6:	b087      	sub	sp, #28
 8024ff8:	af00      	add	r7, sp, #0
 8024ffa:	60f8      	str	r0, [r7, #12]
 8024ffc:	60b9      	str	r1, [r7, #8]
 8024ffe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8025000:	68bb      	ldr	r3, [r7, #8]
 8025002:	f003 031f 	and.w	r3, r3, #31
 8025006:	2201      	movs	r2, #1
 8025008:	fa02 f303 	lsl.w	r3, r2, r3
 802500c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 802500e:	68fb      	ldr	r3, [r7, #12]
 8025010:	6a1a      	ldr	r2, [r3, #32]
 8025012:	697b      	ldr	r3, [r7, #20]
 8025014:	43db      	mvns	r3, r3
 8025016:	401a      	ands	r2, r3
 8025018:	68fb      	ldr	r3, [r7, #12]
 802501a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 802501c:	68fb      	ldr	r3, [r7, #12]
 802501e:	6a1a      	ldr	r2, [r3, #32]
 8025020:	68bb      	ldr	r3, [r7, #8]
 8025022:	f003 031f 	and.w	r3, r3, #31
 8025026:	6879      	ldr	r1, [r7, #4]
 8025028:	fa01 f303 	lsl.w	r3, r1, r3
 802502c:	431a      	orrs	r2, r3
 802502e:	68fb      	ldr	r3, [r7, #12]
 8025030:	621a      	str	r2, [r3, #32]
}
 8025032:	bf00      	nop
 8025034:	371c      	adds	r7, #28
 8025036:	46bd      	mov	sp, r7
 8025038:	f85d 7b04 	ldr.w	r7, [sp], #4
 802503c:	4770      	bx	lr
	...

08025040 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8025040:	b480      	push	{r7}
 8025042:	b085      	sub	sp, #20
 8025044:	af00      	add	r7, sp, #0
 8025046:	6078      	str	r0, [r7, #4]
 8025048:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 802504a:	687b      	ldr	r3, [r7, #4]
 802504c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8025050:	2b01      	cmp	r3, #1
 8025052:	d101      	bne.n	8025058 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8025054:	2302      	movs	r3, #2
 8025056:	e05a      	b.n	802510e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8025058:	687b      	ldr	r3, [r7, #4]
 802505a:	2201      	movs	r2, #1
 802505c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8025060:	687b      	ldr	r3, [r7, #4]
 8025062:	2202      	movs	r2, #2
 8025064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8025068:	687b      	ldr	r3, [r7, #4]
 802506a:	681b      	ldr	r3, [r3, #0]
 802506c:	685b      	ldr	r3, [r3, #4]
 802506e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8025070:	687b      	ldr	r3, [r7, #4]
 8025072:	681b      	ldr	r3, [r3, #0]
 8025074:	689b      	ldr	r3, [r3, #8]
 8025076:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8025078:	68fb      	ldr	r3, [r7, #12]
 802507a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802507e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8025080:	683b      	ldr	r3, [r7, #0]
 8025082:	681b      	ldr	r3, [r3, #0]
 8025084:	68fa      	ldr	r2, [r7, #12]
 8025086:	4313      	orrs	r3, r2
 8025088:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 802508a:	687b      	ldr	r3, [r7, #4]
 802508c:	681b      	ldr	r3, [r3, #0]
 802508e:	68fa      	ldr	r2, [r7, #12]
 8025090:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8025092:	687b      	ldr	r3, [r7, #4]
 8025094:	681b      	ldr	r3, [r3, #0]
 8025096:	4a21      	ldr	r2, [pc, #132]	; (802511c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8025098:	4293      	cmp	r3, r2
 802509a:	d022      	beq.n	80250e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802509c:	687b      	ldr	r3, [r7, #4]
 802509e:	681b      	ldr	r3, [r3, #0]
 80250a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80250a4:	d01d      	beq.n	80250e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80250a6:	687b      	ldr	r3, [r7, #4]
 80250a8:	681b      	ldr	r3, [r3, #0]
 80250aa:	4a1d      	ldr	r2, [pc, #116]	; (8025120 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80250ac:	4293      	cmp	r3, r2
 80250ae:	d018      	beq.n	80250e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80250b0:	687b      	ldr	r3, [r7, #4]
 80250b2:	681b      	ldr	r3, [r3, #0]
 80250b4:	4a1b      	ldr	r2, [pc, #108]	; (8025124 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80250b6:	4293      	cmp	r3, r2
 80250b8:	d013      	beq.n	80250e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80250ba:	687b      	ldr	r3, [r7, #4]
 80250bc:	681b      	ldr	r3, [r3, #0]
 80250be:	4a1a      	ldr	r2, [pc, #104]	; (8025128 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80250c0:	4293      	cmp	r3, r2
 80250c2:	d00e      	beq.n	80250e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80250c4:	687b      	ldr	r3, [r7, #4]
 80250c6:	681b      	ldr	r3, [r3, #0]
 80250c8:	4a18      	ldr	r2, [pc, #96]	; (802512c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80250ca:	4293      	cmp	r3, r2
 80250cc:	d009      	beq.n	80250e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80250ce:	687b      	ldr	r3, [r7, #4]
 80250d0:	681b      	ldr	r3, [r3, #0]
 80250d2:	4a17      	ldr	r2, [pc, #92]	; (8025130 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80250d4:	4293      	cmp	r3, r2
 80250d6:	d004      	beq.n	80250e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80250d8:	687b      	ldr	r3, [r7, #4]
 80250da:	681b      	ldr	r3, [r3, #0]
 80250dc:	4a15      	ldr	r2, [pc, #84]	; (8025134 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80250de:	4293      	cmp	r3, r2
 80250e0:	d10c      	bne.n	80250fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80250e2:	68bb      	ldr	r3, [r7, #8]
 80250e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80250e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80250ea:	683b      	ldr	r3, [r7, #0]
 80250ec:	685b      	ldr	r3, [r3, #4]
 80250ee:	68ba      	ldr	r2, [r7, #8]
 80250f0:	4313      	orrs	r3, r2
 80250f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80250f4:	687b      	ldr	r3, [r7, #4]
 80250f6:	681b      	ldr	r3, [r3, #0]
 80250f8:	68ba      	ldr	r2, [r7, #8]
 80250fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80250fc:	687b      	ldr	r3, [r7, #4]
 80250fe:	2201      	movs	r2, #1
 8025100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8025104:	687b      	ldr	r3, [r7, #4]
 8025106:	2200      	movs	r2, #0
 8025108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 802510c:	2300      	movs	r3, #0
}
 802510e:	4618      	mov	r0, r3
 8025110:	3714      	adds	r7, #20
 8025112:	46bd      	mov	sp, r7
 8025114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025118:	4770      	bx	lr
 802511a:	bf00      	nop
 802511c:	40010000 	.word	0x40010000
 8025120:	40000400 	.word	0x40000400
 8025124:	40000800 	.word	0x40000800
 8025128:	40000c00 	.word	0x40000c00
 802512c:	40010400 	.word	0x40010400
 8025130:	40014000 	.word	0x40014000
 8025134:	40001800 	.word	0x40001800

08025138 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8025138:	b480      	push	{r7}
 802513a:	b085      	sub	sp, #20
 802513c:	af00      	add	r7, sp, #0
 802513e:	6078      	str	r0, [r7, #4]
 8025140:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8025142:	2300      	movs	r3, #0
 8025144:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8025146:	687b      	ldr	r3, [r7, #4]
 8025148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802514c:	2b01      	cmp	r3, #1
 802514e:	d101      	bne.n	8025154 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8025150:	2302      	movs	r3, #2
 8025152:	e03d      	b.n	80251d0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8025154:	687b      	ldr	r3, [r7, #4]
 8025156:	2201      	movs	r2, #1
 8025158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 802515c:	68fb      	ldr	r3, [r7, #12]
 802515e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8025162:	683b      	ldr	r3, [r7, #0]
 8025164:	68db      	ldr	r3, [r3, #12]
 8025166:	4313      	orrs	r3, r2
 8025168:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 802516a:	68fb      	ldr	r3, [r7, #12]
 802516c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8025170:	683b      	ldr	r3, [r7, #0]
 8025172:	689b      	ldr	r3, [r3, #8]
 8025174:	4313      	orrs	r3, r2
 8025176:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8025178:	68fb      	ldr	r3, [r7, #12]
 802517a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 802517e:	683b      	ldr	r3, [r7, #0]
 8025180:	685b      	ldr	r3, [r3, #4]
 8025182:	4313      	orrs	r3, r2
 8025184:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8025186:	68fb      	ldr	r3, [r7, #12]
 8025188:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 802518c:	683b      	ldr	r3, [r7, #0]
 802518e:	681b      	ldr	r3, [r3, #0]
 8025190:	4313      	orrs	r3, r2
 8025192:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8025194:	68fb      	ldr	r3, [r7, #12]
 8025196:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 802519a:	683b      	ldr	r3, [r7, #0]
 802519c:	691b      	ldr	r3, [r3, #16]
 802519e:	4313      	orrs	r3, r2
 80251a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80251a2:	68fb      	ldr	r3, [r7, #12]
 80251a4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80251a8:	683b      	ldr	r3, [r7, #0]
 80251aa:	695b      	ldr	r3, [r3, #20]
 80251ac:	4313      	orrs	r3, r2
 80251ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80251b0:	68fb      	ldr	r3, [r7, #12]
 80251b2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80251b6:	683b      	ldr	r3, [r7, #0]
 80251b8:	69db      	ldr	r3, [r3, #28]
 80251ba:	4313      	orrs	r3, r2
 80251bc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80251be:	687b      	ldr	r3, [r7, #4]
 80251c0:	681b      	ldr	r3, [r3, #0]
 80251c2:	68fa      	ldr	r2, [r7, #12]
 80251c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80251c6:	687b      	ldr	r3, [r7, #4]
 80251c8:	2200      	movs	r2, #0
 80251ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80251ce:	2300      	movs	r3, #0
}
 80251d0:	4618      	mov	r0, r3
 80251d2:	3714      	adds	r7, #20
 80251d4:	46bd      	mov	sp, r7
 80251d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80251da:	4770      	bx	lr

080251dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80251dc:	b480      	push	{r7}
 80251de:	b083      	sub	sp, #12
 80251e0:	af00      	add	r7, sp, #0
 80251e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80251e4:	bf00      	nop
 80251e6:	370c      	adds	r7, #12
 80251e8:	46bd      	mov	sp, r7
 80251ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80251ee:	4770      	bx	lr

080251f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80251f0:	b480      	push	{r7}
 80251f2:	b083      	sub	sp, #12
 80251f4:	af00      	add	r7, sp, #0
 80251f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80251f8:	bf00      	nop
 80251fa:	370c      	adds	r7, #12
 80251fc:	46bd      	mov	sp, r7
 80251fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025202:	4770      	bx	lr

08025204 <__libc_init_array>:
 8025204:	b570      	push	{r4, r5, r6, lr}
 8025206:	4e0d      	ldr	r6, [pc, #52]	; (802523c <__libc_init_array+0x38>)
 8025208:	4c0d      	ldr	r4, [pc, #52]	; (8025240 <__libc_init_array+0x3c>)
 802520a:	1ba4      	subs	r4, r4, r6
 802520c:	10a4      	asrs	r4, r4, #2
 802520e:	2500      	movs	r5, #0
 8025210:	42a5      	cmp	r5, r4
 8025212:	d109      	bne.n	8025228 <__libc_init_array+0x24>
 8025214:	4e0b      	ldr	r6, [pc, #44]	; (8025244 <__libc_init_array+0x40>)
 8025216:	4c0c      	ldr	r4, [pc, #48]	; (8025248 <__libc_init_array+0x44>)
 8025218:	f000 f820 	bl	802525c <_init>
 802521c:	1ba4      	subs	r4, r4, r6
 802521e:	10a4      	asrs	r4, r4, #2
 8025220:	2500      	movs	r5, #0
 8025222:	42a5      	cmp	r5, r4
 8025224:	d105      	bne.n	8025232 <__libc_init_array+0x2e>
 8025226:	bd70      	pop	{r4, r5, r6, pc}
 8025228:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 802522c:	4798      	blx	r3
 802522e:	3501      	adds	r5, #1
 8025230:	e7ee      	b.n	8025210 <__libc_init_array+0xc>
 8025232:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8025236:	4798      	blx	r3
 8025238:	3501      	adds	r5, #1
 802523a:	e7f2      	b.n	8025222 <__libc_init_array+0x1e>
 802523c:	0802529c 	.word	0x0802529c
 8025240:	0802529c 	.word	0x0802529c
 8025244:	0802529c 	.word	0x0802529c
 8025248:	080252a4 	.word	0x080252a4

0802524c <memset>:
 802524c:	4402      	add	r2, r0
 802524e:	4603      	mov	r3, r0
 8025250:	4293      	cmp	r3, r2
 8025252:	d100      	bne.n	8025256 <memset+0xa>
 8025254:	4770      	bx	lr
 8025256:	f803 1b01 	strb.w	r1, [r3], #1
 802525a:	e7f9      	b.n	8025250 <memset+0x4>

0802525c <_init>:
 802525c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802525e:	bf00      	nop
 8025260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8025262:	bc08      	pop	{r3}
 8025264:	469e      	mov	lr, r3
 8025266:	4770      	bx	lr

08025268 <_fini>:
 8025268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802526a:	bf00      	nop
 802526c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802526e:	bc08      	pop	{r3}
 8025270:	469e      	mov	lr, r3
 8025272:	4770      	bx	lr
