$date
	Fri Oct 31 10:32:26 2008
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! c1 $end
$var wire 1 " c2 $end
$var reg 1 # a $end
$var reg 1 $ b1 $end
$var reg 1 % b2 $end
$scope module m1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ! c $end
$var wire 1 ( c1 $end
$var wire 1 ) c2 $end
$upscope $end
$scope module m2 $end
$var wire 1 & a $end
$var wire 1 * b $end
$var wire 1 " c $end
$var wire 1 + c1 $end
$var wire 1 , c2 $end
$upscope $end
$scope task set $end
$var reg 3 - bits [2:0] $end
$var reg 1 . t1 $end
$upscope $end
$upscope $end
$scope module test $end
$scope module m1 $end
$scope module mm1 $end
$var wire 1 / c1 $end
$upscope $end
$upscope $end
$upscope $end
$scope module test $end
$scope module m1 $end
$scope module mm1 $end
$var wire 1 0 a $end
$var wire 1 ( c $end
$upscope $end
$scope module mm2 $end
$var wire 1 1 a $end
$var wire 1 ) c $end
$var wire 1 2 c1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
x1
00
1/
x.
bx -
x,
1+
x*
x)
1(
x'
0&
x%
x$
0#
x"
x!
$end
#1
0.
b0 -
#2
0!
0"
1)
12
1,
01
0$
0'
0%
0*
#4
b1 -
#5
1"
0,
1%
1*
#7
b10 -
#8
1!
0"
0)
02
1,
11
1$
1'
0%
0*
#9
$dumpoff
x2
x1
x0
x/
x.
bx -
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#15
$dumpon
02
11
00
1/
0.
b100 -
0,
1+
0*
0)
1(
0'
1&
0%
0$
1#
1"
1!
$end
#16
1.
b101 -
#17
0"
0+
1%
1*
#19
b110 -
#20
0!
1"
0(
0/
1+
10
1$
1'
0%
0*
#22
b111 -
#23
0"
0+
1%
1*
#25
b0 -
#26
1(
1/
1)
12
1+
1,
00
01
0#
0&
0$
0'
0%
0*
#27
$dumpall
12
01
00
1/
1.
b0 -
1,
1+
0*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#28
