INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/test_mul/test_mul.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/test_mul/test_mul.srcs/sources_1/new/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/test_mul/test_mul.srcs/sources_1/new/img_transfer_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_transfer_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/test_mul/test_mul.srcs/sources_1/new/matrix_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/test_mul/test_mul.srcs/sources_1/new/top_matrix_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_matrix_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/test_mul/test_mul.srcs/sim_1/new/top_matrix_bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_matrix_bram_tb
