# 30-DAYS-of-RTL

Greetings :)

I am Indranil Saha, a keen aspiring VLSI Enthusiast.
Welcome to my "30 DAYS OF RTL" repository. Here you can have view of my self challenge taken to learn, practice and improve "Register Transfer Level" i.e. RTL in Combinational,Sequential,Memories and FSM Verilog Coding and to gain gradual greater insights into Digital System Design and HDL.

# CONTENTS
* [Progress](# PROGRESS)


# PROGRESS
Simulation Tool: MODELSIM
