@E: CS164 :"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\clk_gen.v":9:83:9:90|Expecting wire for output connection, found clk_1kHz

