;redcode
;assert 1
	SPL 0, <-2
	CMP -205, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <-11
	SUB 510, 0
	SUB 1, <-11
	ADD -1, <-20
	SUB @127, 106
	SUB @121, 103
	SUB @121, 103
	SUB @127, 106
	ADD 0, <29
	CMP @127, 106
	SUB @127, 105
	ADD 0, <29
	ADD 800, 21
	DJN -1, @-20
	SLT <0, @2
	SUB 200, @-1
	MOV -7, <-20
	ADD 210, 31
	SLT @51, 700
	CMP 1, <-11
	SUB @121, 103
	SUB @121, 103
	SLT 210, 31
	DJN -1, @-20
	SPL <121, 103
	DJN -1, @-20
	SPL <121, 103
	SUB -91, <21
	SUB #-100, -100
	SUB @121, 103
	DJN -1, @-20
	SUB #372, @-208
	MOV -7, <-20
	SPL -100, -310
	SLT 0, <20
	DJN -1, @-20
	SLT <0, @2
	ADD -1, <-20
	MOV -7, <-20
	SUB @127, 106
	ADD 2, <20
	MOV -7, <-20
	MOV -7, <-20
	CMP -205, <-127
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-2
