Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/ --output-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC/ --report-file=bsf:D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC.qsys
Progress: Loading CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 12.1]
Progress: Parameterizing module clock
Progress: Adding pll [altpll 12.1]
Progress: Parameterizing module pll
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding led_out [altera_avalon_pio 12.1]
Progress: Parameterizing module led_out
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_controller
Progress: Adding high_resolution_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module high_resolution_timer
Progress: Adding CRC_CUSTOM [CRC_CUSTOM 1.0]
Progress: Parameterizing module CRC_CUSTOM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: SoC.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: SoC.high_resolution_timer: Interrupt sender high_resolution_timer.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/ --output-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC.sopcinfo --report-file=html:D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC.html --report-file=qip:D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC/synthesis/SoC.qip --report-file=cmp:D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/CO503AdvancedEmbeddedSystems/Newfolder/CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC.qsys
Progress: Loading CUSTOM_INSTRUCTION_ADDED_NIOS_II_CRC_SOC/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 12.1]
Progress: Parameterizing module clock
Progress: Adding pll [altpll 12.1]
Progress: Parameterizing module pll
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding led_out [altera_avalon_pio 12.1]
Progress: Parameterizing module led_out
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_controller
Progress: Adding high_resolution_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module high_resolution_timer
Progress: Adding CRC_CUSTOM [CRC_CUSTOM 1.0]
Progress: Parameterizing module CRC_CUSTOM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: SoC.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: SoC.high_resolution_timer: Interrupt sender high_resolution_timer.irq is not connected to an interrupt receiver
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 44 connections
Info: merlin_custom_instruction_transform: After transform: 14 modules, 47 connections
Info: merlin_translator_transform: After transform: 26 modules, 95 connections
Info: merlin_domain_transform: After transform: 50 modules, 250 connections
Info: merlin_router_transform: After transform: 62 modules, 298 connections
Info: merlin_traffic_limiter_transform: After transform: 64 modules, 308 connections
Info: reset_adaptation_transform: After transform: 67 modules, 247 connections
Info: merlin_network_to_switch_transform: After transform: 89 modules, 293 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 91 modules, 303 connections
Info: limiter_update_transform: After transform: 91 modules, 305 connections
Info: merlin_interrupt_mapper_transform: After transform: 92 modules, 308 connections
Info: merlin_interrupt_sync_transform: After transform: 93 modules, 313 connections
Warning: SoC: "No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: SoC: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: SoC: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: pll: "SoC" instantiated altpll "pll"
Info: cpu: Starting RTL generation for module 'SoC_cpu'
Info: cpu:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu --dir=C:/Users/RANDIKA/AppData/Local/Temp/alt9362_8936438285796072672.dir/0003_cpu_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/RANDIKA/AppData/Local/Temp/alt9362_8936438285796072672.dir/0003_cpu_gen//SoC_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2023.01.05 10:30:33 (*) Starting Nios II generation
Info: cpu: # 2023.01.05 10:30:33 (*)   Checking for plaintext license.
Info: cpu: # 2023.01.05 10:30:34 (*)   Plaintext license not found.
Info: cpu: # 2023.01.05 10:30:34 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.01.05 10:30:35 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2023.01.05 10:30:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.01.05 10:30:35 (*)   Creating all objects for CPU
Info: cpu: # 2023.01.05 10:30:36 (*)     Pipeline frontend
Info: cpu: # 2023.01.05 10:30:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.01.05 10:30:39 (*)   Creating encrypted RTL
Info: cpu: # 2023.01.05 10:30:40 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SoC_cpu'
Info: cpu: "SoC" instantiated altera_nios2_qsys "cpu"
Error: Generation stopped, 83 or more modules remaining
Info: SoC: Done SoC" with 40 modules, 14 files, 822822 bytes
Error: ip-generate failed with exit code 1: 1 Error, 7 Warnings
Info: Stopping: Create HDL design files for synthesis
