5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd named_block1.vcd -o named_block1.cdd -v named_block1.v
3 0 main main named_block1.v 1 34
2 1 5 8000c 2 3d 2100a 0 0 1 0 2 foobar
2 2 9 8000c 2 3d 2100a 0 0 1 0 2 barfoo
2 3 14 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 4 14 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 5 14 10003 2 2c 2100a 3 4 32 0 aa aa aa aa aa aa aa aa
2 6 15 10005 2 3d 2000a 0 0 1 0 2 fooey
2 7 20 10005 2 3d 2000a 0 0 1 0 2 barry
1 a 0 3 30004 1 16 2
1 b 0 3 30007 1 0 2
4 1 0 0
4 2 0 0
4 7 0 0
4 6 7 0
4 5 6 0
3 1 main.foobar main.foobar named_block1.v 5 7
2 8 6 50008 1 0 20004 0 0 1 1 0
2 9 6 10001 0 1 400 0 0 a
2 10 6 10008 1 37 11006 8 9
4 10 0 0
3 1 main.barfoo main.barfoo named_block1.v 9 11
2 11 10 60009 1 0 20008 0 0 1 1 1
2 12 10 10001 0 1 400 0 0 b
2 13 10 10009 1 38 1100a 11 12
4 13 0 0
3 1 main.fooey main.fooey named_block1.v 15 19
2 14 17 b000b 1 1 8 0 0 b
2 15 17 70007 1 1 4 0 0 a
2 16 17 7000b 1 8 20084 14 15 1 0 2
2 17 17 20002 0 1 400 0 0 c
2 18 17 2000b 1 38 11006 16 17
2 19 18 b000b 1 1 8 0 0 b
2 20 18 70007 1 1 4 0 0 a
2 21 18 7000b 1 9 20088 19 20 1 0 2
2 22 18 20002 0 1 400 0 0 d
2 23 18 2000b 1 38 a 21 22
1 c 0 16 30006 1 0 2
1 d 0 16 30009 1 0 2
4 23 0 0
4 18 23 23
3 1 main.barry main.barry named_block1.v 20 24
2 24 22 b000b 1 1 8 0 0 b
2 25 22 70007 1 1 4 0 0 a
2 26 22 7000b 1 2 20088 24 25 1 0 2
2 27 22 20002 0 1 400 0 0 e
2 28 22 2000b 1 38 1100a 26 27
2 29 23 c000c 1 1 8 0 0 b
2 30 23 70007 1 1 4 0 0 a
2 31 23 7000c 1 c 20084 29 30 1 0 2
2 32 23 20002 0 1 400 0 0 f
2 33 23 2000c 1 38 6 31 32
1 e 0 21 3000d 1 0 2
1 f 0 21 30010 1 0 2
4 33 0 0
4 28 33 33
