<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/include/pci/access.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_4f6a7e6de63bf7faab77653961b179a0.html">include</a></li><li class="navelem"><a class="el" href="dir_c1ea82991bebb2e8771bcaa718cf4a6d.html">pci</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">access.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* Routines to access PCI memory/configuration space and other PCI related</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * functions the PCI Library provides.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * COPYRIGHT (c) 2010 Cobham Gaisler AB.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license and distribution terms for this file may be</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef __PCI_ACCESS_H__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define __PCI_ACCESS_H__</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;libcpu/byteorder.h&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="basedefs_8h.html">rtems/score/basedefs.h</a>&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;pci.h&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* Identification of a PCI configuration space device (16-bit) */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">typedef</span> uint16_t pci_dev_t;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* Create a PCI Configuration Space ID */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define PCI_DEV(bus, slot, func) (((bus)&lt;&lt;8) | ((slot)&lt;&lt;3) | (func))</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Get Bus of a PCI Configuration Space ID */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define PCI_DEV_BUS(dev) (((dev) &gt;&gt; 8) &amp; 0xff)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/* Get Slot/Device of a PCI Configuration Space ID */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define PCI_DEV_SLOT(dev) (((dev) &gt;&gt; 3) &amp; 0x1f)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* Get Function of a PCI Configuration Space ID */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define PCI_DEV_FUNC(dev) ((dev) &amp; 0x7)</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/* Get Device and Function of a PCI Configuration Space ID */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define PCI_DEV_DEVFUNC(dev) ((dev) &amp; 0xff)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Expand Device into argument lists */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define PCI_DEV_EXPAND(dev) PCI_DEV_BUS((dev)), PCI_DEV_SLOT((dev)), PCI_DEV_FUNC((dev))</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* Configuration Space Read/Write Operations */</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structpci__cfg__ops.html">   40</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpci__cfg__ops.html">pci_cfg_ops</a> {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="comment">/* Configuration Space Access and Setup Routines */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    int (*read8)(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint8_t *data);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    int (*read16)(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint16_t *data);</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    int (*read32)(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint32_t *data);</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    int (*write8)(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint8_t data);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    int (*write16)(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint16_t data);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    int (*write32)(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint32_t data);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;};</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* Read a register over PCI I/O Space, and swap it if necessary (due to </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * PCI endianness)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structpci__io__ops.html">   53</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpci__io__ops.html">pci_io_ops</a> {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    uint8_t (*read8)(uint8_t *adr);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    uint16_t(*read16)(uint16_t *adr);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    uint32_t (*read32)(uint32_t *adr);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    void (*write8)(uint8_t *adr, uint8_t data);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    void (*write16)(uint16_t *adr, uint16_t data);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    void (*write32)(uint32_t *adr, uint32_t data);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;};</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Read a register over PCI Memory Space (non-prefetchable memory), and </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * swap it if necessary (due to PCI endianness)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structpci__memreg__ops.html">   65</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpci__memreg__ops.html">pci_memreg_ops</a> {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    uint8_t (*ld8)(uint8_t *adr);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    void (*st8)(uint8_t *adr, uint8_t data);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    uint16_t(*ld_le16)(uint16_t *adr);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    void (*st_le16)(uint16_t *adr, uint16_t data);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    uint16_t(*ld_be16)(uint16_t *adr);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    void (*st_be16)(uint16_t *adr, uint16_t data);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    uint32_t (*ld_le32)(uint32_t *adr);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    void (*st_le32)(uint32_t *adr, uint32_t data);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    uint32_t (*ld_be32)(uint32_t *adr);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    void (*st_be32)(uint32_t *adr, uint32_t data);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;};</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">typedef</span> uint8_t (*pci_ld8_t)(uint8_t *adr);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">typedef</span> void (*pci_st8_t)(uint8_t *adr, uint8_t data);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">typedef</span> uint16_t(pci_ld16_t)(uint16_t *adr);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">typedef</span> void (*pci_st16_t)(uint16_t *adr, uint16_t data);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">typedef</span> uint32_t (*pci_ld32_t)(uint32_t *adr);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">typedef</span> void (*pci_st32_t)(uint32_t *adr, uint32_t data);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structpci__access__drv.html">   87</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpci__access__drv.html">pci_access_drv</a> {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">/* Configuration */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keyword">struct </span><a class="code" href="structpci__cfg__ops.html">pci_cfg_ops</a> cfg;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">/* I/O Access operations */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keyword">struct </span><a class="code" href="structpci__io__ops.html">pci_io_ops</a> io;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="comment">/* Registers over Memory Access operations. Note that these funcs</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">     * are only for code that need to be compatible with both Big-Endian</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">     * and Little-Endian PCI bus or for some other reason need function</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">     * pointers to access functions. Normally drivers use the inline</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">     * functions for Registers-over-Memory access to avoid extra function</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">     * call.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keyword">struct </span><a class="code" href="structpci__memreg__ops.html">pci_memreg_ops</a> *memreg;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">/* Translate from PCI address to CPU address (dir=0). Translate</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">     * CPU address to PCI address (dir!=0). The address will can be</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">     * used to perform I/O access or memory access by CPU or PCI DMA</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">     * peripheral.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">     * address    In/Out. CPU address or PCI address.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">     * type       Access type. 1=I/O, 2=MEMIO, 3=MEM</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">     * dir        Translate direction. 0=PCI-to-CPU, 0!=CPU-to-PCI,</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">     * Return Value</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">     *  0   = Success</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">     *  -1  = Requested Address not mapped into other address space</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">     *        i.e. not accessible</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    int (*translate)(uint32_t *address, <span class="keywordtype">int</span> type, <span class="keywordtype">int</span> dir);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;};</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Access Routines valid after a PCI-Access-Driver has registered */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="structpci__access__drv.html">pci_access_drv</a> pci_access_ops;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* Register PCI Access Driver */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> pci_access_drv_register(<span class="keyword">struct</span> <a class="code" href="structpci__access__drv.html">pci_access_drv</a> *drv);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* Set/unset bits in command and status register of a PCI device */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> pci_modify_cmdsts(pci_dev_t dev, uint32_t mask, uint32_t val);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* Enable Memory in command register */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">void</span> pci_mem_enable(pci_dev_t dev)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    pci_modify_cmdsts(dev, PCIM_CMD_MEMEN, PCIM_CMD_MEMEN);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">void</span> pci_mem_disable(pci_dev_t dev)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    pci_modify_cmdsts(dev, PCIM_CMD_MEMEN, 0);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">void</span> pci_io_enable(pci_dev_t dev)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    pci_modify_cmdsts(dev, PCIM_CMD_PORTEN, PCIM_CMD_PORTEN);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">void</span> pci_io_disable(pci_dev_t dev)</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;{</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    pci_modify_cmdsts(dev, PCIM_CMD_PORTEN, 0);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">void</span> pci_master_enable(pci_dev_t dev)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    pci_modify_cmdsts(dev, PCIM_CMD_BUSMASTEREN, PCIM_CMD_BUSMASTEREN);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">void</span> pci_master_disable(pci_dev_t dev)</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;{</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    pci_modify_cmdsts(dev, PCIM_CMD_BUSMASTEREN, 0);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* Configuration Space Access Read Routines */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> pci_cfg_r8(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint8_t *data);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> pci_cfg_r16(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint16_t *data);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> pci_cfg_r32(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint32_t *data);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* Configuration Space Access Write Routines */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> pci_cfg_w8(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint8_t data);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> pci_cfg_w16(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint16_t data);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> pci_cfg_w32(pci_dev_t dev, <span class="keywordtype">int</span> ofs, uint32_t data);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* Read a register over PCI I/O Space */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">extern</span> uint8_t pci_io_r8(uint32_t adr);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keyword">extern</span> uint16_t pci_io_r16(uint32_t adr);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keyword">extern</span> uint32_t pci_io_r32(uint32_t adr);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* Write a register over PCI I/O Space */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> pci_io_w8(uint32_t adr, uint8_t data);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> pci_io_w16(uint32_t adr, uint16_t data);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> pci_io_w32(uint32_t adr, uint32_t data);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* Translate PCI address into CPU accessible address */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">int</span> pci_pci2cpu(uint32_t *address, <span class="keywordtype">int</span> type)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">return</span> pci_access_ops.translate(address, type, 0);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* Translate CPU accessible address into PCI address (for DMA) */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">int</span> pci_cpu2pci(uint32_t *address, <span class="keywordtype">int</span> type)</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">return</span> pci_access_ops.translate(address, type, 1);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/*** Read/Write a register over PCI Memory Space ***/</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> uint8_t pci_ld8(<span class="keyword">volatile</span> uint8_t *addr)</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">void</span> pci_st8(<span class="keyword">volatile</span> uint8_t *addr, uint8_t val)</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    *addr = val;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* Registers-over-Memory Space access routines. The routines are not inlined</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> * so it is possible during run-time to select which function implemention</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> * to use. The use of these functions are not recommended since it will have a</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> * performance penalty.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> * 8-bit accesses are the same for Little and Big endian PCI buses.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;uint8_t pci_mem_ld8(uint8_t *adr);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keywordtype">void</span> pci_mem_st8(uint8_t *adr, uint8_t data);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* Registers-over-Memory Space - Generic Big endian PCI bus definitions */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;uint16_t pci_mem_be_ld_le16(uint16_t *adr);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;uint16_t pci_mem_be_ld_be16(uint16_t *adr);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;uint32_t pci_mem_be_ld_le32(uint32_t *adr);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;uint32_t pci_mem_be_ld_be32(uint32_t *adr);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keywordtype">void</span> pci_mem_be_st_le16(uint16_t *adr, uint16_t data);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keywordtype">void</span> pci_mem_be_st_be16(uint16_t *adr, uint16_t data);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keywordtype">void</span> pci_mem_be_st_le32(uint32_t *adr, uint32_t data);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keywordtype">void</span> pci_mem_be_st_be32(uint32_t *adr, uint32_t data);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* Registers-over-Memory Space - Generic Little endian PCI bus definitions */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;uint16_t pci_mem_le_ld_le16(uint16_t *adr);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;uint16_t pci_mem_le_ld_be16(uint16_t *adr);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;uint32_t pci_mem_le_ld_le32(uint32_t *adr);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;uint32_t pci_mem_le_ld_be32(uint32_t *adr);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keywordtype">void</span> pci_mem_le_st_le16(uint16_t *adr, uint16_t data);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="keywordtype">void</span> pci_mem_le_st_be16(uint16_t *adr, uint16_t data);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="keywordtype">void</span> pci_mem_le_st_le32(uint32_t *adr, uint32_t data);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="keywordtype">void</span> pci_mem_le_st_be32(uint32_t *adr, uint32_t data);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/* Get Read/Write function for accessing a register over PCI Memory Space</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> * (non-inline functions).</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * Arguments</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> *  wr             0(Read), 1(Write)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> *  size           1(Byte), 2(Word), 4(Double Word)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> *  func           Where function pointer will be stored</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> *  endian         PCI_LITTLE_ENDIAN or PCI_BIG_ENDIAN</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> *  type           1(I/O), 3(REG over MEM), 4(CFG)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * Return</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> *  0              Found function</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> *  others         No such function defined by host driver or BSP</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> pci_access_func(<span class="keywordtype">int</span> wr, <span class="keywordtype">int</span> <a class="code" href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a>, <span class="keywordtype">void</span> **func, <span class="keywordtype">int</span> endian, <span class="keywordtype">int</span> type);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* Predefined functions for Host drivers or BSPs that define the </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * register-over-memory space functions operations.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="structpci__memreg__ops.html">pci_memreg_ops</a> pci_mem_le_ops; <span class="comment">/* For Little-Endian PCI bus */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="structpci__memreg__ops.html">pci_memreg_ops</a> pci_mem_be_ops; <span class="comment">/* For Big-Endian PCI bus */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !__PCI_ACCESS_H__ */</span><span class="preprocessor"></span></div><div class="ttc" id="structpci__access__drv_html"><div class="ttname"><a href="structpci__access__drv.html">pci_access_drv</a></div><div class="ttdef"><b>Definition:</b> access.h:87</div></div>
<div class="ttc" id="structpci__memreg__ops_html"><div class="ttname"><a href="structpci__memreg__ops.html">pci_memreg_ops</a></div><div class="ttdef"><b>Definition:</b> access.h:65</div></div>
<div class="ttc" id="structpci__cfg__ops_html"><div class="ttname"><a href="structpci__cfg__ops.html">pci_cfg_ops</a></div><div class="ttdef"><b>Definition:</b> access.h:40</div></div>
<div class="ttc" id="structpci__io__ops_html"><div class="ttname"><a href="structpci__io__ops.html">pci_io_ops</a></div><div class="ttdef"><b>Definition:</b> access.h:53</div></div>
<div class="ttc" id="basedefs_8h_html"><div class="ttname"><a href="basedefs_8h.html">basedefs.h</a></div><div class="ttdoc">Basic Definitions.</div></div>
<div class="ttc" id="sun4u_2tte_8h_html_a245260f6f74972558f61b85227df5aae"><div class="ttname"><a href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a></div><div class="ttdeci">unsigned size</div><div class="ttdef"><b>Definition:</b> tte.h:74</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gac216239df231d5dbd15e3520b0b9313f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a></div><div class="ttdeci">#define RTEMS_INLINE_ROUTINE</div><div class="ttdef"><b>Definition:</b> basedefs.h:66</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
