{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599251642974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599251642983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 17:34:02 2020 " "Processing started: Fri Sep 04 17:34:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599251642983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251642983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off heapsort -c heapsort " "Command: quartus_map --read_settings_files=on --write_settings_files=off heapsort -c heapsort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251642983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599251644007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599251644007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ram/ram_2_port_1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/ram/ram_2_port_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2_port_1 " "Found entity 1: RAM_2_port_1" {  } { { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251653239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251653239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/utils/ram_2_port_gen/ram_2_port_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file files/utils/ram_2_port_gen/ram_2_port_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2_port_gen " "Found entity 1: RAM_2_port_gen" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251653241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251653241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/utils/strobe_relative.v 1 1 " "Found 1 design units, including 1 entities, in source file files/utils/strobe_relative.v" { { "Info" "ISGN_ENTITY_NAME" "1 strobe_relative " "Found entity 1: strobe_relative" {  } { { "files/utils/strobe_relative.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/strobe_relative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251653258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251653258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "heapsort.v(283) " "Verilog HDL information at heapsort.v(283): always construct contains both blocking and non-blocking assignments" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 283 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599251653261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heapsort.v 1 1 " "Found 1 design units, including 1 entities, in source file heapsort.v" { { "Info" "ISGN_ENTITY_NAME" "1 heapsort " "Found entity 1: heapsort" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251653262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251653262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sorting_node.v(67) " "Verilog HDL information at sorting_node.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599251653272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/sorting_node/sorting_node.v 1 1 " "Found 1 design units, including 1 entities, in source file files/sorting_node/sorting_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorting_node " "Found entity 1: sorting_node" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251653273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251653273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_value.v 2 2 " "Found 2 design units, including 2 entities, in source file absolute_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_value_altfp_abs_t0a " "Found entity 1: absolute_value_altfp_abs_t0a" {  } { { "absolute_value.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/absolute_value.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251653303 ""} { "Info" "ISGN_ENTITY_NAME" "2 absolute_value " "Found entity 2: absolute_value" {  } { { "absolute_value.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/absolute_value.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251653303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251653303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_in.v 2 2 " "Found 2 design units, including 2 entities, in source file compare_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_in_altfp_compare_88b " "Found entity 1: compare_in_altfp_compare_88b" {  } { { "compare_in.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/compare_in.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251653332 ""} { "Info" "ISGN_ENTITY_NAME" "2 compare_in " "Found entity 2: compare_in" {  } { { "compare_in.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/compare_in.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251653332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251653332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "heapsort " "Elaborating entity \"heapsort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599251654109 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "median heapsort.v(14) " "Verilog HDL or VHDL warning at heapsort.v(14): object \"median\" assigned a value but never read" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654110 "|heapsort"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_in_1_reg heapsort.v(332) " "Verilog HDL or VHDL warning at heapsort.v(332): object \"update_in_1_reg\" assigned a value but never read" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654111 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(258) " "Verilog HDL assignment warning at heapsort.v(258): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654111 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(360) " "Verilog HDL assignment warning at heapsort.v(360): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654112 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(366) " "Verilog HDL assignment warning at heapsort.v(366): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654112 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(367) " "Verilog HDL assignment warning at heapsort.v(367): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654112 "|heapsort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_relative strobe_relative:fs_stb_rise " "Elaborating entity \"strobe_relative\" for hierarchy \"strobe_relative:fs_stb_rise\"" {  } { { "heapsort.v" "fs_stb_rise" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_1 RAM_2_port_1:RAM_LEVEL_1 " "Elaborating entity \"RAM_2_port_1\" for hierarchy \"RAM_2_port_1:RAM_LEVEL_1\"" {  } { { "heapsort.v" "RAM_LEVEL_1" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\"" {  } { { "files/RAM/RAM_2_port_1.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\"" {  } { { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654293 ""}  } { { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251654293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7h2 " "Found entity 1: altsyncram_s7h2" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251654345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251654345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s7h2 RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated " "Elaborating entity \"altsyncram_s7h2\" for hierarchy \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_1 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_1\"" {  } { { "heapsort.v" "sorting_node_1" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654436 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(56) " "Verilog HDL or VHDL warning at sorting_node.v(56): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654436 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(59) " "Verilog HDL or VHDL warning at sorting_node.v(59): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654436 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654436 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(106) " "Verilog HDL assignment warning at sorting_node.v(106): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654436 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(148) " "Verilog HDL assignment warning at sorting_node.v(148): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654436 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sorting_node.v(173) " "Verilog HDL assignment warning at sorting_node.v(173): truncated value with size 2 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654436 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654437 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(186) " "Verilog HDL assignment warning at sorting_node.v(186): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654437 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654437 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(201) " "Verilog HDL assignment warning at sorting_node.v(201): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654437 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(220) " "Verilog HDL assignment warning at sorting_node.v(220): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654437 "|heapsort|sorting_node:sorting_node_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sorting_node.v(230) " "Verilog HDL assignment warning at sorting_node.v(230): truncated value with size 32 to match size of target (2)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654437 "|heapsort|sorting_node:sorting_node_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_2 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2\"" {  } { { "heapsort.v" "RAM_LEVEL_2" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654508 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251654508 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 2 memory words in side A specified but total number of address lines is 2 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 2 memory words in side A specified but total number of address lines is 2" {  } { { "db/altsyncram_28h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_28h2.tdf" 615 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251654559 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 2 memory words in side B specified but total number of address lines is 2 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 2 memory words in side B specified but total number of address lines is 2" {  } { { "db/altsyncram_28h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_28h2.tdf" 618 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251654559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28h2 " "Found entity 1: altsyncram_28h2" {  } { { "db/altsyncram_28h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_28h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251654560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251654560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28h2 RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component\|altsyncram_28h2:auto_generated " "Elaborating entity \"altsyncram_28h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2\|altsyncram:altsyncram_component\|altsyncram_28h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_2 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_2\"" {  } { { "heapsort.v" "sorting_node_2" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(56) " "Verilog HDL or VHDL warning at sorting_node.v(56): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(59) " "Verilog HDL or VHDL warning at sorting_node.v(59): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(106) " "Verilog HDL assignment warning at sorting_node.v(106): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(148) " "Verilog HDL assignment warning at sorting_node.v(148): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sorting_node.v(173) " "Verilog HDL assignment warning at sorting_node.v(173): truncated value with size 3 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(186) " "Verilog HDL assignment warning at sorting_node.v(186): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(201) " "Verilog HDL assignment warning at sorting_node.v(201): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(220) " "Verilog HDL assignment warning at sorting_node.v(220): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sorting_node.v(230) " "Verilog HDL assignment warning at sorting_node.v(230): truncated value with size 32 to match size of target (3)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654655 "|heapsort|sorting_node:sorting_node_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_3 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_3\"" {  } { { "heapsort.v" "RAM_LEVEL_3" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654733 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251654733 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4 memory words in side A specified but total number of address lines is 3 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4 memory words in side A specified but total number of address lines is 3" {  } { { "db/altsyncram_88h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_88h2.tdf" 615 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251654783 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4 memory words in side B specified but total number of address lines is 3 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4 memory words in side B specified but total number of address lines is 3" {  } { { "db/altsyncram_88h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_88h2.tdf" 618 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251654784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88h2 " "Found entity 1: altsyncram_88h2" {  } { { "db/altsyncram_88h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_88h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251654784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251654784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_88h2 RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component\|altsyncram_88h2:auto_generated " "Elaborating entity \"altsyncram_88h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_3\|altsyncram:altsyncram_component\|altsyncram_88h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_3 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_3\"" {  } { { "heapsort.v" "sorting_node_3" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654877 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(56) " "Verilog HDL or VHDL warning at sorting_node.v(56): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(59) " "Verilog HDL or VHDL warning at sorting_node.v(59): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(106) " "Verilog HDL assignment warning at sorting_node.v(106): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(148) " "Verilog HDL assignment warning at sorting_node.v(148): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 sorting_node.v(173) " "Verilog HDL assignment warning at sorting_node.v(173): truncated value with size 4 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(186) " "Verilog HDL assignment warning at sorting_node.v(186): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(201) " "Verilog HDL assignment warning at sorting_node.v(201): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(220) " "Verilog HDL assignment warning at sorting_node.v(220): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sorting_node.v(230) " "Verilog HDL assignment warning at sorting_node.v(230): truncated value with size 32 to match size of target (4)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251654878 "|heapsort|sorting_node:sorting_node_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_4 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4\"" {  } { { "heapsort.v" "RAM_LEVEL_4" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251654952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251654952 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251654952 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 8 memory words in side A specified but total number of address lines is 4 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 8 memory words in side A specified but total number of address lines is 4" {  } { { "db/altsyncram_i8h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_i8h2.tdf" 615 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655002 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 8 memory words in side B specified but total number of address lines is 4 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 8 memory words in side B specified but total number of address lines is 4" {  } { { "db/altsyncram_i8h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_i8h2.tdf" 618 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i8h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i8h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i8h2 " "Found entity 1: altsyncram_i8h2" {  } { { "db/altsyncram_i8h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_i8h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251655002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i8h2 RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component\|altsyncram_i8h2:auto_generated " "Elaborating entity \"altsyncram_i8h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4\|altsyncram:altsyncram_component\|altsyncram_i8h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_4 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_4\"" {  } { { "heapsort.v" "sorting_node_4" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(56) " "Verilog HDL or VHDL warning at sorting_node.v(56): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(59) " "Verilog HDL or VHDL warning at sorting_node.v(59): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(106) " "Verilog HDL assignment warning at sorting_node.v(106): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(148) " "Verilog HDL assignment warning at sorting_node.v(148): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 sorting_node.v(173) " "Verilog HDL assignment warning at sorting_node.v(173): truncated value with size 5 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(186) " "Verilog HDL assignment warning at sorting_node.v(186): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(201) " "Verilog HDL assignment warning at sorting_node.v(201): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(220) " "Verilog HDL assignment warning at sorting_node.v(220): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sorting_node.v(230) " "Verilog HDL assignment warning at sorting_node.v(230): truncated value with size 32 to match size of target (5)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655071 "|heapsort|sorting_node:sorting_node_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_5 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5\"" {  } { { "heapsort.v" "RAM_LEVEL_5" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655123 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251655123 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 16 memory words in side A specified but total number of address lines is 5 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 16 memory words in side A specified but total number of address lines is 5" {  } { { "db/altsyncram_ibh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_ibh2.tdf" 615 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655177 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 16 memory words in side B specified but total number of address lines is 5 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 16 memory words in side B specified but total number of address lines is 5" {  } { { "db/altsyncram_ibh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_ibh2.tdf" 618 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibh2 " "Found entity 1: altsyncram_ibh2" {  } { { "db/altsyncram_ibh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_ibh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251655177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibh2 RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component\|altsyncram_ibh2:auto_generated " "Elaborating entity \"altsyncram_ibh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5\|altsyncram:altsyncram_component\|altsyncram_ibh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_5 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_5\"" {  } { { "heapsort.v" "sorting_node_5" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(56) " "Verilog HDL or VHDL warning at sorting_node.v(56): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(59) " "Verilog HDL or VHDL warning at sorting_node.v(59): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sorting_node.v(106) " "Verilog HDL assignment warning at sorting_node.v(106): truncated value with size 32 to match size of target (6)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sorting_node.v(148) " "Verilog HDL assignment warning at sorting_node.v(148): truncated value with size 32 to match size of target (6)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 sorting_node.v(173) " "Verilog HDL assignment warning at sorting_node.v(173): truncated value with size 6 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (6)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(186) " "Verilog HDL assignment warning at sorting_node.v(186): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (6)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(201) " "Verilog HDL assignment warning at sorting_node.v(201): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sorting_node.v(220) " "Verilog HDL assignment warning at sorting_node.v(220): truncated value with size 32 to match size of target (6)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sorting_node.v(230) " "Verilog HDL assignment warning at sorting_node.v(230): truncated value with size 32 to match size of target (6)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655237 "|heapsort|sorting_node:sorting_node_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_6 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_6\"" {  } { { "heapsort.v" "RAM_LEVEL_6" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_6\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_6\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_6\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655290 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251655290 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 32 memory words in side A specified but total number of address lines is 6 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 32 memory words in side A specified but total number of address lines is 6" {  } { { "db/altsyncram_gbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_gbh2.tdf" 615 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655340 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 32 memory words in side B specified but total number of address lines is 6 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 32 memory words in side B specified but total number of address lines is 6" {  } { { "db/altsyncram_gbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_gbh2.tdf" 618 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gbh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gbh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gbh2 " "Found entity 1: altsyncram_gbh2" {  } { { "db/altsyncram_gbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_gbh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251655341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gbh2 RAM_2_port_gen:RAM_LEVEL_6\|altsyncram:altsyncram_component\|altsyncram_gbh2:auto_generated " "Elaborating entity \"altsyncram_gbh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_6\|altsyncram:altsyncram_component\|altsyncram_gbh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_6 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_6\"" {  } { { "heapsort.v" "sorting_node_6" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(56) " "Verilog HDL or VHDL warning at sorting_node.v(56): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(59) " "Verilog HDL or VHDL warning at sorting_node.v(59): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sorting_node.v(106) " "Verilog HDL assignment warning at sorting_node.v(106): truncated value with size 32 to match size of target (7)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sorting_node.v(148) " "Verilog HDL assignment warning at sorting_node.v(148): truncated value with size 32 to match size of target (7)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 sorting_node.v(173) " "Verilog HDL assignment warning at sorting_node.v(173): truncated value with size 7 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (7)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(186) " "Verilog HDL assignment warning at sorting_node.v(186): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (7)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(201) " "Verilog HDL assignment warning at sorting_node.v(201): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sorting_node.v(220) " "Verilog HDL assignment warning at sorting_node.v(220): truncated value with size 32 to match size of target (7)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sorting_node.v(230) " "Verilog HDL assignment warning at sorting_node.v(230): truncated value with size 32 to match size of target (7)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655390 "|heapsort|sorting_node:sorting_node_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_7 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_7\"" {  } { { "heapsort.v" "RAM_LEVEL_7" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_7\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_7\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_7\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655465 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251655465 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 7 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 7" {  } { { "db/altsyncram_sbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_sbh2.tdf" 615 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655517 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side B specified but total number of address lines is 7 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side B specified but total number of address lines is 7" {  } { { "db/altsyncram_sbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_sbh2.tdf" 618 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sbh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sbh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sbh2 " "Found entity 1: altsyncram_sbh2" {  } { { "db/altsyncram_sbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_sbh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251655517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sbh2 RAM_2_port_gen:RAM_LEVEL_7\|altsyncram:altsyncram_component\|altsyncram_sbh2:auto_generated " "Elaborating entity \"altsyncram_sbh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_7\|altsyncram:altsyncram_component\|altsyncram_sbh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_7 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_7\"" {  } { { "heapsort.v" "sorting_node_7" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655535 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(56) " "Verilog HDL or VHDL warning at sorting_node.v(56): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(59) " "Verilog HDL or VHDL warning at sorting_node.v(59): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sorting_node.v(106) " "Verilog HDL assignment warning at sorting_node.v(106): truncated value with size 32 to match size of target (8)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sorting_node.v(148) " "Verilog HDL assignment warning at sorting_node.v(148): truncated value with size 32 to match size of target (8)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sorting_node.v(173) " "Verilog HDL assignment warning at sorting_node.v(173): truncated value with size 8 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (8)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(186) " "Verilog HDL assignment warning at sorting_node.v(186): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (8)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(201) " "Verilog HDL assignment warning at sorting_node.v(201): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sorting_node.v(220) " "Verilog HDL assignment warning at sorting_node.v(220): truncated value with size 32 to match size of target (8)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sorting_node.v(230) " "Verilog HDL assignment warning at sorting_node.v(230): truncated value with size 32 to match size of target (8)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655587 "|heapsort|sorting_node:sorting_node_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_8 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_8\"" {  } { { "heapsort.v" "RAM_LEVEL_8" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_8\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_8\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_8\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655655 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251655655 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 128 memory words in side A specified but total number of address lines is 8 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 128 memory words in side A specified but total number of address lines is 8" {  } { { "db/altsyncram_0fh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_0fh2.tdf" 615 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655707 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 128 memory words in side B specified but total number of address lines is 8 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 128 memory words in side B specified but total number of address lines is 8" {  } { { "db/altsyncram_0fh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_0fh2.tdf" 618 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0fh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0fh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0fh2 " "Found entity 1: altsyncram_0fh2" {  } { { "db/altsyncram_0fh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_0fh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251655707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0fh2 RAM_2_port_gen:RAM_LEVEL_8\|altsyncram:altsyncram_component\|altsyncram_0fh2:auto_generated " "Elaborating entity \"altsyncram_0fh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_8\|altsyncram:altsyncram_component\|altsyncram_0fh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_8 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_8\"" {  } { { "heapsort.v" "sorting_node_8" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655736 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(56) " "Verilog HDL or VHDL warning at sorting_node.v(56): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(59) " "Verilog HDL or VHDL warning at sorting_node.v(59): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sorting_node.v(106) " "Verilog HDL assignment warning at sorting_node.v(106): truncated value with size 32 to match size of target (9)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sorting_node.v(148) " "Verilog HDL assignment warning at sorting_node.v(148): truncated value with size 32 to match size of target (9)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 sorting_node.v(173) " "Verilog HDL assignment warning at sorting_node.v(173): truncated value with size 9 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (9)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(186) " "Verilog HDL assignment warning at sorting_node.v(186): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (9)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(201) " "Verilog HDL assignment warning at sorting_node.v(201): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sorting_node.v(220) " "Verilog HDL assignment warning at sorting_node.v(220): truncated value with size 32 to match size of target (9)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sorting_node.v(230) " "Verilog HDL assignment warning at sorting_node.v(230): truncated value with size 32 to match size of target (9)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251655812 "|heapsort|sorting_node:sorting_node_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_9 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_9\"" {  } { { "heapsort.v" "RAM_LEVEL_9" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_9\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_9\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_9\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251655889 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251655889 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 256 memory words in side A specified but total number of address lines is 9 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 256 memory words in side A specified but total number of address lines is 9" {  } { { "db/altsyncram_6fh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_6fh2.tdf" 615 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655941 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 256 memory words in side B specified but total number of address lines is 9 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 256 memory words in side B specified but total number of address lines is 9" {  } { { "db/altsyncram_6fh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_6fh2.tdf" 618 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fh2 " "Found entity 1: altsyncram_6fh2" {  } { { "db/altsyncram_6fh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_6fh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251655941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251655941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fh2 RAM_2_port_gen:RAM_LEVEL_9\|altsyncram:altsyncram_component\|altsyncram_6fh2:auto_generated " "Elaborating entity \"altsyncram_6fh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_9\|altsyncram:altsyncram_component\|altsyncram_6fh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_9 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_9\"" {  } { { "heapsort.v" "sorting_node_9" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251655984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251656048 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(56) " "Verilog HDL or VHDL warning at sorting_node.v(56): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251656048 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(59) " "Verilog HDL or VHDL warning at sorting_node.v(59): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251656048 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251656048 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sorting_node.v(106) " "Verilog HDL assignment warning at sorting_node.v(106): truncated value with size 32 to match size of target (10)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656048 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sorting_node.v(148) " "Verilog HDL assignment warning at sorting_node.v(148): truncated value with size 32 to match size of target (10)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656048 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 sorting_node.v(173) " "Verilog HDL assignment warning at sorting_node.v(173): truncated value with size 10 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656048 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (10)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656049 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(186) " "Verilog HDL assignment warning at sorting_node.v(186): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656049 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (10)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656049 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(201) " "Verilog HDL assignment warning at sorting_node.v(201): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656049 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sorting_node.v(220) " "Verilog HDL assignment warning at sorting_node.v(220): truncated value with size 32 to match size of target (10)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656049 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sorting_node.v(230) " "Verilog HDL assignment warning at sorting_node.v(230): truncated value with size 32 to match size of target (10)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656049 "|heapsort|sorting_node:sorting_node_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_10 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_10\"" {  } { { "heapsort.v" "RAM_LEVEL_10" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251656055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_10\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251656076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_10\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251656116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_10\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656116 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251656116 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 512 memory words in side A specified but total number of address lines is 10 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 512 memory words in side A specified but total number of address lines is 10" {  } { { "db/altsyncram_chh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_chh2.tdf" 615 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251656168 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 512 memory words in side B specified but total number of address lines is 10 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 512 memory words in side B specified but total number of address lines is 10" {  } { { "db/altsyncram_chh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_chh2.tdf" 618 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251656168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_chh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chh2 " "Found entity 1: altsyncram_chh2" {  } { { "db/altsyncram_chh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_chh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251656168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251656168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_chh2 RAM_2_port_gen:RAM_LEVEL_10\|altsyncram:altsyncram_component\|altsyncram_chh2:auto_generated " "Elaborating entity \"altsyncram_chh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_10\|altsyncram:altsyncram_component\|altsyncram_chh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251656169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_10 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_10\"" {  } { { "heapsort.v" "sorting_node_10" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251656219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(55) " "Verilog HDL or VHDL warning at sorting_node.v(55): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251656287 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(56) " "Verilog HDL or VHDL warning at sorting_node.v(56): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251656287 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_updated sorting_node.v(59) " "Verilog HDL or VHDL warning at sorting_node.v(59): object \"upper_updated\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251656287 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swap_flag sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"swap_flag\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599251656287 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sorting_node.v(106) " "Verilog HDL assignment warning at sorting_node.v(106): truncated value with size 32 to match size of target (11)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656287 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sorting_node.v(148) " "Verilog HDL assignment warning at sorting_node.v(148): truncated value with size 32 to match size of target (11)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656287 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 sorting_node.v(173) " "Verilog HDL assignment warning at sorting_node.v(173): truncated value with size 11 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656287 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sorting_node.v(185) " "Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (11)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656288 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(186) " "Verilog HDL assignment warning at sorting_node.v(186): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656288 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sorting_node.v(200) " "Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (11)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656288 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sorting_node.v(201) " "Verilog HDL assignment warning at sorting_node.v(201): truncated value with size 32 to match size of target (1)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656288 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sorting_node.v(220) " "Verilog HDL assignment warning at sorting_node.v(220): truncated value with size 32 to match size of target (11)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656288 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sorting_node.v(230) " "Verilog HDL assignment warning at sorting_node.v(230): truncated value with size 32 to match size of target (11)" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599251656288 "|heapsort|sorting_node:sorting_node_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_11 " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_11\"" {  } { { "heapsort.v" "RAM_LEVEL_11" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251656294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_11\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251656320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_11\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251656347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_11\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599251656347 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599251656347 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 11 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 11" {  } { { "db/altsyncram_ckh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_ckh2.tdf" 615 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251656399 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side B specified but total number of address lines is 11 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side B specified but total number of address lines is 11" {  } { { "db/altsyncram_ckh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_ckh2.tdf" 618 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251656399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ckh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ckh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ckh2 " "Found entity 1: altsyncram_ckh2" {  } { { "db/altsyncram_ckh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_ckh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599251656399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251656399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ckh2 RAM_2_port_gen:RAM_LEVEL_11\|altsyncram:altsyncram_component\|altsyncram_ckh2:auto_generated " "Elaborating entity \"altsyncram_ckh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_11\|altsyncram:altsyncram_component\|altsyncram_ckh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251656400 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[16\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[17\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[18\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[19\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[20\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[21\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[22\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[23\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[24\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[25\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[26\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[27\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[28\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[29\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[30\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[31\] " "Synthesized away node \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_s7h2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_s7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_s7h2.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/RAM/RAM_2_port_1.v" 97 0 0 } } { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v" 464 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599251656660 "|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1599251656660 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1599251656660 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599251658144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599251658846 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599251659934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/output_files/heapsort.map.smsg " "Generated suppressed messages file D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/output_files/heapsort.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251660107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599251660304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599251660304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2370 " "Implemented 2370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599251660460 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599251660460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2158 " "Implemented 2158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599251660460 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599251660460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599251660460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599251660492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 17:34:20 2020 " "Processing ended: Fri Sep 04 17:34:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599251660492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599251660492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599251660492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599251660492 ""}
