<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="concept"/>
<meta name="DC.Title" content="Output Delays"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="concept_aqj_x3c_d5"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<title>Output Delays</title>
</head>
<body id="concept_aqj_x3c_d5">


 <h1 class="title topictitle1">Output Delays</h1>

 <div class="body conbody">
    <div class="section"><h2 class="title sectiontitle">Understanding Output Delays</h2>
      
      <div class="fig fignone" id="concept_aqj_x3c_d5__fig_vxf_xmc_d5"><p class="figcap"><span class="figtitleprefix">Figure: </span>Example of an output delay constraint on a port:</p>
        
        <br/><img class="image" id="concept_aqj_x3c_d5__image_wxf_xmc_d5" src="../../images/output_constraints.png"/><br/>
      </div>

      <p class="p">The output signal dout is launched by the register FD1 on the rising edge of clk and
        captured outside the device by a board clock. In most cases, the board clock is also clk or
        is a phase-shifted copy of clk. The output delay constraint describes the delay between the
        time dout transitions at the device boundary and the capture edge of the board clock. Both
        the output delay max and min values must be specified to accurately perform setup and hold
        checks. After selecting the type of interface (system or source synchronous, edge alignment,
        reference edge, and data rate), you must provide various delay parameters needed by the
        Wizard to compute the min and max output delay values. For example: </p>

      <pre Class="codeblock">set_output_delay -clock clk 5.555 [get_ports dout] -max
set_output_delay -clock clk 0.905 [get_ports dout] -min</pre>

      <p class="p">When the output path internal clock is not a simple phase-shifted copy of the board clock,
        the wizard uses a virtual clock, which is a copy of the internal clock, in the output delay
        constraint. This allows timing analysis to report the output path with a full clock period
        path requirement. </p>

      <p class="p">When the output path internal clock has a negative phase shift compared to the reference
        board clock, the wizard adjusts the setup path analysis to 1 clock period + the phase shift
        by specifying a multicycle path exception on this output port.</p>

      <p class="p">You can use the <span Class="uicontrol">Only show constraints with undefined delay
          parameters</span> button on the left side of the window to identify constraints that
        are still missing. </p>

    </div>

    <div class="section"><h2 class="title sectiontitle">Understanding Fields on the Output Delays Page</h2>
      
      <ul class="ul" id="concept_aqj_x3c_d5__ul_nl4_qdh_45">
        <li class="li"><span Class="uicontrol">Recommended Constraints</span>: The Timing Constraints wizard analyzes
          the paths to all output ports to identify their source clocks inside the design and their
          active edges. The wizard recommends basic output delay constraints based on predefined
          constraint templates for source synchronous or system synchronous data interfaces. </li>

        <li class="li"><span Class="uicontrol">Delay Parameters</span>: Lets you define delay parameters associated
          with the currently selected interface in the Recommended Constraints. The various delay
          parameters are determined by the predefined constraint template. </li>

        <li class="li"><span Class="uicontrol">Tcl Command Preview</span>: Displays the <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xset_output_delay" target="_blank">set_output_delay</a> commands used to define input
          delays as listed in Recommended Constraints. These are the constraints that will be added
          to the design. </li>

        <li class="li"><span Class="uicontrol">Existing Constraints</span>: Displays currently defined output delay
          constraints. </li>

        <li class="li"><span Class="uicontrol">Waveform</span>: Displays a representative timing diagram for the output
          delays of the predefined template. </li>

      </ul>

      <p class="p">Each of the preceding sections also has a toolbar menu that provides access to one or more
        of the following commands:</p>

      
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="concept_aqj_x3c_d5__table_rdz_bvv_y5" class="table" frame="void" border="0" rules="none">
          
          
          
          <tbody class="tbody">
            <tr class="row">
              <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_gdk_ts3_45" src="../../images/search_button.png"/></td>

              <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Search</span></td>

              <td class="entry" align="left" valign="top" width="73.4959349593496%">Displays a text entry field to enter a search string for the listed
                constraints. </td>

            </tr>

            <tr class="row">
              <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_icv_zt3_45" src="../../images/select_all_button.png"/></td>

              <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Select All</span></td>

              <td class="entry" align="left" valign="top" width="73.4959349593496%">Selects all constraints. </td>

            </tr>

            <tr class="row">
              <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_pft_rm5_45" src="../../images/schematic_button.png"/></td>

              <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Schematic</span></td>

              <td class="entry" align="left" valign="top" width="73.4959349593496%">Opens a schematic window to display the selected port and reference clock.
                  <div Class="note_tip"><span class="tiptitle">Tip:</span> The schematic is displayed in the <a class="xref" href="schematic_window.html">Schematic</a> window.
                </div>
</td>

            </tr>

            <tr class="row">
              <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_wtn_b53_45" src="../../images/clock_networks_button.png"/></td>

              <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Clock Networks</span></td>

              <td class="entry" align="left" valign="top" width="73.4959349593496%">Displays a sub-menu to provide access to the Report Clock Networks command to
                generate a new clock network report, and the View Clock Networks command to open an
                existing report. </td>

            </tr>

            <tr class="row">
              <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_rlc_m2v_45" src="../../images/filter_button.png"/></td>

              <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Filter Constraints</span></td>

              <td class="entry" align="left" valign="top" width="73.4959349593496%">Lets you quickly display categories of recommended constraints, such as those
                with errors, or those that are undefined. </td>

            </tr>

          </tbody>

        </table>
</div>

    </div>

  <div class="section"><h2 class="title sectiontitle">See Also</h2>
   
    <table cellpadding="4" cellspacing="0" summary="" id="concept_aqj_x3c_d5__simpletable_clj_v5r_b5" border="0" class="simpletable"><tr class="strow">
     <td valign="top" class="stentry" width="4.761904761904762%"><img class="image" id="concept_aqj_x3c_d5__image_vvv_3pq_d5" src="../../images/book_icon.png" alt="Icon"/></td>

     <td valign="top" class="stentry" width="95.23809523809524%"><cite class="cite">UltraFast™ Design Methodology Guide for the Vivado Design<sup>®</sup> Suite</cite> (UG949), <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?d=ug949-vivado-design-methodology.pdf;a=xConstrainingInputAndOutputPorts" target="_blank">Constraining Input and Output Ports</a></td>

    </tr>
<tr class="strow">
     <td valign="top" class="stentry"><img class="image" id="concept_aqj_x3c_d5__image_smm_1vr_b5" src="../../images/book_icon.png" alt="Icon"/></td>

     <td valign="top" class="stentry"><cite class="cite">Vivado Design Suite User Guide: Using Constraints</cite> (UG903), <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug903-vivado-using-constraints.pdf;a=xOutputDelay" target="_blank">Output Delay</a></td>

    </tr>
<tr class="strow">
     <td valign="top" class="stentry"><img class="image" id="concept_aqj_x3c_d5__image_av4_jvr_b5" src="../../images/play.png" alt="Icon"/></td>

     <td valign="top" class="stentry"><a class="xref" href="http://www.xilinx.com/cgi-bin/docs/ndoc?t=video;d=hardware/setting-output-delay.html" target="_blank">Vivado Design Suite QuickTake Video: Setting Output Delay</a></td>

    </tr>
</table>

  </div>

 </div>


</body>
</html>