INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab3/lab3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab3/lab3.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab3/lab3.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/Mux_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab4/lab4.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab4/lab4.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Arch/lab4/lab4.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab6/lab6.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
