

================================================================
== Vivado HLS Report for 'pad_for_conv2'
================================================================
* Date:           Mon Dec  2 23:35:41 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       finished
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.403|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  232|  248|  232|  248|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- fillzero  |   32|   48|   2 ~ 3  |          -|          -|    16|    no    |
        |- row_col   |  197|  197|         3|          1|          1|   196|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & tmp_2 == 0) | (!tmp & tmp_2 == 15)
	4  / (!tmp & tmp_2 == 1) | (!tmp & tmp_2 == 2) | (!tmp & tmp_2 == 3) | (!tmp & tmp_2 == 4) | (!tmp & tmp_2 == 5) | (!tmp & tmp_2 == 6) | (!tmp & tmp_2 == 7) | (!tmp & tmp_2 == 8) | (!tmp & tmp_2 == 9) | (!tmp & tmp_2 == 10) | (!tmp & tmp_2 == 11) | (!tmp & tmp_2 == 12) | (!tmp & tmp_2 == 13) | (!tmp & tmp_2 == 14)
	5  / (tmp)
3 --> 
	4  / (tmp_2 == 0) | (tmp_2 == 15)
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (exitcond_flatten)
	5  / (!exitcond_flatten)
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [16 x i1]* %out_image_0_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 9 'getelementptr' 'out_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [16 x i25]* %out_image_1_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 10 'getelementptr' 'out_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [16 x i25]* %out_image_2_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 11 'getelementptr' 'out_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [16 x i25]* %out_image_3_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 12 'getelementptr' 'out_image_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_image_4_V_addr = getelementptr [16 x i25]* %out_image_4_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 13 'getelementptr' 'out_image_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_image_5_V_addr = getelementptr [16 x i25]* %out_image_5_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 14 'getelementptr' 'out_image_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_image_6_V_addr = getelementptr [16 x i25]* %out_image_6_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 15 'getelementptr' 'out_image_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_image_7_V_addr = getelementptr [16 x i25]* %out_image_7_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 16 'getelementptr' 'out_image_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_image_8_V_addr = getelementptr [16 x i25]* %out_image_8_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 17 'getelementptr' 'out_image_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_image_9_V_addr = getelementptr [16 x i25]* %out_image_9_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 18 'getelementptr' 'out_image_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_image_10_V_addr = getelementptr [16 x i25]* %out_image_10_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 19 'getelementptr' 'out_image_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_image_11_V_addr = getelementptr [16 x i25]* %out_image_11_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 20 'getelementptr' 'out_image_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_image_12_V_addr = getelementptr [16 x i25]* %out_image_12_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 21 'getelementptr' 'out_image_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%out_image_13_V_addr = getelementptr [16 x i25]* %out_image_13_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 22 'getelementptr' 'out_image_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%out_image_14_V_addr = getelementptr [16 x i25]* %out_image_14_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 23 'getelementptr' 'out_image_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%out_image_15_V_addr = getelementptr [16 x i1]* %out_image_15_V, i64 0, i64 0" [../src/CNN_final.cpp:79]   --->   Operation 24 'getelementptr' 'out_image_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_1 = getelementptr [16 x i1]* %out_image_0_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 25 'getelementptr' 'out_image_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%out_image_1_V_addr_1 = getelementptr [16 x i25]* %out_image_1_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 26 'getelementptr' 'out_image_1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_image_2_V_addr_1 = getelementptr [16 x i25]* %out_image_2_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 27 'getelementptr' 'out_image_2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_image_3_V_addr_1 = getelementptr [16 x i25]* %out_image_3_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 28 'getelementptr' 'out_image_3_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_image_4_V_addr_1 = getelementptr [16 x i25]* %out_image_4_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 29 'getelementptr' 'out_image_4_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_image_5_V_addr_1 = getelementptr [16 x i25]* %out_image_5_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 30 'getelementptr' 'out_image_5_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_image_6_V_addr_1 = getelementptr [16 x i25]* %out_image_6_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 31 'getelementptr' 'out_image_6_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%out_image_7_V_addr_1 = getelementptr [16 x i25]* %out_image_7_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 32 'getelementptr' 'out_image_7_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_image_8_V_addr_1 = getelementptr [16 x i25]* %out_image_8_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 33 'getelementptr' 'out_image_8_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%out_image_9_V_addr_1 = getelementptr [16 x i25]* %out_image_9_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 34 'getelementptr' 'out_image_9_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_image_10_V_addr_1 = getelementptr [16 x i25]* %out_image_10_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 35 'getelementptr' 'out_image_10_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%out_image_11_V_addr_1 = getelementptr [16 x i25]* %out_image_11_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 36 'getelementptr' 'out_image_11_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%out_image_12_V_addr_1 = getelementptr [16 x i25]* %out_image_12_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 37 'getelementptr' 'out_image_12_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%out_image_13_V_addr_1 = getelementptr [16 x i25]* %out_image_13_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 38 'getelementptr' 'out_image_13_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%out_image_14_V_addr_1 = getelementptr [16 x i25]* %out_image_14_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 39 'getelementptr' 'out_image_14_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_image_15_V_addr_1 = getelementptr [16 x i1]* %out_image_15_V, i64 0, i64 15" [../src/CNN_final.cpp:81]   --->   Operation 40 'getelementptr' 'out_image_15_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:76]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_2, %3 ]"   --->   Operation 42 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %i, -16" [../src/CNN_final.cpp:76]   --->   Operation 43 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.10ns)   --->   "%i_2 = add i5 %i, 1" [../src/CNN_final.cpp:76]   --->   Operation 45 'add' 'i_2' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader8, label %2" [../src/CNN_final.cpp:76]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str535) nounwind" [../src/CNN_final.cpp:77]   --->   Operation 47 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %i to i64" [../src/CNN_final.cpp:78]   --->   Operation 48 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_2 = getelementptr [16 x i1]* %out_image_0_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:78]   --->   Operation 49 'getelementptr' 'out_image_0_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.14ns)   --->   "store i1 false, i1* %out_image_0_V_addr_2, align 1" [../src/CNN_final.cpp:78]   --->   Operation 50 'store' <Predicate = (!tmp)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i5 %i to i4" [../src/CNN_final.cpp:76]   --->   Operation 51 'trunc' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%out_image_15_V_addr_2 = getelementptr [16 x i1]* %out_image_15_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:78]   --->   Operation 52 'getelementptr' 'out_image_15_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.14ns)   --->   "store i1 false, i1* %out_image_15_V_addr_2, align 1" [../src/CNN_final.cpp:80]   --->   Operation 53 'store' <Predicate = (!tmp)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 54 [1/1] (0.90ns)   --->   "switch i4 %tmp_2, label %branch47 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
    i4 7, label %branch39
    i4 -8, label %branch40
    i4 -7, label %branch41
    i4 -6, label %branch42
    i4 -5, label %branch43
    i4 -4, label %branch44
    i4 -3, label %branch45
    i4 -2, label %branch46
  ]" [../src/CNN_final.cpp:79]   --->   Operation 54 'switch' <Predicate = (!tmp)> <Delay = 0.90>
ST_2 : Operation 55 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_14_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 55 'store' <Predicate = (!tmp & tmp_2 == 14)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 56 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_14_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 56 'store' <Predicate = (!tmp & tmp_2 == 14)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 57 'br' <Predicate = (!tmp & tmp_2 == 14)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_13_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 58 'store' <Predicate = (!tmp & tmp_2 == 13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 59 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_13_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 59 'store' <Predicate = (!tmp & tmp_2 == 13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 60 'br' <Predicate = (!tmp & tmp_2 == 13)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_12_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 61 'store' <Predicate = (!tmp & tmp_2 == 12)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 62 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_12_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 62 'store' <Predicate = (!tmp & tmp_2 == 12)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 63 'br' <Predicate = (!tmp & tmp_2 == 12)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_11_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 64 'store' <Predicate = (!tmp & tmp_2 == 11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 65 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_11_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 65 'store' <Predicate = (!tmp & tmp_2 == 11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 66 'br' <Predicate = (!tmp & tmp_2 == 11)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_10_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 67 'store' <Predicate = (!tmp & tmp_2 == 10)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 68 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_10_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 68 'store' <Predicate = (!tmp & tmp_2 == 10)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 69 'br' <Predicate = (!tmp & tmp_2 == 10)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_9_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 70 'store' <Predicate = (!tmp & tmp_2 == 9)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_9_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 71 'store' <Predicate = (!tmp & tmp_2 == 9)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 72 'br' <Predicate = (!tmp & tmp_2 == 9)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_8_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 73 'store' <Predicate = (!tmp & tmp_2 == 8)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_8_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 74 'store' <Predicate = (!tmp & tmp_2 == 8)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 75 'br' <Predicate = (!tmp & tmp_2 == 8)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_7_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 76 'store' <Predicate = (!tmp & tmp_2 == 7)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 77 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_7_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 77 'store' <Predicate = (!tmp & tmp_2 == 7)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 78 'br' <Predicate = (!tmp & tmp_2 == 7)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_6_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 79 'store' <Predicate = (!tmp & tmp_2 == 6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_6_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 80 'store' <Predicate = (!tmp & tmp_2 == 6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 81 'br' <Predicate = (!tmp & tmp_2 == 6)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_5_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 82 'store' <Predicate = (!tmp & tmp_2 == 5)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 83 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_5_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 83 'store' <Predicate = (!tmp & tmp_2 == 5)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 84 'br' <Predicate = (!tmp & tmp_2 == 5)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_4_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 85 'store' <Predicate = (!tmp & tmp_2 == 4)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 86 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_4_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 86 'store' <Predicate = (!tmp & tmp_2 == 4)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 87 'br' <Predicate = (!tmp & tmp_2 == 4)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_3_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 88 'store' <Predicate = (!tmp & tmp_2 == 3)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 89 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_3_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 89 'store' <Predicate = (!tmp & tmp_2 == 3)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 90 'br' <Predicate = (!tmp & tmp_2 == 3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_2_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 91 'store' <Predicate = (!tmp & tmp_2 == 2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 92 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_2_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 92 'store' <Predicate = (!tmp & tmp_2 == 2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 93 'br' <Predicate = (!tmp & tmp_2 == 2)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_1_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 94 'store' <Predicate = (!tmp & tmp_2 == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 95 [1/1] (1.14ns)   --->   "store i25 0, i25* %out_image_1_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 95 'store' <Predicate = (!tmp & tmp_2 == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 96 'br' <Predicate = (!tmp & tmp_2 == 1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.87ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:84]   --->   Operation 97 'br' <Predicate = (tmp)> <Delay = 0.87>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 98 [1/1] (1.14ns)   --->   "store i1 false, i1* %out_image_0_V_addr, align 1" [../src/CNN_final.cpp:79]   --->   Operation 98 'store' <Predicate = (tmp_2 == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_3 : Operation 99 [1/1] (1.14ns)   --->   "store i1 false, i1* %out_image_0_V_addr_1, align 1" [../src/CNN_final.cpp:81]   --->   Operation 99 'store' <Predicate = (tmp_2 == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 100 'br' <Predicate = (tmp_2 == 0)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.14ns)   --->   "store i1 false, i1* %out_image_15_V_addr, align 1" [../src/CNN_final.cpp:79]   --->   Operation 101 'store' <Predicate = (tmp_2 == 15)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_3 : Operation 102 [1/1] (1.14ns)   --->   "store i1 false, i1* %out_image_15_V_addr_1, align 1" [../src/CNN_final.cpp:81]   --->   Operation 102 'store' <Predicate = (tmp_2 == 15)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 103 'br' <Predicate = (tmp_2 == 15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:76]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.40>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_3 = phi i1 [ %tmp_6, %.preheader.preheader ], [ false, %.preheader.preheader8 ]" [../src/CNN_final.cpp:86]   --->   Operation 105 'phi' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%j4 = phi i4 [ %j, %.preheader.preheader ], [ 0, %.preheader.preheader8 ]"   --->   Operation 106 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%i_s = phi i4 [ %i_1_mid2, %.preheader.preheader ], [ 0, %.preheader.preheader8 ]" [../src/CNN_final.cpp:86]   --->   Operation 107 'phi' 'i_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i8 [ %indvar_flatten_next, %.preheader.preheader ], [ 0, %.preheader.preheader8 ]"   --->   Operation 108 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.01ns)   --->   "%i_1 = add i4 %i_s, 1" [../src/CNN_final.cpp:84]   --->   Operation 109 'add' 'i_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.51ns)   --->   "%j_mid2 = select i1 %tmp_3, i4 0, i4 %j4" [../src/CNN_final.cpp:86]   --->   Operation 110 'select' 'j_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.51ns)   --->   "%i_1_mid2 = select i1 %tmp_3, i4 %i_1, i4 %i_s" [../src/CNN_final.cpp:86]   --->   Operation 111 'select' 'i_1_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str434)" [../src/CNN_final.cpp:87]   --->   Operation 112 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.01ns)   --->   "%j = add i4 %j_mid2, 1" [../src/CNN_final.cpp:88]   --->   Operation 113 'add' 'j' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %j_mid2 to i64" [../src/CNN_final.cpp:88]   --->   Operation 114 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%in_image_0_V_addr = getelementptr [14 x i25]* %in_image_0_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 115 'getelementptr' 'in_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (1.14ns)   --->   "%in_image_0_V_load = load i25* %in_image_0_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 116 'load' 'in_image_0_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%in_image_1_V_addr = getelementptr [14 x i25]* %in_image_1_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 117 'getelementptr' 'in_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (1.14ns)   --->   "%in_image_1_V_load = load i25* %in_image_1_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 118 'load' 'in_image_1_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%in_image_2_V_addr = getelementptr [14 x i25]* %in_image_2_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 119 'getelementptr' 'in_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [2/2] (1.14ns)   --->   "%in_image_2_V_load = load i25* %in_image_2_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 120 'load' 'in_image_2_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%in_image_3_V_addr = getelementptr [14 x i25]* %in_image_3_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 121 'getelementptr' 'in_image_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (1.14ns)   --->   "%in_image_3_V_load = load i25* %in_image_3_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 122 'load' 'in_image_3_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%in_image_4_V_addr = getelementptr [14 x i25]* %in_image_4_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 123 'getelementptr' 'in_image_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (1.14ns)   --->   "%in_image_4_V_load = load i25* %in_image_4_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 124 'load' 'in_image_4_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%in_image_5_V_addr = getelementptr [14 x i25]* %in_image_5_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 125 'getelementptr' 'in_image_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [2/2] (1.14ns)   --->   "%in_image_5_V_load = load i25* %in_image_5_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 126 'load' 'in_image_5_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%in_image_6_V_addr = getelementptr [14 x i25]* %in_image_6_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 127 'getelementptr' 'in_image_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (1.14ns)   --->   "%in_image_6_V_load = load i25* %in_image_6_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 128 'load' 'in_image_6_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%in_image_7_V_addr = getelementptr [14 x i25]* %in_image_7_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 129 'getelementptr' 'in_image_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (1.14ns)   --->   "%in_image_7_V_load = load i25* %in_image_7_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 130 'load' 'in_image_7_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%in_image_8_V_addr = getelementptr [14 x i25]* %in_image_8_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 131 'getelementptr' 'in_image_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (1.14ns)   --->   "%in_image_8_V_load = load i25* %in_image_8_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 132 'load' 'in_image_8_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%in_image_9_V_addr = getelementptr [14 x i25]* %in_image_9_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 133 'getelementptr' 'in_image_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (1.14ns)   --->   "%in_image_9_V_load = load i25* %in_image_9_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 134 'load' 'in_image_9_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%in_image_10_V_addr = getelementptr [14 x i25]* %in_image_10_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 135 'getelementptr' 'in_image_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.14ns)   --->   "%in_image_10_V_load = load i25* %in_image_10_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 136 'load' 'in_image_10_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%in_image_11_V_addr = getelementptr [14 x i25]* %in_image_11_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 137 'getelementptr' 'in_image_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (1.14ns)   --->   "%in_image_11_V_load = load i25* %in_image_11_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 138 'load' 'in_image_11_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%in_image_12_V_addr = getelementptr [14 x i25]* %in_image_12_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 139 'getelementptr' 'in_image_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [2/2] (1.14ns)   --->   "%in_image_12_V_load = load i25* %in_image_12_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 140 'load' 'in_image_12_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%in_image_13_V_addr = getelementptr [14 x i25]* %in_image_13_V, i64 0, i64 %tmp_8" [../src/CNN_final.cpp:88]   --->   Operation 141 'getelementptr' 'in_image_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (1.14ns)   --->   "%in_image_13_V_load = load i25* %in_image_13_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 142 'load' 'in_image_13_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_5 : Operation 143 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i8 %indvar_flatten2, 1"   --->   Operation 143 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str434, i32 %tmp_9)" [../src/CNN_final.cpp:89]   --->   Operation 144 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.86ns)   --->   "%tmp_6 = icmp eq i4 %j, -2" [../src/CNN_final.cpp:86]   --->   Operation 145 'icmp' 'tmp_6' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.94ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten2, -61"   --->   Operation 146 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %4, label %.preheader"   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.01>
ST_6 : Operation 148 [1/2] (1.14ns)   --->   "%in_image_0_V_load = load i25* %in_image_0_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 148 'load' 'in_image_0_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 149 [1/2] (1.14ns)   --->   "%in_image_1_V_load = load i25* %in_image_1_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 149 'load' 'in_image_1_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 150 [1/2] (1.14ns)   --->   "%in_image_2_V_load = load i25* %in_image_2_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 150 'load' 'in_image_2_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 151 [1/2] (1.14ns)   --->   "%in_image_3_V_load = load i25* %in_image_3_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 151 'load' 'in_image_3_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 152 [1/2] (1.14ns)   --->   "%in_image_4_V_load = load i25* %in_image_4_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 152 'load' 'in_image_4_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 153 [1/2] (1.14ns)   --->   "%in_image_5_V_load = load i25* %in_image_5_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 153 'load' 'in_image_5_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 154 [1/2] (1.14ns)   --->   "%in_image_6_V_load = load i25* %in_image_6_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 154 'load' 'in_image_6_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 155 [1/2] (1.14ns)   --->   "%in_image_7_V_load = load i25* %in_image_7_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 155 'load' 'in_image_7_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 156 [1/2] (1.14ns)   --->   "%in_image_8_V_load = load i25* %in_image_8_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 156 'load' 'in_image_8_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 157 [1/2] (1.14ns)   --->   "%in_image_9_V_load = load i25* %in_image_9_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 157 'load' 'in_image_9_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 158 [1/2] (1.14ns)   --->   "%in_image_10_V_load = load i25* %in_image_10_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 158 'load' 'in_image_10_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 159 [1/2] (1.14ns)   --->   "%in_image_11_V_load = load i25* %in_image_11_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 159 'load' 'in_image_11_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 160 [1/2] (1.14ns)   --->   "%in_image_12_V_load = load i25* %in_image_12_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 160 'load' 'in_image_12_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 161 [1/2] (1.14ns)   --->   "%in_image_13_V_load = load i25* %in_image_13_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 161 'load' 'in_image_13_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_6 : Operation 162 [2/2] (0.87ns)   --->   "%tmp_1 = call i25 @_ssdm_op_Mux.ap_auto.14i25.i4(i25 %in_image_0_V_load, i25 %in_image_1_V_load, i25 %in_image_2_V_load, i25 %in_image_3_V_load, i25 %in_image_4_V_load, i25 %in_image_5_V_load, i25 %in_image_6_V_load, i25 %in_image_7_V_load, i25 %in_image_8_V_load, i25 %in_image_9_V_load, i25 %in_image_10_V_load, i25 %in_image_11_V_load, i25 %in_image_12_V_load, i25 %in_image_13_V_load, i4 %i_1_mid2)" [../src/CNN_final.cpp:88]   --->   Operation 162 'mux' 'tmp_1' <Predicate = true> <Delay = 0.87> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 1> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.88ns)   --->   "switch i4 %i_1_mid2, label %branch14 [
    i4 0, label %branch1
    i4 1, label %branch2
    i4 2, label %branch3
    i4 3, label %branch4
    i4 4, label %branch5
    i4 5, label %branch6
    i4 6, label %branch7
    i4 7, label %branch8
    i4 -8, label %branch9
    i4 -7, label %branch10
    i4 -6, label %branch11
    i4 -5, label %branch12
    i4 -4, label %branch13
  ]" [../src/CNN_final.cpp:88]   --->   Operation 163 'switch' <Predicate = true> <Delay = 0.88>

State 7 <SV = 4> <Delay = 2.01>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @row_col_str)"   --->   Operation 164 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:87]   --->   Operation 165 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:88]   --->   Operation 166 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_7 = zext i4 %j to i64" [../src/CNN_final.cpp:88]   --->   Operation 167 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/2] (0.87ns)   --->   "%tmp_1 = call i25 @_ssdm_op_Mux.ap_auto.14i25.i4(i25 %in_image_0_V_load, i25 %in_image_1_V_load, i25 %in_image_2_V_load, i25 %in_image_3_V_load, i25 %in_image_4_V_load, i25 %in_image_5_V_load, i25 %in_image_6_V_load, i25 %in_image_7_V_load, i25 %in_image_8_V_load, i25 %in_image_9_V_load, i25 %in_image_10_V_load, i25 %in_image_11_V_load, i25 %in_image_12_V_load, i25 %in_image_13_V_load, i4 %i_1_mid2)" [../src/CNN_final.cpp:88]   --->   Operation 168 'mux' 'tmp_1' <Predicate = true> <Delay = 0.87> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 1> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%out_image_1_V_addr_2 = getelementptr [16 x i25]* %out_image_1_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 169 'getelementptr' 'out_image_1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%out_image_2_V_addr_2 = getelementptr [16 x i25]* %out_image_2_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 170 'getelementptr' 'out_image_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%out_image_3_V_addr_2 = getelementptr [16 x i25]* %out_image_3_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 171 'getelementptr' 'out_image_3_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%out_image_4_V_addr_2 = getelementptr [16 x i25]* %out_image_4_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 172 'getelementptr' 'out_image_4_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%out_image_5_V_addr_2 = getelementptr [16 x i25]* %out_image_5_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 173 'getelementptr' 'out_image_5_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%out_image_6_V_addr_2 = getelementptr [16 x i25]* %out_image_6_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 174 'getelementptr' 'out_image_6_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%out_image_7_V_addr_2 = getelementptr [16 x i25]* %out_image_7_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 175 'getelementptr' 'out_image_7_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%out_image_8_V_addr_2 = getelementptr [16 x i25]* %out_image_8_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 176 'getelementptr' 'out_image_8_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%out_image_9_V_addr_2 = getelementptr [16 x i25]* %out_image_9_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 177 'getelementptr' 'out_image_9_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%out_image_10_V_addr_2 = getelementptr [16 x i25]* %out_image_10_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 178 'getelementptr' 'out_image_10_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%out_image_11_V_addr_2 = getelementptr [16 x i25]* %out_image_11_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 179 'getelementptr' 'out_image_11_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%out_image_12_V_addr_2 = getelementptr [16 x i25]* %out_image_12_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 180 'getelementptr' 'out_image_12_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%out_image_13_V_addr_2 = getelementptr [16 x i25]* %out_image_13_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 181 'getelementptr' 'out_image_13_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%out_image_14_V_addr_2 = getelementptr [16 x i25]* %out_image_14_V, i64 0, i64 %tmp_7" [../src/CNN_final.cpp:88]   --->   Operation 182 'getelementptr' 'out_image_14_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 196, i64 196, i64 196)"   --->   Operation 183 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_13_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 184 'store' <Predicate = (i_1_mid2 == 12)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 185 'br' <Predicate = (i_1_mid2 == 12)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_12_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 186 'store' <Predicate = (i_1_mid2 == 11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 187 'br' <Predicate = (i_1_mid2 == 11)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_11_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 188 'store' <Predicate = (i_1_mid2 == 10)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 189 'br' <Predicate = (i_1_mid2 == 10)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_10_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 190 'store' <Predicate = (i_1_mid2 == 9)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 191 'br' <Predicate = (i_1_mid2 == 9)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_9_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 192 'store' <Predicate = (i_1_mid2 == 8)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 193 'br' <Predicate = (i_1_mid2 == 8)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_8_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 194 'store' <Predicate = (i_1_mid2 == 7)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 195 'br' <Predicate = (i_1_mid2 == 7)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_7_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 196 'store' <Predicate = (i_1_mid2 == 6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 197 'br' <Predicate = (i_1_mid2 == 6)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_6_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 198 'store' <Predicate = (i_1_mid2 == 5)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 199 'br' <Predicate = (i_1_mid2 == 5)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_5_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 200 'store' <Predicate = (i_1_mid2 == 4)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 201 'br' <Predicate = (i_1_mid2 == 4)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_4_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 202 'store' <Predicate = (i_1_mid2 == 3)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 203 'br' <Predicate = (i_1_mid2 == 3)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_3_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 204 'store' <Predicate = (i_1_mid2 == 2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 205 'br' <Predicate = (i_1_mid2 == 2)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_2_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 206 'store' <Predicate = (i_1_mid2 == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 207 'br' <Predicate = (i_1_mid2 == 1)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_1_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 208 'store' <Predicate = (i_1_mid2 == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 209 'br' <Predicate = (i_1_mid2 == 0)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (1.14ns)   --->   "store i25 %tmp_1, i25* %out_image_14_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 210 'store' <Predicate = (i_1_mid2 == 13) | (i_1_mid2 == 14) | (i_1_mid2 == 15)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [../src/CNN_final.cpp:88]   --->   Operation 211 'br' <Predicate = (i_1_mid2 == 13) | (i_1_mid2 == 14) | (i_1_mid2 == 15)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:93]   --->   Operation 212 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:76) [65]  (0.872 ns)

 <State 2>: 1.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:76) [65]  (0 ns)
	'getelementptr' operation ('out_image_15_V_addr_2', ../src/CNN_final.cpp:78) [76]  (0 ns)
	'store' operation (../src/CNN_final.cpp:80) of constant 0 on array 'out_image_15_V' [77]  (1.15 ns)

 <State 3>: 1.15ns
The critical path consists of the following:
	'store' operation (../src/CNN_final.cpp:79) of constant 0 on array 'out_image_0_V' [136]  (1.15 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.4ns
The critical path consists of the following:
	'phi' operation ('tmp_3', ../src/CNN_final.cpp:86) with incoming values : ('tmp_6', ../src/CNN_final.cpp:86) [148]  (0 ns)
	'select' operation ('j_mid2', ../src/CNN_final.cpp:86) [154]  (0.517 ns)
	'add' operation ('j', ../src/CNN_final.cpp:88) [159]  (1.02 ns)
	'icmp' operation ('tmp_6', ../src/CNN_final.cpp:86) [252]  (0.867 ns)

 <State 6>: 2.02ns
The critical path consists of the following:
	'load' operation ('in_image_0_V_load', ../src/CNN_final.cpp:88) on array 'in_image_0_V' [163]  (1.15 ns)
	'mux' operation ('tmp_1', ../src/CNN_final.cpp:88) [190]  (0.87 ns)

 <State 7>: 2.02ns
The critical path consists of the following:
	'mux' operation ('tmp_1', ../src/CNN_final.cpp:88) [190]  (0.87 ns)
	'store' operation (../src/CNN_final.cpp:88) of variable 'tmp_1', ../src/CNN_final.cpp:88 on array 'out_image_12_V' [212]  (1.15 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
