Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Wed Apr 23 23:03:34 2025
| Host              : computy-cuti running 64-bit Ubuntu 24.04.2 LTS
| Command           : report_clock_utilization -file examplemodel_clock_utilization_routed.rpt
| Design            : examplemodel
| Device            : xcvu37p-fsvh2892
| Speed File        : -3  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Clock Region Cell Placement per Global Clock: Region X0Y0
16. Clock Region Cell Placement per Global Clock: Region X1Y0
17. Clock Region Cell Placement per Global Clock: Region X2Y0
18. Clock Region Cell Placement per Global Clock: Region X3Y0
19. Clock Region Cell Placement per Global Clock: Region X4Y0
20. Clock Region Cell Placement per Global Clock: Region X5Y0
21. Clock Region Cell Placement per Global Clock: Region X6Y0
22. Clock Region Cell Placement per Global Clock: Region X7Y0
23. Clock Region Cell Placement per Global Clock: Region X0Y1
24. Clock Region Cell Placement per Global Clock: Region X1Y1
25. Clock Region Cell Placement per Global Clock: Region X2Y1
26. Clock Region Cell Placement per Global Clock: Region X3Y1
27. Clock Region Cell Placement per Global Clock: Region X4Y1
28. Clock Region Cell Placement per Global Clock: Region X5Y1
29. Clock Region Cell Placement per Global Clock: Region X6Y1
30. Clock Region Cell Placement per Global Clock: Region X7Y1
31. Clock Region Cell Placement per Global Clock: Region X0Y2
32. Clock Region Cell Placement per Global Clock: Region X1Y2
33. Clock Region Cell Placement per Global Clock: Region X2Y2
34. Clock Region Cell Placement per Global Clock: Region X3Y2
35. Clock Region Cell Placement per Global Clock: Region X4Y2
36. Clock Region Cell Placement per Global Clock: Region X5Y2
37. Clock Region Cell Placement per Global Clock: Region X6Y2
38. Clock Region Cell Placement per Global Clock: Region X7Y2
39. Clock Region Cell Placement per Global Clock: Region X0Y3
40. Clock Region Cell Placement per Global Clock: Region X1Y3
41. Clock Region Cell Placement per Global Clock: Region X2Y3
42. Clock Region Cell Placement per Global Clock: Region X3Y3
43. Clock Region Cell Placement per Global Clock: Region X4Y3
44. Clock Region Cell Placement per Global Clock: Region X5Y3
45. Clock Region Cell Placement per Global Clock: Region X6Y3
46. Clock Region Cell Placement per Global Clock: Region X7Y3
47. Clock Region Cell Placement per Global Clock: Region X0Y4
48. Clock Region Cell Placement per Global Clock: Region X1Y4
49. Clock Region Cell Placement per Global Clock: Region X2Y4
50. Clock Region Cell Placement per Global Clock: Region X3Y4
51. Clock Region Cell Placement per Global Clock: Region X4Y4
52. Clock Region Cell Placement per Global Clock: Region X5Y4
53. Clock Region Cell Placement per Global Clock: Region X6Y4
54. Clock Region Cell Placement per Global Clock: Region X7Y4
55. Clock Region Cell Placement per Global Clock: Region X0Y5
56. Clock Region Cell Placement per Global Clock: Region X1Y5
57. Clock Region Cell Placement per Global Clock: Region X2Y5
58. Clock Region Cell Placement per Global Clock: Region X3Y5
59. Clock Region Cell Placement per Global Clock: Region X4Y5
60. Clock Region Cell Placement per Global Clock: Region X5Y5
61. Clock Region Cell Placement per Global Clock: Region X6Y5
62. Clock Region Cell Placement per Global Clock: Region X7Y5
63. Clock Region Cell Placement per Global Clock: Region X0Y6
64. Clock Region Cell Placement per Global Clock: Region X1Y6
65. Clock Region Cell Placement per Global Clock: Region X2Y6
66. Clock Region Cell Placement per Global Clock: Region X3Y6
67. Clock Region Cell Placement per Global Clock: Region X4Y6
68. Clock Region Cell Placement per Global Clock: Region X5Y6
69. Clock Region Cell Placement per Global Clock: Region X6Y6
70. Clock Region Cell Placement per Global Clock: Region X7Y6
71. Clock Region Cell Placement per Global Clock: Region X0Y7
72. Clock Region Cell Placement per Global Clock: Region X1Y7
73. Clock Region Cell Placement per Global Clock: Region X2Y7
74. Clock Region Cell Placement per Global Clock: Region X3Y7
75. Clock Region Cell Placement per Global Clock: Region X4Y7
76. Clock Region Cell Placement per Global Clock: Region X5Y7
77. Clock Region Cell Placement per Global Clock: Region X6Y7
78. Clock Region Cell Placement per Global Clock: Region X7Y7
79. Clock Region Cell Placement per Global Clock: Region X0Y8
80. Clock Region Cell Placement per Global Clock: Region X1Y8
81. Clock Region Cell Placement per Global Clock: Region X2Y8
82. Clock Region Cell Placement per Global Clock: Region X3Y8
83. Clock Region Cell Placement per Global Clock: Region X4Y8
84. Clock Region Cell Placement per Global Clock: Region X5Y8
85. Clock Region Cell Placement per Global Clock: Region X6Y8
86. Clock Region Cell Placement per Global Clock: Region X7Y8
87. Clock Region Cell Placement per Global Clock: Region X0Y9
88. Clock Region Cell Placement per Global Clock: Region X1Y9
89. Clock Region Cell Placement per Global Clock: Region X2Y9
90. Clock Region Cell Placement per Global Clock: Region X3Y9
91. Clock Region Cell Placement per Global Clock: Region X4Y9
92. Clock Region Cell Placement per Global Clock: Region X5Y9
93. Clock Region Cell Placement per Global Clock: Region X6Y9
94. Clock Region Cell Placement per Global Clock: Region X7Y9
95. Clock Region Cell Placement per Global Clock: Region X0Y10
96. Clock Region Cell Placement per Global Clock: Region X1Y10
97. Clock Region Cell Placement per Global Clock: Region X2Y10
98. Clock Region Cell Placement per Global Clock: Region X3Y10
99. Clock Region Cell Placement per Global Clock: Region X4Y10
100. Clock Region Cell Placement per Global Clock: Region X5Y10
101. Clock Region Cell Placement per Global Clock: Region X6Y10
102. Clock Region Cell Placement per Global Clock: Region X7Y10
103. Clock Region Cell Placement per Global Clock: Region X0Y11
104. Clock Region Cell Placement per Global Clock: Region X1Y11
105. Clock Region Cell Placement per Global Clock: Region X2Y11
106. Clock Region Cell Placement per Global Clock: Region X3Y11
107. Clock Region Cell Placement per Global Clock: Region X4Y11
108. Clock Region Cell Placement per Global Clock: Region X5Y11
109. Clock Region Cell Placement per Global Clock: Region X6Y11
110. Clock Region Cell Placement per Global Clock: Region X7Y11

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    7 |       288 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        48 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        96 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       576 |   0 |            0 |      0 |
| MMCM       |    0 |        12 |   0 |            0 |      0 |
| PLL        |    0 |        24 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                                                     | Net                                                                                                    |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y95  | X4Y3         | X3Y5 |                   |                  |                96 |      577802 |               0 |        2.857 | clk   | clk_IBUF_BUFG_inst/O                                                                                           | clk_IBUF_BUFG                                                                                          |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y122 | X4Y5         | X4Y5 | n/a               |                  |                 5 |           0 |           13570 |          n/a | n/a   | conv1/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_bufg_place/O   | conv1/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]   |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y128 | X4Y5         | X4Y5 | n/a               |                  |                 3 |           0 |            1046 |          n/a | n/a   | conv10/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_bufg_place/O  | conv10/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]  |
| g3        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y1   | X4Y0         | X4Y0 | n/a               |                  |                11 |           0 |           25447 |          n/a | n/a   | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG_inst/O                | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG               |
| g4        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y74  | X4Y3         | X4Y3 | n/a               |                  |                 5 |           0 |            2931 |          n/a | n/a   | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_bufg_place/O   | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]   |
| g5        | src5      | BUFGCE/O        | None       | BUFGCE_X0Y80  | X4Y3         | X4Y3 | n/a               |                  |                 2 |           0 |            2865 |          n/a | n/a   | conv8/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_bufg_place/O   | conv8/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]   |
| g6        | src6      | BUFGCE/O        | None       | BUFGCE_X0Y86  | X4Y3         | X4Y3 | n/a               |                  |                 2 |           0 |            2056 |          n/a | n/a   | poolavg/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_bufg_place/O | poolavg/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site           | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                                                                  | Net                                                                                                               |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | IBUFCTRL/O      | None       | IOB_X0Y179     | X4Y3         |           1 |               0 |               2.857 | clk          | clk_IBUF_inst/IBUFCTRL_INST/O                                                                               | clk_IBUF_inst/O                                                                                                   |
| src1      | g1        | FDCE/Q          | None       | SLICE_X129Y272 | X4Y4         |           1 |               0 |                     |              | conv1/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register/Q           | conv1/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]_bufg_place   |
| src2      | g2        | FDCE/Q          | None       | SLICE_X122Y323 | X4Y5         |           1 |               0 |                     |              | conv10/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register/Q          | conv10/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]_bufg_place  |
| src3      | g3        | FDCE/Q          | None       | SLICE_X117Y31  | X4Y0         |           1 |               0 |                     |              | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister/Q | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable                               |
| src4      | g4        | FDCE/Q          | None       | SLICE_X104Y193 | X3Y3         |           1 |               0 |                     |              | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register/Q           | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]_bufg_place   |
| src5      | g5        | FDCE/Q          | None       | SLICE_X115Y222 | X3Y3         |           1 |               0 |                     |              | conv8/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register/Q           | conv8/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]_bufg_place   |
| src6      | g6        | FDCE/Q          | None       | SLICE_X99Y193  | X3Y3         |           1 |               0 |                     |              | poolavg/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register/Q         | poolavg/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]_bufg_place |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     5 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     3 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      2 |      24 |   3112 |   29760 |      0 |    6720 |     48 |      48 |      0 |       0 |     38 |      72 |      0 |       4 |      0 |       1 |
| X1Y0              |      2 |      24 |   6746 |   24960 |      0 |    6720 |     48 |      48 |      0 |      16 |     46 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      2 |      24 |    246 |   36480 |      0 |    7680 |     23 |      72 |      0 |       0 |      1 |      90 |      0 |       0 |      0 |       0 |
| X3Y0              |      2 |      24 |      0 |   21120 |      0 |    5760 |      4 |      24 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 |
| X4Y0              |      2 |      24 |     29 |   27840 |      0 |    6240 |     39 |      48 |      0 |      16 |      7 |      72 |      0 |       0 |      0 |       2 |
| X5Y0              |      1 |      24 |   6032 |   28800 |    109 |    6720 |     24 |      24 |      0 |      16 |     70 |      90 |      0 |       0 |      0 |       0 |
| X6Y0              |      1 |      24 |   2903 |   28800 |    567 |    6720 |     24 |      24 |      0 |      16 |     55 |      90 |      0 |       0 |      0 |       0 |
| X7Y0              |      1 |      24 |    516 |   25920 |    161 |    6720 |      8 |      48 |      0 |       0 |      1 |      36 |      0 |       4 |      0 |       1 |
| X0Y1              |      2 |      24 |  11080 |   29760 |      0 |    6720 |     48 |      48 |      0 |       0 |     85 |      96 |      0 |       4 |      0 |       1 |
| X1Y1              |      2 |      24 |  11540 |   24960 |     10 |    6720 |     48 |      48 |      0 |      16 |     91 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      2 |      24 |   3984 |   36480 |     11 |    7680 |     56 |      72 |      0 |       0 |     47 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      2 |      24 |   1229 |   21120 |      0 |    5760 |     24 |      24 |      0 |      16 |     11 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      2 |      24 |     21 |   27840 |      8 |    6240 |     48 |      48 |      0 |      16 |     14 |      96 |      0 |       0 |      0 |       0 |
| X5Y1              |      1 |      24 |   4886 |   28800 |     24 |    6720 |     24 |      24 |      0 |      16 |     84 |     120 |      0 |       0 |      0 |       0 |
| X6Y1              |      1 |      24 |   3024 |   28800 |    346 |    6720 |     24 |      24 |      0 |      16 |     52 |     120 |      0 |       0 |      0 |       0 |
| X7Y1              |      1 |      24 |    974 |   25920 |    149 |    6720 |     42 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      2 |      24 |  11273 |   29760 |      0 |    6720 |     48 |      48 |      0 |       0 |     86 |      96 |      0 |       4 |      0 |       1 |
| X1Y2              |      2 |      24 |   6612 |   24960 |      0 |    6720 |     48 |      48 |      0 |      16 |     65 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      3 |      24 |  11539 |   36480 |     17 |    7680 |     60 |      72 |      0 |       0 |    116 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      3 |      24 |   3400 |   21120 |    161 |    5760 |     24 |      24 |      0 |      16 |     53 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      3 |      24 |   5957 |   27840 |     47 |    6240 |     48 |      48 |      0 |      16 |     70 |      96 |      0 |       0 |      0 |       0 |
| X5Y2              |      1 |      24 |  13614 |   28800 |     79 |    6720 |     23 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
| X6Y2              |      1 |      24 |   6837 |   28800 |    334 |    6720 |     24 |      24 |      0 |      16 |     93 |     120 |      0 |       0 |      0 |       0 |
| X7Y2              |      1 |      24 |   2232 |   25920 |    238 |    6720 |     46 |      48 |      0 |       0 |      2 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      2 |      24 |   7251 |   27840 |      0 |    5760 |     48 |      48 |      0 |       0 |     66 |      96 |      0 |       4 |      0 |       1 |
| X1Y3              |      3 |      24 |   4313 |   23040 |      5 |    5760 |     47 |      48 |      0 |      16 |     32 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      4 |      24 |   6515 |   34560 |    232 |    6720 |     59 |      72 |      0 |       0 |     66 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      5 |      24 |   4792 |   19200 |    941 |    4800 |     22 |      24 |      0 |      16 |     68 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      5 |      24 |   7059 |   25920 |    287 |    5280 |     42 |      48 |      0 |      16 |     77 |      96 |      0 |       0 |      0 |       0 |
| X5Y3              |      1 |      24 |   8877 |   26880 |     10 |    5760 |     24 |      24 |      0 |      16 |     88 |     120 |      0 |       0 |      0 |       0 |
| X6Y3              |      1 |      24 |   5279 |   26880 |      5 |    5760 |     24 |      24 |      0 |      16 |     56 |     120 |      0 |       0 |      0 |       0 |
| X7Y3              |      1 |      24 |     92 |   24000 |      0 |    5760 |     27 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      1 |      24 |   1124 |   27840 |     22 |    5760 |     37 |      48 |      0 |       0 |     21 |      96 |      0 |       4 |      0 |       1 |
| X1Y4              |      1 |      24 |   4001 |   23040 |     21 |    5760 |     47 |      48 |      0 |      16 |     86 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      1 |      24 |  11723 |   34560 |      0 |    6720 |     58 |      72 |      0 |       0 |    116 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      1 |      24 |    694 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |     30 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      3 |      24 |   5756 |   25920 |     13 |    5280 |     40 |      48 |      0 |      16 |     33 |      96 |      0 |       0 |      0 |       0 |
| X5Y4              |      2 |      24 |  10716 |   26880 |      1 |    5760 |     23 |      24 |      0 |      16 |     69 |     120 |      0 |       0 |      0 |       0 |
| X6Y4              |      2 |      24 |   7856 |   26880 |      0 |    5760 |     24 |      24 |      0 |      16 |     90 |     120 |      0 |       0 |      0 |       0 |
| X7Y4              |      1 |      24 |   2202 |   24000 |      0 |    5760 |     36 |      48 |      0 |       0 |     15 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      1 |      24 |   2311 |   29760 |     23 |    6720 |     46 |      48 |      0 |       0 |     41 |      96 |      0 |       4 |      0 |       1 |
| X1Y5              |      1 |      24 |   6793 |   24960 |      5 |    6720 |     46 |      48 |      0 |      16 |     86 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |      1 |      24 |  10771 |   36480 |      9 |    7680 |     66 |      72 |      0 |       0 |    114 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      1 |      24 |   3104 |   21120 |      0 |    5760 |     17 |      24 |      0 |      16 |     38 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      3 |      24 |   4205 |   27840 |     28 |    6240 |     47 |      48 |      0 |      16 |     42 |      96 |      0 |       0 |      0 |       0 |
| X5Y5              |      3 |      24 |   5467 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |     56 |     120 |      0 |       0 |      0 |       0 |
| X6Y5              |      1 |      24 |   6705 |   28800 |     13 |    6720 |     24 |      24 |      0 |      16 |     71 |     120 |      0 |       0 |      0 |       0 |
| X7Y5              |      1 |      24 |   1859 |   25920 |      0 |    6720 |     35 |      48 |      0 |       0 |     14 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      1 |      24 |  13102 |   29760 |    919 |    6720 |     48 |      48 |      0 |       0 |     76 |      96 |      0 |       4 |      0 |       1 |
| X1Y6              |      1 |      24 |  13720 |   24960 |    956 |    6720 |     47 |      48 |      0 |      16 |     69 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |      1 |      24 |   9465 |   36480 |    131 |    7680 |     71 |      72 |      0 |       0 |     78 |     120 |      0 |       0 |      0 |       0 |
| X3Y6              |      1 |      24 |   6527 |   21120 |      1 |    5760 |     20 |      24 |      0 |      16 |     49 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      1 |      24 |   6197 |   27840 |     20 |    6240 |     47 |      48 |      0 |      16 |     68 |      96 |      0 |       0 |      0 |       0 |
| X5Y6              |      1 |      24 |  13815 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
| X6Y6              |      1 |      24 |   8075 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |     87 |     120 |      0 |       0 |      0 |       0 |
| X7Y6              |      1 |      24 |    383 |   25920 |      0 |    6720 |     18 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      1 |      24 |   8182 |   27840 |    551 |    5760 |     33 |      48 |      0 |       0 |     56 |      96 |      0 |       4 |      0 |       1 |
| X1Y7              |      1 |      24 |   6405 |   23040 |    361 |    5760 |     47 |      48 |      0 |      16 |     46 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |      1 |      24 |  12933 |   34560 |      0 |    6720 |     63 |      72 |      0 |       0 |    105 |     120 |      0 |       0 |      0 |       0 |
| X3Y7              |      1 |      24 |   5347 |   19200 |      0 |    4800 |     22 |      24 |      0 |      16 |     44 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      1 |      24 |   5916 |   25920 |     34 |    5280 |     46 |      48 |      0 |      16 |     60 |      96 |      0 |       0 |      0 |       0 |
| X5Y7              |      1 |      24 |   5553 |   26880 |     17 |    5760 |     24 |      24 |      0 |      16 |     69 |     120 |      0 |       0 |      0 |       0 |
| X6Y7              |      1 |      24 |   6300 |   26880 |      0 |    5760 |     24 |      24 |      0 |      16 |     77 |     120 |      0 |       0 |      0 |       0 |
| X7Y7              |      1 |      24 |   1042 |   24000 |      0 |    5760 |     35 |      48 |      0 |       0 |      7 |      48 |      0 |       4 |      0 |       1 |
| X0Y8              |      1 |      24 |   5403 |   27840 |     32 |    5760 |     37 |      48 |      0 |       0 |     77 |      96 |      0 |       4 |      0 |       1 |
| X1Y8              |      1 |      24 |   9391 |   23040 |      0 |    5760 |     48 |      48 |      0 |      16 |     92 |      96 |      0 |       0 |      0 |       0 |
| X2Y8              |      1 |      24 |  11840 |   34560 |      8 |    6720 |     68 |      72 |      0 |       0 |    115 |     120 |      0 |       0 |      0 |       0 |
| X3Y8              |      1 |      24 |   1753 |   19200 |      8 |    4800 |      8 |      24 |      0 |      16 |     54 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      1 |      24 |   9549 |   25920 |     10 |    5280 |     47 |      48 |      0 |      16 |     55 |      96 |      0 |       0 |      0 |       0 |
| X5Y8              |      1 |      24 |  11706 |   26880 |      0 |    5760 |     24 |      24 |      0 |      16 |    111 |     120 |      0 |       0 |      0 |       0 |
| X6Y8              |      1 |      24 |   9043 |   26880 |      0 |    5760 |     24 |      24 |      0 |      16 |    106 |     120 |      0 |       0 |      0 |       0 |
| X7Y8              |      1 |      24 |    838 |   24000 |      0 |    5760 |     40 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      1 |      24 |   3042 |   29760 |     76 |    6720 |     47 |      48 |      0 |       0 |     57 |      96 |      0 |       4 |      0 |       1 |
| X1Y9              |      1 |      24 |   6707 |   24960 |     23 |    6720 |     48 |      48 |      0 |      16 |     81 |      96 |      0 |       0 |      0 |       0 |
| X2Y9              |      1 |      24 |  10996 |   36480 |     10 |    7680 |     72 |      72 |      0 |       0 |    114 |     120 |      0 |       0 |      0 |       0 |
| X3Y9              |      1 |      24 |   2732 |   21120 |      0 |    5760 |     13 |      24 |      0 |      16 |     58 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      1 |      24 |   5631 |   27840 |      0 |    6240 |     47 |      48 |      0 |      16 |     56 |      96 |      0 |       0 |      0 |       0 |
| X5Y9              |      1 |      24 |   7201 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |     96 |     120 |      0 |       0 |      0 |       0 |
| X6Y9              |      1 |      24 |   2484 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |     39 |     120 |      0 |       0 |      0 |       0 |
| X7Y9              |      1 |      24 |    264 |   25920 |      0 |    6720 |     18 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y10             |      1 |      24 |   7574 |   29760 |      1 |    6720 |     42 |      48 |      0 |       0 |     89 |      96 |      0 |       4 |      0 |       1 |
| X1Y10             |      1 |      24 |  10870 |   24960 |     14 |    6720 |     48 |      48 |      0 |      16 |     95 |      96 |      0 |       0 |      0 |       0 |
| X2Y10             |      1 |      24 |   9642 |   36480 |      0 |    7680 |     68 |      72 |      0 |       0 |     98 |     120 |      0 |       0 |      0 |       0 |
| X3Y10             |      1 |      24 |   1431 |   21120 |     43 |    5760 |     23 |      24 |      0 |      16 |     50 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      1 |      24 |  12270 |   27840 |      8 |    6240 |     48 |      48 |      0 |      16 |     85 |      96 |      0 |       0 |      0 |       0 |
| X5Y10             |      1 |      24 |  14144 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |    120 |     120 |      0 |       0 |      0 |       0 |
| X6Y10             |      1 |      24 |   2216 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |     36 |     120 |      0 |       0 |      0 |       0 |
| X7Y10             |      1 |      24 |    204 |   25920 |      0 |    6720 |     24 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y11             |      1 |      24 |   1782 |   27840 |      0 |    5760 |      7 |      48 |      0 |       0 |     40 |      96 |      0 |       4 |      0 |       1 |
| X1Y11             |      1 |      24 |   7018 |   23040 |      3 |    5760 |     48 |      48 |      0 |      16 |     88 |      96 |      0 |       0 |      0 |       0 |
| X2Y11             |      1 |      24 |   9666 |   34560 |      0 |    6720 |     48 |      72 |      0 |       0 |     87 |     120 |      0 |       0 |      0 |       0 |
| X3Y11             |      1 |      24 |    105 |   19200 |      0 |    4800 |      2 |      24 |      0 |      16 |     33 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      1 |      24 |   7484 |   25920 |      0 |    5280 |     48 |      48 |      0 |      16 |     61 |      96 |      0 |       0 |      0 |       0 |
| X5Y11             |      1 |      24 |   8985 |   26880 |      0 |    5760 |     24 |      24 |      0 |      16 |     93 |     120 |      0 |       0 |      0 |       0 |
| X6Y11             |      1 |      24 |   1020 |   26880 |      0 |    5760 |     23 |      24 |      0 |      16 |     12 |     120 |      0 |       0 |      0 |       0 |
| X7Y11             |      1 |      24 |     51 |   24000 |      0 |    5760 |      6 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y11 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y10 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y9  |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y8  |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y7  |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y6  |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y5  |  1 |  1 |  1 |  1 |  3 |  3 |  1 |  1 |
| Y4  |  1 |  1 |  1 |  1 |  3 |  2 |  2 |  1 |
| Y3  |  2 |  3 |  4 |  5 |  5 |  1 |  1 |  1 |
| Y2  |  2 |  2 |  3 |  3 |  3 |  1 |  1 |  1 |
| Y1  |  2 |  2 |  2 |  2 |  2 |  1 |  1 |  1 |
| Y0  |  2 |  2 |  2 |  2 |  2 |  1 |  1 |  1 |
+-----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y3              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g0        | BUFGCE/O        | X4Y3              | clk   |       2.857 | {0.000 1.429} | X3Y5     |      577802 |        0 |              0 |        0 | clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+--------+--------+--------+----------+-----------+--------+-------+-------+-----------------------+
|     | X0     | X1     | X2     | X3       | X4        | X5     | X6    | X7    | HORIZONTAL PROG DELAY |
+-----+--------+--------+--------+----------+-----------+--------+-------+-------+-----------------------+
| Y11 |   1826 |   7134 |   9780 |      139 |      7570 |   9090 |  1044 |    54 |                     0 |
| Y10 |   7685 |  11003 |   9775 |     1538 |     12387 |  14276 |  2264 |   216 |                     0 |
| Y9  |   3201 |   6836 |  11157 |     2797 |      5712 |   7309 |  2535 |   273 |                     1 |
| Y8  |   5533 |   9507 |  11998 |     1819 |      9638 |  11829 |  9161 |   858 |                     2 |
| Y7  |   8806 |   6836 |  13070 |     5402 |      6034 |   5651 |  6389 |  1067 |                     3 |
| Y6  |  14121 |  14769 |   9710 |     6587 |      6309 |  13947 |  8174 |   392 |                     4 |
| Y5  |   2398 |   6907 |  10927 | (R) 3151 |      4300 |   5535 |  6801 |  1891 |                     4 |
| Y4  |   1188 |   4132 |  11868 |      724 |      5825 |  10799 |  7958 |  2236 |                     3 |
| Y3  |   7341 |   4374 |   6843 |     5812 |  (D) 7444 |   8987 |  5354 |   107 |                     2 |
| Y2  |  11383 |   6701 |  11702 |     3626 |      6099 |  13825 |  7276 |  2496 |                     1 |
| Y1  |  11189 |  11665 |   4070 |     1252 |        67 |   5006 |  3434 |  1148 |                     0 |
| Y0  |   3174 |   6816 |    259 |        2 |        57 |   6223 |  3537 |   685 |                     0 |
+-----+--------+--------+--------+----------+-----------+--------+-------+-------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g1        | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |       13570 |        0 |              0 |        0 | conv1/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------------+-------+------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4           | X5    | X6   | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------------+-------+------+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |            0 |     0 |    0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |            0 |     0 |    0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |            0 |     0 |    0 |  0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |            0 |     0 |    0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |            0 |     0 |    0 |  0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |            0 |     0 |    0 |  0 |                     - |
| Y5  |  0 |  0 |  0 |  0 | (R) (D) 1987 |  1560 |    0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         3806 |  5585 |  632 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |            0 |     0 |    0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |            0 |     0 |    0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |            0 |     0 |    0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |            0 |     0 |    0 |  0 |                     - |
+-----+----+----+----+----+--------------+-------+------+----+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                   |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+
| g2        | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        1046 |        0 |              0 |        0 | conv10/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------------+------+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4          | X5   | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-------------+------+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |           0 |    0 |  0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |           0 |    0 |  0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |           0 |    0 |  0 |  0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |           0 |    0 |  0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |           0 |    0 |  0 |  0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |           0 |    0 |  0 |  0 |                     - |
| Y5  |  0 |  0 |  0 |  0 | (R) (D) 842 |  173 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |          31 |    0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |           0 |    0 |  0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |           0 |    0 |  0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |           0 |    0 |  0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |           0 |    0 |  0 |  0 |                     - |
+-----+----+----+----+----+-------------+------+----+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------+
| g3        | BUFGCE/O        | X4Y0              |       |             |               | X4Y0     |       25447 |        0 |              0 |        0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+-------+------+----+-----------+----+----+----+-----------------------+
|     | X0    | X1    | X2   | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+-------+-------+------+----+-----------+----+----+----+-----------------------+
| Y11 |     0 |     0 |    0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y10 |     0 |     0 |    0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y9  |     0 |     0 |    0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y8  |     0 |     0 |    0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y7  |     0 |     0 |    0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y6  |     0 |     0 |    0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y5  |     0 |     0 |    0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y4  |     0 |     0 |    0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y3  |  3012 |  1415 |    0 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y2  |  4634 |  2679 |  218 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y1  |  4419 |  4764 |  481 |  0 |         0 |  0 |  0 |  0 |                     0 |
| Y0  |  1124 |  2645 |   56 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
+-----+-------+-------+------+----+-----------+----+----+----+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g4        | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        2931 |        0 |              0 |        0 | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+-------+-----------+----+----+----+-----------------------+
|     | X0 | X1 | X2   | X3    | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+------+-------+-----------+----+----+----+-----------------------+
| Y11 |  0 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |                     - |
| Y4  |  0 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |  0 |  753 |  1603 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |   16 |   557 |         2 |  0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |                     - |
+-----+----+----+------+-------+-----------+----+----+----+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g5        | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        2865 |        0 |              0 |        0 | conv8/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------------+----+----+----+-----------------------+
|     | X0 | X1 | X2 | X3    | X4           | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+--------------+----+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
| Y4  |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |  0 |  0 |  1805 | (R) (D) 1060 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |     0 |            0 |  0 |  0 |  0 |                     - |
+-----+----+----+----+-------+--------------+----+----+----+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| g6        | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        2056 |        0 |              0 |        0 | poolavg/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+-------+----+-----------+----+----+----+-----------------------+
|     | X0 | X1   | X2    | X3 | X4        | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+------+-------+----+-----------+----+----+----+-----------------------+
| Y11 |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y4  |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |  339 |  1717 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     0 |
| Y2  |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |    0 |     0 |  0 |         0 |  0 |  0 |  0 |                     - |
+-----+----+------+-------+----+-----------+----+----+----+-----------------------+


15. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        3174 |               0 | 3112 |           0 |   24 |    0 |  38 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3        | 1     | BUFGCE/O        | None       |           0 |            1124 | 1124 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        6816 |               0 | 6746 |           0 |   24 |    0 |  46 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3        | 1     | BUFGCE/O        | None       |           0 |            2645 | 2645 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |         259 |               0 | 246 |           0 |   12 |    0 |   1 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3        | 1     | BUFGCE/O        | None       |           0 |              56 |  56 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |           2 |               0 |  0 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


19. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |          57 |               0 | 29 |           0 |   21 |    0 |   7 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


20. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        6223 |               0 | 6032 |         109 |   12 |    0 |  70 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X6Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        3537 |               0 | 2903 |         567 |   12 |    0 |  55 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


22. Clock Region Cell Placement per Global Clock: Region X7Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |         685 |               0 | 516 |         161 |    7 |    0 |   1 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |       11189 |               0 | 11080 |           0 |   24 |    0 |  85 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3        | 1     | BUFGCE/O        | None       |           0 |            4419 |  4419 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |       11665 |               0 | 11540 |          10 |   24 |    0 |  91 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3        | 1     | BUFGCE/O        | None       |           0 |            4764 |  4764 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        4070 |               0 | 3984 |          11 |   28 |    0 |  47 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3        | 1     | BUFGCE/O        | None       |           0 |             481 |  481 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        1252 |               0 | 1229 |           0 |   12 |    0 |  11 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


27. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |          67 |               0 | 21 |           8 |   24 |    0 |  14 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


28. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        5006 |               0 | 4886 |          24 |   12 |    0 |  84 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        3434 |               0 | 3024 |         346 |   12 |    0 |  52 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        1148 |               0 | 974 |         149 |   25 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |       11383 |               0 | 11273 |           0 |   24 |    0 |  86 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3        | 1     | BUFGCE/O        | None       |           0 |            4634 |  4634 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        6701 |               0 | 6612 |           0 |   24 |    0 |  65 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3        | 1     | BUFGCE/O        | None       |           0 |            2679 | 2679 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |       11702 |               0 | 11539 |          17 |   30 |    0 | 116 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                        |
| g3        | 1     | BUFGCE/O        | None       |           0 |             218 |   218 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG             |
| g4        | 2     | BUFGCE/O        | None       |           0 |              16 |     8 |           8 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        3626 |               0 | 3400 |         161 |   12 |    0 |  53 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                        |
| g3+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG             |
| g4        | 2     | BUFGCE/O        | None       |           0 |             557 |  397 |         160 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        6099 |               0 | 5957 |          47 |   25 |    0 |  70 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                        |
| g3+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG             |
| g4        | 2     | BUFGCE/O        | None       |           0 |               2 |    1 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       13825 |               0 | 13614 |          79 |   12 |    0 | 120 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        7276 |               0 | 6837 |         334 |   12 |    0 |  93 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        2496 |               0 | 2232 |         238 |   24 |    0 |   2 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        7341 |               0 | 7251 |           0 |   24 |    0 |  66 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                            |
| g3        | 1     | BUFGCE/O        | None       |           0 |            3012 | 3012 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        4374 |               0 | 4313 |           5 |   24 |    0 |  32 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                          |
| g3        | 1     | BUFGCE/O        | None       |           0 |            1415 | 1415 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG               |
| g6        | 14    | BUFGCE/O        | None       |           0 |             339 |  339 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | poolavg/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        6843 |               0 | 6515 |         232 |   30 |    0 |  66 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                          |
| g3+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG               |
| g4        | 2     | BUFGCE/O        | None       |           0 |             753 |  544 |         209 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]   |
| g6        | 14    | BUFGCE/O        | None       |           0 |            1717 | 1717 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | poolavg/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


42. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        5812 |               0 | 4792 |         941 |   11 |    0 |  68 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                          |
| g3+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG               |
| g4        | 2     | BUFGCE/O        | None       |           0 |            1603 | 1188 |         415 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]   |
| g5        | 8     | BUFGCE/O        | None       |           0 |            1805 | 1314 |         491 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv8/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]   |
| g6+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | poolavg/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        7444 |               0 | 7059 |         287 |   21 |    0 |  77 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                          |
| g3+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv27/PL_STEP_0_for_x_val_or_everything_done/PIPELINING_ACTIVATED.RegBuffer/enable_BUFG               |
| g4+       | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv6/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]   |
| g5        | 8     | BUFGCE/O        | None       |           0 |            1060 |  776 |         284 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv8/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]   |
| g6+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | poolavg/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        8987 |               0 | 8877 |          10 |   12 |    0 |  88 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        5354 |               0 | 5279 |           5 |   14 |    0 |  56 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |         107 |               0 | 92 |           0 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        1188 |               0 | 1124 |          22 |   21 |    0 |  21 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        4132 |               0 | 4001 |          21 |   24 |    0 |  86 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


49. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       11868 |               0 | 11723 |           0 |   29 |    0 | 116 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


50. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |         724 |               0 | 694 |           0 |    0 |    0 |  30 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        5825 |               0 | 5756 |          13 |   23 |    0 |  33 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                         |
| g1        | 2     | BUFGCE/O        | None       |           0 |            3806 | 3806 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv1/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]  |
| g2        | 8     | BUFGCE/O        | None       |           0 |              31 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv10/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |       10799 |               0 | 10716 |           1 |   13 |    0 |  69 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                        |
| g1        | 2     | BUFGCE/O        | None       |           0 |            5585 |  5585 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv1/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


53. Clock Region Cell Placement per Global Clock: Region X6Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        7958 |               0 | 7856 |           0 |   12 |    0 |  90 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                        |
| g1        | 2     | BUFGCE/O        | None       |           0 |             632 |  632 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv1/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


54. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        2236 |               0 | 2202 |           0 |   19 |    0 |  15 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


55. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        2398 |               0 | 2311 |          23 |   23 |    0 |  41 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        6907 |               0 | 6793 |           5 |   23 |    0 |  86 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       10927 |               0 | 10771 |           9 |   33 |    0 | 114 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        3151 |               0 | 3104 |           0 |    9 |    0 |  38 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        4300 |               0 | 4205 |          28 |   25 |    0 |  42 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                         |
| g1        | 2     | BUFGCE/O        | None       |           0 |            1987 | 1987 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv1/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]  |
| g2        | 8     | BUFGCE/O        | None       |           0 |             842 |  842 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv10/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        5535 |               0 | 5467 |           0 |   12 |    0 |  56 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG                                                                                         |
| g1        | 2     | BUFGCE/O        | None       |           0 |            1560 | 1560 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv1/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0]  |
| g2        | 8     | BUFGCE/O        | None       |           0 |             173 |  173 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | conv10/PL_STEP_1_for_buffer_enable_signal/PIPELINING_ACTIVATED.RegBuffer/RegBuffer.Last_Register_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


61. Clock Region Cell Placement per Global Clock: Region X6Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        6801 |               0 | 6705 |          13 |   12 |    0 |  71 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


62. Clock Region Cell Placement per Global Clock: Region X7Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        1891 |               0 | 1859 |           0 |   18 |    0 |  14 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


63. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       14121 |               0 | 13102 |         919 |   24 |    0 |  76 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


64. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       14769 |               0 | 13720 |         956 |   24 |    0 |  69 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


65. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        9710 |               0 | 9465 |         131 |   36 |    0 |  78 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        6587 |               0 | 6527 |           1 |   10 |    0 |  49 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


67. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        6309 |               0 | 6197 |          20 |   24 |    0 |  68 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


68. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       13947 |               0 | 13815 |           0 |   12 |    0 | 120 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


69. Clock Region Cell Placement per Global Clock: Region X6Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        8174 |               0 | 8075 |           0 |   12 |    0 |  87 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


70. Clock Region Cell Placement per Global Clock: Region X7Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |         392 |               0 | 383 |           0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


71. Clock Region Cell Placement per Global Clock: Region X0Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        8806 |               0 | 8182 |         551 |   17 |    0 |  56 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


72. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        6836 |               0 | 6405 |         361 |   24 |    0 |  46 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


73. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       13070 |               0 | 12933 |           0 |   32 |    0 | 105 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        5402 |               0 | 5347 |           0 |   11 |    0 |  44 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


75. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        6034 |               0 | 5916 |          34 |   24 |    0 |  60 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


76. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        5651 |               0 | 5553 |          17 |   12 |    0 |  69 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


77. Clock Region Cell Placement per Global Clock: Region X6Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        6389 |               0 | 6300 |           0 |   12 |    0 |  77 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


78. Clock Region Cell Placement per Global Clock: Region X7Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        1067 |               0 | 1042 |           0 |   18 |    0 |   7 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


79. Clock Region Cell Placement per Global Clock: Region X0Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        5533 |               0 | 5403 |          32 |   21 |    0 |  77 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


80. Clock Region Cell Placement per Global Clock: Region X1Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        9507 |               0 | 9391 |           0 |   24 |    0 |  92 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


81. Clock Region Cell Placement per Global Clock: Region X2Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       11998 |               0 | 11840 |           8 |   35 |    0 | 115 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


82. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        1819 |               0 | 1753 |           8 |    4 |    0 |  54 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


83. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        9638 |               0 | 9549 |          10 |   24 |    0 |  55 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


84. Clock Region Cell Placement per Global Clock: Region X5Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       11829 |               0 | 11706 |           0 |   12 |    0 | 111 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


85. Clock Region Cell Placement per Global Clock: Region X6Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        9161 |               0 | 9043 |           0 |   12 |    0 | 106 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


86. Clock Region Cell Placement per Global Clock: Region X7Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |         858 |               0 | 838 |           0 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


87. Clock Region Cell Placement per Global Clock: Region X0Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        3201 |               0 | 3042 |          76 |   26 |    0 |  57 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


88. Clock Region Cell Placement per Global Clock: Region X1Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        6836 |               0 | 6707 |          23 |   25 |    0 |  81 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


89. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       11157 |               0 | 10996 |          10 |   37 |    0 | 114 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


90. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        2797 |               0 | 2732 |           0 |    7 |    0 |  58 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


91. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        5712 |               0 | 5631 |           0 |   25 |    0 |  56 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


92. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        7309 |               0 | 7201 |           0 |   12 |    0 |  96 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


93. Clock Region Cell Placement per Global Clock: Region X6Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        2535 |               0 | 2484 |           0 |   12 |    0 |  39 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


94. Clock Region Cell Placement per Global Clock: Region X7Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |         273 |               0 | 264 |           0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


95. Clock Region Cell Placement per Global Clock: Region X0Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        7685 |               0 | 7574 |           1 |   21 |    0 |  89 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


96. Clock Region Cell Placement per Global Clock: Region X1Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       11003 |               0 | 10870 |          14 |   24 |    0 |  95 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


97. Clock Region Cell Placement per Global Clock: Region X2Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        9775 |               0 | 9642 |           0 |   35 |    0 |  98 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


98. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        1538 |               0 | 1431 |          43 |   14 |    0 |  50 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


99. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       12387 |               0 | 12270 |           8 |   24 |    0 |  85 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


100. Clock Region Cell Placement per Global Clock: Region X5Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |       14276 |               0 | 14144 |           0 |   12 |    0 | 120 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


101. Clock Region Cell Placement per Global Clock: Region X6Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        2264 |               0 | 2216 |           0 |   12 |    0 |  36 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


102. Clock Region Cell Placement per Global Clock: Region X7Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |         216 |               0 | 204 |           0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


103. Clock Region Cell Placement per Global Clock: Region X0Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        1826 |               0 | 1782 |           0 |    4 |    0 |  40 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


104. Clock Region Cell Placement per Global Clock: Region X1Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        7134 |               0 | 7018 |           3 |   25 |    0 |  88 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


105. Clock Region Cell Placement per Global Clock: Region X2Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        9780 |               0 | 9666 |           0 |   27 |    0 |  87 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


106. Clock Region Cell Placement per Global Clock: Region X3Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |         139 |               0 | 105 |           0 |    1 |    0 |  33 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


107. Clock Region Cell Placement per Global Clock: Region X4Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        7570 |               0 | 7484 |           0 |   25 |    0 |  61 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


108. Clock Region Cell Placement per Global Clock: Region X5Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        9090 |               0 | 8985 |           0 |   12 |    0 |  93 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


109. Clock Region Cell Placement per Global Clock: Region X6Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |        1044 |               0 | 1020 |           0 |   12 |    0 |  12 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


110. Clock Region Cell Placement per Global Clock: Region X7Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 23    | BUFGCE/O        | None       |          54 |               0 | 51 |           0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


