(window.webpackJsonp=window.webpackJsonp||[]).push([[23],{476:function(e,t,s){"use strict";s.r(t);var a=s(8),i=Object(a.a)({},(function(){var e=this,t=e._self._c;return t("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[t("p",[e._v("llvm front end demo\nNotes from "),t("strong",[e._v("Life of an instruction in LLVM")]),e._v("\nhttps://blog.llvm.org/2012/11/life-of-instruction-in-llvm.html")]),e._v(" "),t("hr"),e._v(" "),t("h2",{attrs:{id:"programing-language-dependent"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#programing-language-dependent"}},[e._v("#")]),e._v(" Programing Language Dependent")]),e._v(" "),t("h3",{attrs:{id:"_1-clang-parser-will-build-an-abstract-syntax-tree-ast"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_1-clang-parser-will-build-an-abstract-syntax-tree-ast"}},[e._v("#")]),e._v(" 1. Clang parser will build an Abstract Syntax Tree(AST)")]),e._v(" "),t("h4",{attrs:{id:"input-high-level-source-code-e-g-c-c"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#input-high-level-source-code-e-g-c-c"}},[e._v("#")]),e._v(" Input: High-level source code (e.g., C, C++).")]),e._v(" "),t("h4",{attrs:{id:"output-an-ast-which-is-a-tree-structure-representing-the-syntactic-structure-of-the-source-code"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#output-an-ast-which-is-a-tree-structure-representing-the-syntactic-structure-of-the-source-code"}},[e._v("#")]),e._v(" Output: An AST, which is a tree structure representing the syntactic structure of the source code")]),e._v(" "),t("h4",{attrs:{id:"tool-clang-frontend"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#tool-clang-frontend"}},[e._v("#")]),e._v(" Tool: Clang Frontend")]),e._v(" "),t("h4",{attrs:{id:"transformation"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#transformation"}},[e._v("#")]),e._v(" Transformation")]),e._v(" "),t("p",[e._v("The compiler’s frontend (Clang in LLVM) parses the source code and constructs an AST."),t("br"),e._v("\nThe AST captures the hierarchical structure of the program based on grammar rules (e.g., function definitions, statements, expressions).")]),e._v(" "),t("h4",{attrs:{id:"reason"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#reason"}},[e._v("#")]),e._v(" Reason")]),e._v(" "),t("p",[e._v("The AST is closely tied to the original source code and allows easy analysis and checking of syntactic correctness."),t("br"),e._v("\nIt serves as a starting point for semantic analysis (e.g., type checking, variable scoping) before code generation.")]),e._v(" "),t("h4",{attrs:{id:"key-source-file"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-source-file"}},[e._v("#")]),e._v(" Key Source File")]),e._v(" "),t("p",[e._v("clang/lib/AST/")]),e._v(" "),t("h4",{attrs:{id:"key-functions-classes"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-functions-classes"}},[e._v("#")]),e._v(" Key Functions/Classes")]),e._v(" "),t("h5",{attrs:{id:"parseast"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#parseast"}},[e._v("#")]),e._v(" ParseAST")]),e._v(" "),t("p",[e._v("The function responsible for initiating the parsing of source code to generate an Abstract Syntax Tree (AST)."),t("br"),e._v(" "),t("strong",[e._v("Function")]),e._v(": This function takes the parsed tokens from the lexer and generates the AST by applying grammar rules."),t("br"),e._v("\nIt processes the Input: source code and organizes it into hierarchical structures like functions, expressions, and statements.")]),e._v(" "),t("h4",{attrs:{id:"sema"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#sema"}},[e._v("#")]),e._v(" Sema")]),e._v(" "),t("p",[e._v("The Sema class in Clang performs semantic analysis on the AST."),t("br"),e._v(" "),t("strong",[e._v("Function")]),e._v(": After parsing the AST, Sema checks the semantic validity of the code, ensuring things like proper type usage, function declarations, and scope resolution.")]),e._v(" "),t("h3",{attrs:{id:"_2-clang-emit-llvm-ir"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_2-clang-emit-llvm-ir"}},[e._v("#")]),e._v(" 2. Clang emit LLVM IR")]),e._v(" "),t("h4",{attrs:{id:"input-ast"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#input-ast"}},[e._v("#")]),e._v(" Input: AST.")]),e._v(" "),t("h4",{attrs:{id:"output-llvm-intermediate-representation-ir"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#output-llvm-intermediate-representation-ir"}},[e._v("#")]),e._v(" Output: LLVM Intermediate Representation (IR).")]),e._v(" "),t("h4",{attrs:{id:"tool-clang-s-code-generation-phase"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#tool-clang-s-code-generation-phase"}},[e._v("#")]),e._v(" Tool: Clang’s Code Generation phase.")]),e._v(" "),t("h4",{attrs:{id:"transformation-2"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#transformation-2"}},[e._v("#")]),e._v(" Transformation")]),e._v(" "),t("p",[e._v("Once the AST is constructed, the compiler translates it into LLVM IR."),t("br"),e._v("\nLLVM IR is a low-level, typed, static single assignment (SSA) form that is independent of any specific machine architecture."),t("br"),e._v("\nIt consists of a set of instructions operating on virtual registers, with each register assigned only once (SSA form).")]),e._v(" "),t("h4",{attrs:{id:"reason-2"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#reason-2"}},[e._v("#")]),e._v(" Reason")]),e._v(" "),t("p",[e._v("LLVM IR is a portable, intermediate code format that enables various machine-independent optimizations.\nIt is also the bridge between different frontends (e.g., Clang, Rust) and the backend that handles machine-specific code generation.")]),e._v(" "),t("h4",{attrs:{id:"key-source-file-2"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-source-file-2"}},[e._v("#")]),e._v(" Key Source File")]),e._v(" "),t("p",[e._v("clang/lib/CodeGen/")]),e._v(" "),t("h4",{attrs:{id:"key-functions-classes-2"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-functions-classes-2"}},[e._v("#")]),e._v(" Key Functions/Classes")]),e._v(" "),t("h5",{attrs:{id:"codegenfunction-this-class-is-responsible-for-generating-llvm-ir-from-the-ast"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#codegenfunction-this-class-is-responsible-for-generating-llvm-ir-from-the-ast"}},[e._v("#")]),e._v(" CodeGenFunction: This class is responsible for generating LLVM IR from the AST.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": It traverses the AST and generates the corresponding LLVM IR."),t("br"),e._v("\nFor example, for a function definition in the AST, it creates an llvm::Function in the IR.")]),e._v(" "),t("h5",{attrs:{id:"emitfunctionbody-this-method-inside-codegenfunction-emits-the-body-of-a-function-in-ir"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#emitfunctionbody-this-method-inside-codegenfunction-emits-the-body-of-a-function-in-ir"}},[e._v("#")]),e._v(" EmitFunctionBody: This method inside CodeGenFunction emits the body of a function in IR.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": It walks over statements and expressions within the function and emits LLVM IR instructions.")]),e._v(" "),t("h5",{attrs:{id:"emitexpr-and-emitstmt-these-methods-handle-expressions-and-statements-within-the-ast-and-translate-them-into-llvm-ir"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#emitexpr-and-emitstmt-these-methods-handle-expressions-and-statements-within-the-ast-and-translate-them-into-llvm-ir"}},[e._v("#")]),e._v(" EmitExpr and EmitStmt: These methods handle expressions and statements within the AST and translate them into LLVM IR.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": EmitExpr generates LLVM IR for expressions (e.g., arithmetic operations, function calls), while EmitStmt generates IR for control-flow structures like if statements and loops.")]),e._v(" "),t("hr"),e._v(" "),t("h2",{attrs:{id:"ir-target-and-source-programing-language-independent"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#ir-target-and-source-programing-language-independent"}},[e._v("#")]),e._v(" IR Target and Source Programing Language Independent")]),e._v(" "),t("h3",{attrs:{id:"_3-llvm-target-independent-ir-optimization"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_3-llvm-target-independent-ir-optimization"}},[e._v("#")]),e._v(" 3. LLVM Target Independent IR Optimization")]),e._v(" "),t("h4",{attrs:{id:"input-unoptimized-llvm-ir"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#input-unoptimized-llvm-ir"}},[e._v("#")]),e._v(" Input: Unoptimized LLVM IR.")]),e._v(" "),t("h4",{attrs:{id:"output-optimized-llvm-ir"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#output-optimized-llvm-ir"}},[e._v("#")]),e._v(" Output: Optimized LLVM IR.")]),e._v(" "),t("h4",{attrs:{id:"tool-llvm-optimizer-opt"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#tool-llvm-optimizer-opt"}},[e._v("#")]),e._v(" Tool: LLVM Optimizer (opt).")]),e._v(" "),t("h4",{attrs:{id:"transformation-3"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#transformation-3"}},[e._v("#")]),e._v(" Transformation")]),e._v(" "),t("p",[e._v("LLVM applies a series of machine-independent optimizations to the IR, such as dead code elimination, constant propagation, inlining, and loop optimizations."),t("br"),e._v("\nThese transformations operate on the SSA form of the IR to improve performance and reduce unnecessary instructions.")]),e._v(" "),t("h4",{attrs:{id:"reason-3"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#reason-3"}},[e._v("#")]),e._v(" Reason")]),e._v(" "),t("p",[e._v("Optimizing at the IR level allows for improvements that are independent of the target architecture, making the resulting code more efficient before it reaches machine-specific stages.")]),e._v(" "),t("h4",{attrs:{id:"key-source-files-llvm-lib-transforms"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-source-files-llvm-lib-transforms"}},[e._v("#")]),e._v(" Key Source Files: llvm/lib/Transforms/")]),e._v(" "),t("h4",{attrs:{id:"key-functions-classes-3"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-functions-classes-3"}},[e._v("#")]),e._v(" Key Functions/Classes:")]),e._v(" "),t("h5",{attrs:{id:"opt-the-opt-tool-runs-optimization-passes-on-the-llvm-ir"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#opt-the-opt-tool-runs-optimization-passes-on-the-llvm-ir"}},[e._v("#")]),e._v(" opt The opt Tool: runs optimization passes on the LLVM IR.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": opt applies a series of transformations to the IR to improve efficiency."),t("br"),e._v("\nThese transformations include passes like dead code elimination (DeadCodeElimination.cpp), inlining (InlineFunction.cpp), and constant propagation (ConstantPropagation.cpp).")]),e._v(" "),t("h5",{attrs:{id:"key-passes"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-passes"}},[e._v("#")]),e._v(" Key Passes:")]),e._v(" "),t("p",[t("strong",[e._v("DeadStoreElimination")]),e._v(": Eliminates stores that are never used."),t("br"),e._v(" "),t("strong",[e._v("SCCP (Sparse Conditional Constant Propagation)")]),e._v(": Optimizes based on constant values propagated through the program."),t("br"),e._v(" "),t("strong",[e._v("GVN (Global Value Numbering)")]),e._v(": Removes redundant calculations.")]),e._v(" "),t("hr"),e._v(" "),t("h2",{attrs:{id:"target-dependent-codegen"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#target-dependent-codegen"}},[e._v("#")]),e._v(" Target Dependent Codegen")]),e._v(" "),t("h3",{attrs:{id:"_4-selectiondag-node"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_4-selectiondag-node"}},[e._v("#")]),e._v(" 4. SelectionDAG Node"),t("br")]),e._v(" "),t("p",[e._v("SelectionDAGBuild creates SDGNode"),t("br"),e._v("\nSelectionDAGIsel goes over all IR instructions and calls "),t("strong",[e._v("SelectionDAGBuilder::visit")]),e._v(" to Dispatch them"),t("br"),e._v("\nWe can use -debug to llc or -view to get log or dump image of the graph"),t("br")]),e._v(" "),t("h3",{attrs:{id:"_5-to-emit-machine-instructions-llvm-will-legalize-the-operation"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_5-to-emit-machine-instructions-llvm-will-legalize-the-operation"}},[e._v("#")]),e._v(" 5. To emit machine instructions, LLVM will legalize the operation"),t("br")]),e._v(" "),t("p",[e._v("Use target-specific hooks to convert all operations and types into ones that the target actually supports.\nThis is done by "),t("strong",[e._v("TargetLowering")]),e._v(". "),t("br"),e._v("\nSelectionDAGLegalize::LegalizeOp")]),e._v(" "),t("h4",{attrs:{id:"_4-5"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_4-5"}},[e._v("#")]),e._v(" 4 & 5")]),e._v(" "),t("h4",{attrs:{id:"input-optimized-llvm-ir"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#input-optimized-llvm-ir"}},[e._v("#")]),e._v(" Input: Optimized LLVM IR.")]),e._v(" "),t("h4",{attrs:{id:"output-selectiondag"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#output-selectiondag"}},[e._v("#")]),e._v(" Output: SelectionDAG.")]),e._v(" "),t("h4",{attrs:{id:"tool-llvm-codegen-phase"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#tool-llvm-codegen-phase"}},[e._v("#")]),e._v(" Tool: LLVM CodeGen Phase.")]),e._v(" "),t("h4",{attrs:{id:"transformation-4"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#transformation-4"}},[e._v("#")]),e._v(" Transformation")]),e._v(" "),t("p",[e._v("In this phase, LLVM lowers the IR into a Selection Directed Acyclic Graph (SelectionDAG)."),t("br"),e._v("\nThe SelectionDAG represents the program in terms of target-independent operations (nodes) and data dependencies (edges)."),t("br"),e._v("\nEach node in the DAG represents an operation, and the edges show data flow between these operations.")]),e._v(" "),t("h4",{attrs:{id:"reason-4"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#reason-4"}},[e._v("#")]),e._v(" Reason")]),e._v(" "),t("p",[e._v("The SelectionDAG abstracts machine-specific details while exposing data dependencies, allowing for architecture-specific instruction selection and scheduling in a clean, optimized manner.")]),e._v(" "),t("h4",{attrs:{id:"key-source-file-llvm-lib-codegen-selectiondag"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-source-file-llvm-lib-codegen-selectiondag"}},[e._v("#")]),e._v(" Key Source File llvm/lib/CodeGen/SelectionDAG/")]),e._v(" "),t("h4",{attrs:{id:"key-functions-classes-4"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-functions-classes-4"}},[e._v("#")]),e._v(" Key Functions/Classes")]),e._v(" "),t("h5",{attrs:{id:"selectiondagbuilder-this-class-is-responsible-for-constructing-the-selectiondag-from-the-llvm-ir"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#selectiondagbuilder-this-class-is-responsible-for-constructing-the-selectiondag-from-the-llvm-ir"}},[e._v("#")]),e._v(" SelectionDAGBuilder: This class is responsible for constructing the SelectionDAG from the LLVM IR.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": It lowers the LLVM IR instructions into nodes in the SelectionDAG."),t("br"),e._v("\nEach node in the DAG represents an operation (e.g., addition, memory load) that can later be translated into machine instructions.")]),e._v(" "),t("h5",{attrs:{id:"loweroperation-a-method-that-lowers-a-specific-llvm-ir-instruction-like-an-add-operation-to-a-corresponding-selectiondag-node"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#loweroperation-a-method-that-lowers-a-specific-llvm-ir-instruction-like-an-add-operation-to-a-corresponding-selectiondag-node"}},[e._v("#")]),e._v(" LowerOperation: A method that lowers a specific LLVM IR instruction (like an add operation) to a corresponding SelectionDAG node.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": This function breaks down LLVM IR into target-independent operations within the DAG.")]),e._v(" "),t("h5",{attrs:{id:"legalizedag-ensures-that-the-dag-s-operations-conform-to-the-target-machine-s-constraints-e-g-valid-data-types-supported-instructions"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#legalizedag-ensures-that-the-dag-s-operations-conform-to-the-target-machine-s-constraints-e-g-valid-data-types-supported-instructions"}},[e._v("#")]),e._v(" LegalizeDAG: Ensures that the DAG's operations conform to the target machine's constraints (e.g., valid data types, supported instructions).")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": Legalizes operations by splitting larger types into smaller ones or mapping operations to a series of simpler operations that the target can execute.")]),e._v(" "),t("h3",{attrs:{id:"_6-instruction-selection-from-sdnode-to-machinesdnode"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_6-instruction-selection-from-sdnode-to-machinesdnode"}},[e._v("#")]),e._v(" 6. Instruction selection from SDNode to MachineSDNode"),t("br")]),e._v(" "),t("p",[e._v("SelectionDAGISel::Select"),t("br"),e._v("\nSelectCode"),t("br"),e._v("\nThis step will create MachineSDNode, a subclass of SDNode which holds the information required to construct an actual machine instruction, but still in DAG node form.")]),e._v(" "),t("blockquote",[t("p",[e._v("LLVM provides a generic table-based instruction selection mechanism that is auto-generated with the help of TableGen.\nMany target backends, however, choose to write custom code in their SelectionDAGISel::Select implementations to handle some instructions manually. Other instructions are then sent to the auto-generated selector by calling SelectCode")])]),e._v(" "),t("h4",{attrs:{id:"input-selectiondag"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#input-selectiondag"}},[e._v("#")]),e._v(" Input: SelectionDAG.")]),e._v(" "),t("h4",{attrs:{id:"output-machinedag-target-specific-instructions"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#output-machinedag-target-specific-instructions"}},[e._v("#")]),e._v(" Output: MachineDAG (target-specific instructions).")]),e._v(" "),t("h4",{attrs:{id:"tool-llvm-target-lowering-target-specific-instruction-selectors"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#tool-llvm-target-lowering-target-specific-instruction-selectors"}},[e._v("#")]),e._v(" Tool: LLVM Target Lowering (Target-specific instruction selectors).")]),e._v(" "),t("h4",{attrs:{id:"transformation-5"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#transformation-5"}},[e._v("#")]),e._v(" Transformation")]),e._v(" "),t("p",[e._v("At this stage, the SelectionDAG is converted into a MachineDAG, where the target-independent nodes of the DAG are mapped to actual machine instructions (specific to the target architecture)."),t("br"),e._v("\nThis involves instruction selection, which translates abstract operations (like add, mul) into the corresponding machine instructions (e.g., x86 or ARM instructions).")]),e._v(" "),t("h4",{attrs:{id:"reason-5"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#reason-5"}},[e._v("#")]),e._v(" Reason")]),e._v(" "),t("p",[e._v("The MachineDAG is essential because it ties the program’s logic to a specific machine's instruction set."),t("br"),e._v("\nThis allows for efficient use of architecture-specific features like registers, instruction pipelines, and specialized operations.")]),e._v(" "),t("h4",{attrs:{id:"key-source-file-llvm-lib-codegen-selectiondag-selectiondagisel-cpp"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-source-file-llvm-lib-codegen-selectiondag-selectiondagisel-cpp"}},[e._v("#")]),e._v(" Key Source File llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp")]),e._v(" "),t("h4",{attrs:{id:"key-functions-classes-5"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-functions-classes-5"}},[e._v("#")]),e._v(" Key Functions/Classes:")]),e._v(" "),t("h5",{attrs:{id:"selectiondagisel-the-core-class-responsible-for-instruction-selection"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#selectiondagisel-the-core-class-responsible-for-instruction-selection"}},[e._v("#")]),e._v(" SelectionDAGISel: The core class responsible for instruction selection.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": It converts the target-independent DAG into a target-specific MachineDAG."),t("br"),e._v("\nThis involves mapping high-level operations like add to actual machine instructions for the target architecture.")]),e._v(" "),t("h5",{attrs:{id:"selectcode-this-method-performs-pattern-matching-to-select-the-most-appropriate-machine-instruction-for-each-dag-node"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#selectcode-this-method-performs-pattern-matching-to-select-the-most-appropriate-machine-instruction-for-each-dag-node"}},[e._v("#")]),e._v(" SelectCode: This method performs pattern matching to select the most appropriate machine instruction for each DAG node.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": It uses target-specific information (provided in .td files) to match operations in the DAG to machine instructions.")]),e._v(" "),t("h3",{attrs:{id:"_7-scheduling-and-emitting-a-machineinstr"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_7-scheduling-and-emitting-a-machineinstr"}},[e._v("#")]),e._v(" 7. Scheduling and emitting a MachineInstr"),t("br")]),e._v(" "),t("p",[e._v("Translate SDNode into Machine Instructions with InstrEmitter::EmitMachineNode, emmit into MachineBasicBlock.\nHere the instruction are in linear form (MI). No DAG any more."),t("br"),e._v(" "),t("strong",[e._v("-print-machineinstrs")]),t("br"),e._v("\nStill SSA form.")]),e._v(" "),t("h4",{attrs:{id:"input-machinedag"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#input-machinedag"}},[e._v("#")]),e._v(" Input: MachineDAG.")]),e._v(" "),t("h4",{attrs:{id:"output-a-sequence-of-machine-instructions-linear-instruction-stream"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#output-a-sequence-of-machine-instructions-linear-instruction-stream"}},[e._v("#")]),e._v(" Output: A sequence of machine instructions (linear instruction stream).")]),e._v(" "),t("h4",{attrs:{id:"tool-llvm-codegen-scheduler"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#tool-llvm-codegen-scheduler"}},[e._v("#")]),e._v(" Tool: LLVM CodeGen Scheduler.")]),e._v(" "),t("h4",{attrs:{id:"transformation-6"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#transformation-6"}},[e._v("#")]),e._v(" Transformation")]),e._v(" "),t("p",[e._v("The MachineDAG undergoes instruction scheduling, where the instructions are ordered in a way that respects data dependencies while maximizing performance."),t("br"),e._v("\nThis is necessary to avoid pipeline stalls, reduce instruction latency, and exploit instruction-level parallelism (ILP) in the target CPU.")]),e._v(" "),t("h4",{attrs:{id:"reason-6"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#reason-6"}},[e._v("#")]),e._v(" Reason")]),e._v(" "),t("p",[e._v("Modern CPUs can execute multiple instructions in parallel, so careful scheduling can significantly improve performance by maximizing resource utilization (e.g., CPU pipeline, functional units).")]),e._v(" "),t("h4",{attrs:{id:"key-source-files-llvm-lib-codegen-scheduledag-llvm-lib-codegen-machinescheduler-cpp"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-source-files-llvm-lib-codegen-scheduledag-llvm-lib-codegen-machinescheduler-cpp"}},[e._v("#")]),e._v(" Key Source Files: llvm/lib/CodeGen/ScheduleDAG/, llvm/lib/CodeGen/MachineScheduler.cpp")]),e._v(" "),t("h4",{attrs:{id:"key-functions-classes-6"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-functions-classes-6"}},[e._v("#")]),e._v(" Key Functions/Classes:")]),e._v(" "),t("h5",{attrs:{id:"scheduledaginstrs-this-class-represents-the-dag-used-for-scheduling-machine-instructions"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#scheduledaginstrs-this-class-represents-the-dag-used-for-scheduling-machine-instructions"}},[e._v("#")]),e._v(" ScheduleDAGInstrs: This class represents the DAG used for scheduling machine instructions.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": It is responsible for reordering the instructions within the MachineDAG to avoid pipeline stalls, minimize instruction latency, and make use of instruction-level parallelism.")]),e._v(" "),t("h5",{attrs:{id:"schedulemachinebasicblock-this-method-schedules-the-instructions-in-a-machine-basic-block-based-on-data-dependencies-and-resource-constraints"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#schedulemachinebasicblock-this-method-schedules-the-instructions-in-a-machine-basic-block-based-on-data-dependencies-and-resource-constraints"}},[e._v("#")]),e._v(" ScheduleMachineBasicBlock: This method schedules the instructions in a machine basic block based on data dependencies and resource constraints.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": It takes the MachineDAG, considers the target architecture’s constraints, and reorders instructions for optimal performance.")]),e._v(" "),t("h3",{attrs:{id:"_8-register-allocation"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_8-register-allocation"}},[e._v("#")]),e._v(" 8. Register Allocation"),t("br")]),e._v(" "),t("p",[e._v("For instructions that can only support fixed registers, it is already allocated. Here the virtual registers are allocated into physical registers."),t("br"),e._v("\nThis assignment is done by X86DAGToDAGISel::Select."),t("br"),e._v("\nAfter this, another round of optimization is conducted, TargetPassConfig::addMachinePasses.")]),e._v(" "),t("h4",{attrs:{id:"input-machine-instructions-with-virtual-registers"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#input-machine-instructions-with-virtual-registers"}},[e._v("#")]),e._v(" Input: Machine Instructions with virtual registers.")]),e._v(" "),t("h4",{attrs:{id:"output-machine-instructions-with-physical-registers"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#output-machine-instructions-with-physical-registers"}},[e._v("#")]),e._v(" Output: Machine instructions with physical registers.")]),e._v(" "),t("h4",{attrs:{id:"tool-llvm-register-allocator"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#tool-llvm-register-allocator"}},[e._v("#")]),e._v(" Tool: LLVM Register Allocator.")]),e._v(" "),t("h4",{attrs:{id:"transformation-7"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#transformation-7"}},[e._v("#")]),e._v(" Transformation")]),e._v(" "),t("p",[e._v("In this phase, virtual registers (which are unlimited in the IR and DAG forms) are mapped to actual physical registers of the target architecture. The allocator decides which values stay in registers and which are spilled to memory if there aren’t enough registers available.")]),e._v(" "),t("h4",{attrs:{id:"reason-7"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#reason-7"}},[e._v("#")]),e._v(" Reason")]),e._v(" "),t("p",[e._v("Physical registers are a limited resource, so register allocation is critical to ensure the efficient execution of the program on the target hardware.")]),e._v(" "),t("h4",{attrs:{id:"key-source-files-llvm-lib-codegen-regalloc"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-source-files-llvm-lib-codegen-regalloc"}},[e._v("#")]),e._v(" Key Source Files: llvm/lib/CodeGen/RegAlloc*")]),e._v(" "),t("h4",{attrs:{id:"key-functions-classes-7"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-functions-classes-7"}},[e._v("#")]),e._v(" Key Functions/Classes:")]),e._v(" "),t("h5",{attrs:{id:"registerallocator-a-generic-class-for-performing-register-allocation"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#registerallocator-a-generic-class-for-performing-register-allocation"}},[e._v("#")]),e._v(" RegisterAllocator: A generic class for performing register allocation.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": It allocates physical registers to virtual registers used in the MachineDAG. If not enough physical registers are available, it spills some of the values to memory.")]),e._v(" "),t("h5",{attrs:{id:"linearscan-and-greedy-these-are-specific-register-allocation-algorithms-provided-by-llvm"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#linearscan-and-greedy-these-are-specific-register-allocation-algorithms-provided-by-llvm"}},[e._v("#")]),e._v(" LinearScan and Greedy: These are specific register allocation algorithms provided by LLVM.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": Greedy attempts to assign physical registers in a way that minimizes spills, while LinearScan allocates registers in a simpler but potentially less optimal way.")]),e._v(" "),t("h3",{attrs:{id:"_9-from-machineinstruction-to-mcinst"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_9-from-machineinstruction-to-mcinst"}},[e._v("#")]),e._v(" 9. From MachineInstruction to MCinst")]),e._v(" "),t("p",[e._v("JIT: AsmPrinter::EmitInstruction"),t("br"),e._v("\nObj: ObjectStreamer::EmitInstruction"),t("br")]),e._v(" "),t("h4",{attrs:{id:"input-machine-instructions-with-physical-registers"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#input-machine-instructions-with-physical-registers"}},[e._v("#")]),e._v(" Input: Machine Instructions with physical registers.")]),e._v(" "),t("h4",{attrs:{id:"output-assembly-code"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#output-assembly-code"}},[e._v("#")]),e._v(" Output: Assembly code.")]),e._v(" "),t("h4",{attrs:{id:"tool-llvm-asmprinter"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#tool-llvm-asmprinter"}},[e._v("#")]),e._v(" Tool: LLVM AsmPrinter.")]),e._v(" "),t("h4",{attrs:{id:"transformation-8"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#transformation-8"}},[e._v("#")]),e._v(" Transformation")]),e._v(" "),t("p",[e._v("Finally, the machine instructions are converted into assembly code, which is a human-readable form of the machine code. This step may also involve additional final optimizations (e.g., peephole optimizations).")]),e._v(" "),t("h4",{attrs:{id:"reason-8"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#reason-8"}},[e._v("#")]),e._v(" Reason")]),e._v(" "),t("p",[e._v("Assembly is a textual representation of machine code, which can then be assembled into binary instructions by the assembler.")]),e._v(" "),t("h4",{attrs:{id:"key-source-file-llvm-lib-codegen-asmprinter"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-source-file-llvm-lib-codegen-asmprinter"}},[e._v("#")]),e._v(" Key Source File llvm/lib/CodeGen/AsmPrinter/")]),e._v(" "),t("h4",{attrs:{id:"key-functions-classes-8"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#key-functions-classes-8"}},[e._v("#")]),e._v(" Key Functions/Classes")]),e._v(" "),t("h5",{attrs:{id:"asmprinter-this-class-converts-machine-instructions-into-textual-assembly"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#asmprinter-this-class-converts-machine-instructions-into-textual-assembly"}},[e._v("#")]),e._v(" AsmPrinter: This class converts machine instructions into textual assembly.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": It traverses the list of machine instructions and prints the corresponding assembly syntax for the target architecture.")]),e._v(" "),t("h5",{attrs:{id:"emitinstruction-this-method-in-asmprinter-prints-an-individual-machine-instruction"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#emitinstruction-this-method-in-asmprinter-prints-an-individual-machine-instruction"}},[e._v("#")]),e._v(" EmitInstruction: This method in AsmPrinter prints an individual machine instruction.")]),e._v(" "),t("p",[t("strong",[e._v("Function")]),e._v(": It translates machine-specific instructions into their corresponding assembly code.")]),e._v(" "),t("h3",{attrs:{id:"_10-build-llvm"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_10-build-llvm"}},[e._v("#")]),e._v(" 10. Build LLVM")]),e._v(" "),t("p",[e._v("create build&cd build"),t("br"),e._v('\ncmake -S llvm -B . -DCMAKE_BUILD_TYPE=Debug -DLLVM_TARGETS_TO_BUILD="MSP430;RISCV" ../llvm'),t("br"),e._v("\nmake -j 8"),t("br")]),e._v(" "),t("h4",{attrs:{id:"how-to-build-lc3"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#how-to-build-lc3"}},[e._v("#")]),e._v(" How to build LC3")]),e._v(" "),t("p",[e._v('cmake -S llvm -B . -DCMAKE_BUILD_TYPE=Debug  -DLLVM_EXPERIMENTAL_TARGETS_TO_BUILD="LC3" ../llvm'),t("br")])])}),[],!1,null,null,null);t.default=i.exports}}]);