{
  "module_name": "reg.h",
  "hash_id": "df86526115a1ee3244a7573c0b63b2b64655bf708ce5ab8034c08e31d740f4ab",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/most/dim2/reg.h",
  "human_readable_source": " \n \n\n#ifndef DIM2_OS62420_H\n#define\tDIM2_OS62420_H\n\n#include <linux/types.h>\n\nstruct dim2_regs {\n\tu32 MLBC0;        \n\tu32 rsvd0[1];     \n\tu32 MLBPC0;       \n\tu32 MS0;          \n\tu32 rsvd1[1];     \n\tu32 MS1;          \n\tu32 rsvd2[2];     \n\tu32 MSS;          \n\tu32 MSD;          \n\tu32 rsvd3[1];     \n\tu32 MIEN;         \n\tu32 rsvd4[1];     \n\tu32 MLBPC2;       \n\tu32 MLBPC1;       \n\tu32 MLBC1;        \n\tu32 rsvd5[0x10];  \n\tu32 HCTL;         \n\tu32 rsvd6[1];     \n\tu32 HCMR0;        \n\tu32 HCMR1;        \n\tu32 HCER0;        \n\tu32 HCER1;        \n\tu32 HCBR0;        \n\tu32 HCBR1;        \n\tu32 rsvd7[8];     \n\tu32 MDAT0;        \n\tu32 MDAT1;        \n\tu32 MDAT2;        \n\tu32 MDAT3;        \n\tu32 MDWE0;        \n\tu32 MDWE1;        \n\tu32 MDWE2;        \n\tu32 MDWE3;        \n\tu32 MCTL;         \n\tu32 MADR;         \n\tu32 rsvd8[0xb6];  \n\tu32 ACTL;         \n\tu32 rsvd9[3];     \n\tu32 ACSR0;        \n\tu32 ACSR1;        \n\tu32 ACMR0;        \n\tu32 ACMR1;        \n};\n\n#define DIM2_MASK(n)  (~((~(u32)0) << (n)))\n\nenum {\n\tMLBC0_MLBLK_BIT = 7,\n\n\tMLBC0_MLBPEN_BIT = 5,\n\n\tMLBC0_MLBCLK_SHIFT = 2,\n\tMLBC0_MLBCLK_VAL_256FS = 0,\n\tMLBC0_MLBCLK_VAL_512FS = 1,\n\tMLBC0_MLBCLK_VAL_1024FS = 2,\n\tMLBC0_MLBCLK_VAL_2048FS = 3,\n\n\tMLBC0_FCNT_SHIFT = 15,\n\tMLBC0_FCNT_MASK = 7,\n\tMLBC0_FCNT_MAX_VAL = 6,\n\n\tMLBC0_MLBEN_BIT = 0,\n\n\tMIEN_CTX_BREAK_BIT = 29,\n\tMIEN_CTX_PE_BIT = 28,\n\tMIEN_CTX_DONE_BIT = 27,\n\n\tMIEN_CRX_BREAK_BIT = 26,\n\tMIEN_CRX_PE_BIT = 25,\n\tMIEN_CRX_DONE_BIT = 24,\n\n\tMIEN_ATX_BREAK_BIT = 22,\n\tMIEN_ATX_PE_BIT = 21,\n\tMIEN_ATX_DONE_BIT = 20,\n\n\tMIEN_ARX_BREAK_BIT = 19,\n\tMIEN_ARX_PE_BIT = 18,\n\tMIEN_ARX_DONE_BIT = 17,\n\n\tMIEN_SYNC_PE_BIT = 16,\n\n\tMIEN_ISOC_BUFO_BIT = 1,\n\tMIEN_ISOC_PE_BIT = 0,\n\n\tMLBC1_NDA_SHIFT = 8,\n\tMLBC1_NDA_MASK = 0xFF,\n\n\tMLBC1_CLKMERR_BIT = 7,\n\tMLBC1_LOCKERR_BIT = 6,\n\n\tACTL_DMA_MODE_BIT = 2,\n\tACTL_DMA_MODE_VAL_DMA_MODE_0 = 0,\n\tACTL_DMA_MODE_VAL_DMA_MODE_1 = 1,\n\tACTL_SCE_BIT = 0,\n\n\tHCTL_EN_BIT = 15\n};\n\nenum {\n\tCDT0_RPC_SHIFT = 16 + 11,\n\tCDT0_RPC_MASK = DIM2_MASK(5),\n\n\tCDT1_BS_ISOC_SHIFT = 0,\n\tCDT1_BS_ISOC_MASK = DIM2_MASK(9),\n\n\tCDT3_BD_SHIFT = 0,\n\tCDT3_BD_MASK = DIM2_MASK(12),\n\tCDT3_BD_ISOC_MASK = DIM2_MASK(13),\n\tCDT3_BA_SHIFT = 16,\n\n\tADT0_CE_BIT = 15,\n\tADT0_LE_BIT = 14,\n\tADT0_PG_BIT = 13,\n\n\tADT1_RDY_BIT = 15,\n\tADT1_DNE_BIT = 14,\n\tADT1_ERR_BIT = 13,\n\tADT1_PS_BIT = 12,\n\tADT1_MEP_BIT = 11,\n\tADT1_BD_SHIFT = 0,\n\tADT1_CTRL_ASYNC_BD_MASK = DIM2_MASK(11),\n\tADT1_ISOC_SYNC_BD_MASK = DIM2_MASK(13),\n\n\tCAT_FCE_BIT = 14,\n\tCAT_MFE_BIT = 14,\n\n\tCAT_MT_BIT = 13,\n\n\tCAT_RNW_BIT = 12,\n\n\tCAT_CE_BIT = 11,\n\n\tCAT_CT_SHIFT = 8,\n\tCAT_CT_VAL_SYNC = 0,\n\tCAT_CT_VAL_CONTROL = 1,\n\tCAT_CT_VAL_ASYNC = 2,\n\tCAT_CT_VAL_ISOC = 3,\n\n\tCAT_CL_SHIFT = 0,\n\tCAT_CL_MASK = DIM2_MASK(6)\n};\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}