// Seed: 2445195222
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    output wire id_6
);
  wire id_8;
  assign id_0 = 1;
  wire id_9;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output tri0 id_2,
    input wand id_3,
    output wire id_4,
    output uwire id_5,
    output tri1 id_6,
    output tri id_7,
    input tri0 id_8,
    output wor id_9,
    output tri0 id_10,
    output wand id_11,
    output supply0 id_12,
    output wor id_13,
    input tri1 id_14,
    input uwire id_15,
    input wor id_16,
    input tri0 id_17,
    input supply0 id_18,
    input wire id_19,
    input tri0 id_20,
    input wor id_21
);
  always @(negedge id_1) id_12 = 1;
  module_0(
      id_2, id_10, id_1, id_19, id_9, id_19, id_4
  );
endmodule
