================================================================================
Elaborated Name: 'CLKBUF_X1'
    (RTL Design Unit name: 'CLKBUF_X1', aaa.tlib:2)
     Parameters (Total: 0)
     Instances (Total: 226): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U50, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U24, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U12, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U11, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U39  ... more

================================================================================

Elaborated Name: 'AND2_X1'
    (RTL Design Unit name: 'AND2_X1', aaa.tlib:12)
     Parameters (Total: 0)
     Instances (Total: 1047): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U44, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U37, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U36, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U35, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U34  ... more

================================================================================

Elaborated Name: 'OR2_X1'
    (RTL Design Unit name: 'OR2_X1', aaa.tlib:25)
     Parameters (Total: 0)
     Instances (Total: 1151): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U12, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U78, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U9, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U52, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U41  ... more

================================================================================

Elaborated Name: 'INV_X1'
    (RTL Design Unit name: 'INV_X1', aaa.tlib:38)
     Parameters (Total: 0)
     Instances (Total: 5242): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U53, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U52, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U47, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U16, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U53  ... more

================================================================================

Elaborated Name: 'NOR2_X1'
    (RTL Design Unit name: 'NOR2_X1', aaa.tlib:48)
     Parameters (Total: 0)
     Instances (Total: 4461): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U62, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U46, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U32, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U23, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U6  ... more

================================================================================

Elaborated Name: 'AOI21_X1'
    (RTL Design Unit name: 'AOI21_X1', aaa.tlib:61)
     Parameters (Total: 0)
     Instances (Total: 1483): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U326, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U293, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U49, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U39, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U35  ... more

================================================================================

Elaborated Name: 'AND3_X1'
    (RTL Design Unit name: 'AND3_X1', aaa.tlib:77)
     Parameters (Total: 0)
     Instances (Total: 110): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U283, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U273, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U262, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U15, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U55  ... more

================================================================================

Elaborated Name: 'SDFFR_X1'
    (RTL Design Unit name: 'SDFFR_X1', aaa.tlib:120)
     Parameters (Total: 0)
     Instances (Total: 2579): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_6_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_5_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_4_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_2_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwlp_dec_cnt_id_o_reg_0_  ... more

================================================================================

Elaborated Name: 'SDFFR_X1_5_X1_udp'
    (RTL Design Unit name: 'SDFFR_X1_5_X1_udp', aaa.tlib:91)
     Parameters (Total: 0)
     Instances (Total: 2579): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_6_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_5_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_4_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_2_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwlp_dec_cnt_id_o_reg_0_._5_one  ... more

================================================================================

Elaborated Name: 'SDFFR_X1_6_X1_udp'
    (RTL Design Unit name: 'SDFFR_X1_6_X1_udp', aaa.tlib:109)
     Parameters (Total: 0)
     Instances (Total: 2579): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_6_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_5_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_4_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_2_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwlp_dec_cnt_id_o_reg_0_._6_one  ... more

================================================================================

Elaborated Name: 'cluster_clock_gating'
    (RTL Design Unit name: 'cluster_clock_gating', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:54920)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.core_clock_gate_i 

================================================================================

Elaborated Name: 'CLKGATETST_X1'
    (RTL Design Unit name: 'CLKGATETST_X1', aaa.tlib:149)
     Parameters (Total: 0)
     Instances (Total: 98): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_rdata_last_q_reg_15_.latch, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_rdata_last_q_reg_31_.latch, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_addr_q_reg_15_.latch, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_addr_q_reg_2_.latch, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_L0_buffer_reg_0__0_.latch  ... more

================================================================================

Elaborated Name: 'riscv_if_stage_2_128_0_1a110800'
    (RTL Design Unit name: 'riscv_if_stage_2_128_0_1a110800', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:54165)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i 

================================================================================

Elaborated Name: 'AOI22_X1'
    (RTL Design Unit name: 'AOI22_X1', aaa.tlib:162)
     Parameters (Total: 0)
     Instances (Total: 3412): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U94, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U77, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U70, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U65, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U19  ... more

================================================================================

Elaborated Name: 'NAND2_X1'
    (RTL Design Unit name: 'NAND2_X1', aaa.tlib:181)
     Parameters (Total: 0)
     Instances (Total: 6987): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U44, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U43, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U42, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U38, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U36  ... more

================================================================================

Elaborated Name: 'BUF_X2'
    (RTL Design Unit name: 'BUF_X2', aaa.tlib:194)
     Parameters (Total: 0)
     Instances (Total: 120): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U95, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U72, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U69, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U64, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U61  ... more

================================================================================

Elaborated Name: 'AND4_X1'
    (RTL Design Unit name: 'AND4_X1', aaa.tlib:204)
     Parameters (Total: 0)
     Instances (Total: 137): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U297, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U295, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U274, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U239, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U184  ... more

================================================================================

Elaborated Name: 'NAND3_X1'
    (RTL Design Unit name: 'NAND3_X1', aaa.tlib:221)
     Parameters (Total: 0)
     Instances (Total: 592): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U92, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U91, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U41, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U37, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U34  ... more

================================================================================

Elaborated Name: 'NOR3_X1'
    (RTL Design Unit name: 'NOR3_X1', aaa.tlib:236)
     Parameters (Total: 0)
     Instances (Total: 219): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.U26, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1000, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U609, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U512, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U243  ... more

================================================================================

Elaborated Name: 'OR2_X2'
    (RTL Design Unit name: 'OR2_X2', aaa.tlib:251)
     Parameters (Total: 0)
     Instances (Total: 19): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U299, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U83, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U57, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U15, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U49  ... more

================================================================================

Elaborated Name: 'NAND4_X1'
    (RTL Design Unit name: 'NAND4_X1', aaa.tlib:264)
     Parameters (Total: 0)
     Instances (Total: 948): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U243, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U236, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U227, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U156, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U146  ... more

================================================================================

Elaborated Name: 'XOR2_X1'
    (RTL Design Unit name: 'XOR2_X1', aaa.tlib:281)
     Parameters (Total: 0)
     Instances (Total: 269): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U332, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U298, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U276, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U248, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U240  ... more

================================================================================

Elaborated Name: 'OAI211_X1'
    (RTL Design Unit name: 'OAI211_X1', aaa.tlib:294)
     Parameters (Total: 0)
     Instances (Total: 717): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U170, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U166, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U162, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U147, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U101  ... more

================================================================================

Elaborated Name: 'XNOR2_X1'
    (RTL Design Unit name: 'XNOR2_X1', aaa.tlib:312)
     Parameters (Total: 0)
     Instances (Total: 1739): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U285, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U265, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U253, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U233, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U224  ... more

================================================================================

Elaborated Name: 'OAI21_X1'
    (RTL Design Unit name: 'OAI21_X1', aaa.tlib:325)
     Parameters (Total: 0)
     Instances (Total: 2668): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U32, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U137, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U135, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U131, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U130  ... more

================================================================================

Elaborated Name: 'AND2_X2'
    (RTL Design Unit name: 'AND2_X2', aaa.tlib:341)
     Parameters (Total: 0)
     Instances (Total: 20): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U1773, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U219, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U10, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U29, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U112  ... more

================================================================================

Elaborated Name: 'BUF_X1'
    (RTL Design Unit name: 'BUF_X1', aaa.tlib:139)
     Parameters (Total: 0)
     Instances (Total: 205): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U57, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U84, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U4, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U10, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U317  ... more

================================================================================

Elaborated Name: 'HA_X1'
    (RTL Design Unit name: 'HA_X1', aaa.tlib:354)
     Parameters (Total: 0)
     Instances (Total: 133): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U457, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U449, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U440, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U431, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U424  ... more

================================================================================

Elaborated Name: 'SDFFS_X1'
    (RTL Design Unit name: 'SDFFS_X1', aaa.tlib:399)
     Parameters (Total: 0)
     Instances (Total: 15): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.AReg_DP_reg_12_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.regfile_we_lsu_reg, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operand_b_ex_o_reg_9_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operator_ex_o_reg_0_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_1_  ... more

================================================================================

Elaborated Name: 'SDFFS_X1_5_X1_udp'
    (RTL Design Unit name: 'SDFFS_X1_5_X1_udp', aaa.tlib:370)
     Parameters (Total: 0)
     Instances (Total: 15): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.AReg_DP_reg_12_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.regfile_we_lsu_reg._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operand_b_ex_o_reg_9_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operator_ex_o_reg_0_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_1_._5_one  ... more

================================================================================

Elaborated Name: 'SDFFS_X1_6_X1_udp'
    (RTL Design Unit name: 'SDFFS_X1_6_X1_udp', aaa.tlib:388)
     Parameters (Total: 0)
     Instances (Total: 15): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.AReg_DP_reg_12_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.regfile_we_lsu_reg._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operand_b_ex_o_reg_9_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operator_ex_o_reg_0_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_1_._6_one  ... more

================================================================================

Elaborated Name: 'SDFFR_X2'
    (RTL Design Unit name: 'SDFFR_X2', aaa.tlib:446)
     Parameters (Total: 0)
     Instances (Total: 433): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_5_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_4_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_3_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_2_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_29_  ... more

================================================================================

Elaborated Name: 'SDFFR_X2_5_X1_udp'
    (RTL Design Unit name: 'SDFFR_X2_5_X1_udp', aaa.tlib:417)
     Parameters (Total: 0)
     Instances (Total: 433): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_5_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_4_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_3_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_2_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_29_._5_one  ... more

================================================================================

Elaborated Name: 'SDFFR_X2_6_X1_udp'
    (RTL Design Unit name: 'SDFFR_X2_6_X1_udp', aaa.tlib:435)
     Parameters (Total: 0)
     Instances (Total: 433): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_5_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_4_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_3_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_2_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_29_._6_one  ... more

================================================================================

Elaborated Name: 'CLKBUF_X3'
    (RTL Design Unit name: 'CLKBUF_X3', aaa.tlib:465)
     Parameters (Total: 0)
     Instances (Total: 13): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U98, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U44, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U6, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U28, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U26  ... more

================================================================================

Elaborated Name: 'riscv_prefetch_L0_buffer'
    (RTL Design Unit name: 'riscv_prefetch_L0_buffer', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:28069)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i 

================================================================================

Elaborated Name: 'INV_X2'
    (RTL Design Unit name: 'INV_X2', aaa.tlib:504)
     Parameters (Total: 0)
     Instances (Total: 172): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U144, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U51, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U83, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U67, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U34  ... more

================================================================================

Elaborated Name: 'NOR2_X2'
    (RTL Design Unit name: 'NOR2_X2', aaa.tlib:491)
     Parameters (Total: 0)
     Instances (Total: 45): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U77, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U70, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U68, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U49, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U24  ... more

================================================================================

Elaborated Name: 'MUX2_X1'
    (RTL Design Unit name: 'MUX2_X1', aaa.tlib:672)
     Parameters (Total: 0)
     Instances (Total: 1076): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U317, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U313, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U127, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U86, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U81  ... more

================================================================================

Elaborated Name: 'OAI21_X2'
    (RTL Design Unit name: 'OAI21_X2', aaa.tlib:475)
     Parameters (Total: 0)
     Instances (Total: 10): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.U369, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.U305, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.U596, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U238, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U18  ... more

================================================================================

Elaborated Name: 'OR3_X1'
    (RTL Design Unit name: 'OR3_X1', aaa.tlib:732)
     Parameters (Total: 0)
     Instances (Total: 37): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U408, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U396, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U394, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U2112, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i.U88  ... more

================================================================================

Elaborated Name: 'OAI22_X1'
    (RTL Design Unit name: 'OAI22_X1', aaa.tlib:545)
     Parameters (Total: 0)
     Instances (Total: 1496): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1055, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1001, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U215, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U205, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U511  ... more

================================================================================

Elaborated Name: 'NOR4_X1'
    (RTL Design Unit name: 'NOR4_X1', aaa.tlib:564)
     Parameters (Total: 0)
     Instances (Total: 51): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1008, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1001, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i.U171, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i.U86, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U493  ... more

================================================================================

Elaborated Name: 'AOI211_X1'
    (RTL Design Unit name: 'AOI211_X1', aaa.tlib:714)
     Parameters (Total: 0)
     Instances (Total: 145): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U524, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U513, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U506, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U500, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U248  ... more

================================================================================

Elaborated Name: 'riscv_L0_buffer_RDATA_IN_WIDTH128'
    (RTL Design Unit name: 'riscv_L0_buffer_RDATA_IN_WIDTH128', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:11602)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i 

================================================================================

Elaborated Name: 'NAND2_X2'
    (RTL Design Unit name: 'NAND2_X2', aaa.tlib:757)
     Parameters (Total: 0)
     Instances (Total: 26): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.U15, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.U7, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i.U22, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U660, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U103  ... more

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:462)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_L0_buffer_reg_0__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:450)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_addr_q_reg_2_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:438)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_addr_q_reg_15_ 

================================================================================

Elaborated Name: 'INV_X4'
    (RTL Design Unit name: 'INV_X4', aaa.tlib:804)
     Parameters (Total: 0)
     Instances (Total: 5): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U61, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.U48, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.U6, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U16, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U5 

================================================================================

Elaborated Name: 'BUF_X8'
    (RTL Design Unit name: 'BUF_X8', aaa.tlib:993)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U16 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:11591)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_rdata_last_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:11580)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_rdata_last_q_reg_15_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:11569)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_is_hwlp_q_reg 

================================================================================

Elaborated Name: 'AOI21_X2'
    (RTL Design Unit name: 'AOI21_X2', aaa.tlib:788)
     Parameters (Total: 0)
     Instances (Total: 9): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U18, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U62, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U183, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U682, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U633  ... more

================================================================================

Elaborated Name: 'BUF_X4'
    (RTL Design Unit name: 'BUF_X4', aaa.tlib:849)
     Parameters (Total: 0)
     Instances (Total: 3): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U364, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U183, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U128 

================================================================================

Elaborated Name: 'OAI221_X1'
    (RTL Design Unit name: 'OAI221_X1', aaa.tlib:630)
     Parameters (Total: 0)
     Instances (Total: 15): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1116, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1112, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1107, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1007, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U992  ... more

================================================================================

Elaborated Name: 'OAI33_X1'
    (RTL Design Unit name: 'OAI33_X1', aaa.tlib:891)
     Parameters (Total: 0)
     Instances (Total: 3): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1094, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1073, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1051 

================================================================================

Elaborated Name: 'AOI221_X1'
    (RTL Design Unit name: 'AOI221_X1', aaa.tlib:651)
     Parameters (Total: 0)
     Instances (Total: 13): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i.U123, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i.U49, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1149, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1148, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1135  ... more

================================================================================

Elaborated Name: 'riscv_hwloop_controller_N_REGS2'
    (RTL Design Unit name: 'riscv_hwloop_controller_N_REGS2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:27739)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i 

================================================================================

Elaborated Name: 'riscv_compressed_decoder_FPU0'
    (RTL Design Unit name: 'riscv_compressed_decoder_FPU0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:27469)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:27457)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.clk_gate_instr_rdata_id_o_reg_17_ 

================================================================================

Elaborated Name: 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHAR_sm_155'
    (RTL Design Unit name: 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:50106)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i 

================================================================================

Elaborated Name: 'AND2_X4'
    (RTL Design Unit name: 'AND2_X4', aaa.tlib:514)
     Parameters (Total: 0)
     Instances (Total: 4): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.U4, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U311, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U1011, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U134 

================================================================================

Elaborated Name: 'OAI211_X2'
    (RTL Design Unit name: 'OAI211_X2', aaa.tlib:527)
     Parameters (Total: 0)
     Instances (Total: 3): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U71, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U217, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U216 

================================================================================

Elaborated Name: 'FA_X1'
    (RTL Design Unit name: 'FA_X1', aaa.tlib:581)
     Parameters (Total: 0)
     Instances (Total: 942): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1112, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1109, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1106, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1095, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1092  ... more

================================================================================

Elaborated Name: 'AOI222_X1'
    (RTL Design Unit name: 'AOI222_X1', aaa.tlib:606)
     Parameters (Total: 0)
     Instances (Total: 14): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1212, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1210, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1200, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1198, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1184  ... more

================================================================================

Elaborated Name: 'OAI222_X1'
    (RTL Design Unit name: 'OAI222_X1', aaa.tlib:690)
     Parameters (Total: 0)
     Instances (Total: 5): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.U1114, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U277, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i.U289, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1438, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1370 

================================================================================

Elaborated Name: 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0'
    (RTL Design Unit name: 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:27427)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i 

================================================================================

Elaborated Name: 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0'
    (RTL Design Unit name: 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:1778)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i 

================================================================================

Elaborated Name: 'CLKBUF_X2'
    (RTL Design Unit name: 'CLKBUF_X2', aaa.tlib:747)
     Parameters (Total: 0)
     Instances (Total: 48): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U141, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U159, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U149, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U151, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U150  ... more

================================================================================

Elaborated Name: 'OR4_X1'
    (RTL Design Unit name: 'OR4_X1', aaa.tlib:832)
     Parameters (Total: 0)
     Instances (Total: 75): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U533, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U512, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U491, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U468, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U444  ... more

================================================================================

Elaborated Name: 'OR4_X2'
    (RTL Design Unit name: 'OR4_X2', aaa.tlib:1003)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U1696 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:426)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_9__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:413)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_8__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:400)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_7__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:387)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_6__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:374)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_5__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:361)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_4__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:348)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_3__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:335)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_31__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:322)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_30__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:309)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_2__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10_sm_154'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:296)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_29__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11_sm_153'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:283)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_28__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12_sm_152'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:270)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_27__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13_sm_151'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:257)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_26__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14_sm_150'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:244)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_25__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15_sm_149'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:231)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_24__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16_sm_148'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:218)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_23__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17_sm_147'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:205)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_22__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18_sm_146'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:192)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_21__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19_sm_145'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:179)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_20__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20_sm_144'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:166)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_1__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21_sm_143'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:153)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_19__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22_sm_142'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:140)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_18__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23_sm_141'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:127)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_17__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24_sm_140'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:114)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_16__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25_sm_139'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:101)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_15__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26_sm_138'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:88)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_14__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27_sm_137'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:75)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_13__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28_sm_136'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:62)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_12__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29_sm_135'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:49)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_11__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30_sm_134'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:36)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_10__0_ 

================================================================================

Elaborated Name: 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_I_sm_133'
    (RTL Design Unit name: 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:26589)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i 

================================================================================

Elaborated Name: 'AOI211_X2'
    (RTL Design Unit name: 'AOI211_X2', aaa.tlib:814)
     Parameters (Total: 0)
     Instances (Total: 2): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.U49, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U23 

================================================================================

Elaborated Name: 'OAI22_X2'
    (RTL Design Unit name: 'OAI22_X2', aaa.tlib:914)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U87 

================================================================================

Elaborated Name: 'riscv_controller_FPU0'
    (RTL Design Unit name: 'riscv_controller_FPU0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:26063)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i 

================================================================================

Elaborated Name: 'OR3_X2'
    (RTL Design Unit name: 'OR3_X2', aaa.tlib:933)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i.U5 

================================================================================

Elaborated Name: 'NAND4_X4'
    (RTL Design Unit name: 'NAND4_X4', aaa.tlib:948)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i.U19 

================================================================================

Elaborated Name: 'riscv_int_controller_PULP_SECURE1'
    (RTL Design Unit name: 'riscv_int_controller_PULP_SECURE1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:26010)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.int_controller_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:1766)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.int_controller_i.clk_gate_irq_id_q_reg_0_ 

================================================================================

Elaborated Name: 'riscv_hwloop_regs_N_REGS2'
    (RTL Design Unit name: 'riscv_hwloop_regs_N_REGS2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25162)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:1754)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_start_q_reg_1__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:1742)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_start_q_reg_0__2_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:1730)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_end_q_reg_1__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:1718)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_end_q_reg_0__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:1706)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_counter_q_reg_1__9_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_132'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25150)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_dot_op_a_ex_o_reg_8_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_131'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25137)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_operand_b_ex_o_reg_15_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_130'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25124)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operand_c_ex_o_reg_14_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_129'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25111)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_pc_ex_o_reg_0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_128'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25098)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_operand_c_ex_o_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_127'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25085)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operand_b_ex_o_reg_26_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_126'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25072)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operand_a_ex_o_reg_8_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_125'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25059)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_data_load_event_ex_o_reg 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_124'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25046)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operator_ex_o_reg_1_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_123'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25033)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_regfile_waddr_ex_o_reg_4_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_122'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25020)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_regfile_alu_waddr_ex_o_reg_4_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_121'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25007)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_data_sign_ext_ex_o_reg_0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_120'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:24994)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_operator_ex_o_reg_2_ 

================================================================================

Elaborated Name: 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_sm_119'
    (RTL Design Unit name: 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:49767)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i 

================================================================================

Elaborated Name: 'riscv_alu_SHARED_INT_DIV0_FPU0'
    (RTL Design Unit name: 'riscv_alu_SHARED_INT_DIV0_FPU0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:19691)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i 

================================================================================

Elaborated Name: 'AND3_X2'
    (RTL Design Unit name: 'AND3_X2', aaa.tlib:876)
     Parameters (Total: 0)
     Instances (Total: 4): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U38, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U57, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U2348, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U22 

================================================================================

Elaborated Name: 'MUX2_X2'
    (RTL Design Unit name: 'MUX2_X2', aaa.tlib:770)
     Parameters (Total: 0)
     Instances (Total: 19): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.U12, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U251, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U4153, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U1762, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U476  ... more

================================================================================

Elaborated Name: 'alu_popcnt'
    (RTL Design Unit name: 'alu_popcnt', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:1664)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.alu_popcnt_i 

================================================================================

Elaborated Name: 'alu_ff'
    (RTL Design Unit name: 'alu_ff', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:1561)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.alu_ff_i 

================================================================================

Elaborated Name: 'AND4_X2'
    (RTL Design Unit name: 'AND4_X2', aaa.tlib:859)
     Parameters (Total: 0)
     Instances (Total: 4): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U340, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U1984, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U1102, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.alu_ff_i.U31 

================================================================================

Elaborated Name: 'riscv_alu_div'
    (RTL Design Unit name: 'riscv_alu_div', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:474)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:24)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.clk_gate_ResReg_DP_reg_0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:13)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.clk_gate_ResInv_SP_reg 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:2)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.clk_gate_State_SP_reg_1_ 

================================================================================

Elaborated Name: 'NAND3_X2'
    (RTL Design Unit name: 'NAND3_X2', aaa.tlib:965)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U435 

================================================================================

Elaborated Name: 'riscv_mult_SHARED_DSP_MULT0'
    (RTL Design Unit name: 'riscv_mult_SHARED_DSP_MULT0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:13042)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i 

================================================================================

Elaborated Name: 'XNOR2_X2'
    (RTL Design Unit name: 'XNOR2_X2', aaa.tlib:980)
     Parameters (Total: 0)
     Instances (Total: 27): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U191, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U190, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U189, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U188, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U187  ... more

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_sm_118'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:13030)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.clk_gate_regfile_waddr_lsu_reg_0_ 

================================================================================

Elaborated Name: 'riscv_load_store_unit'
    (RTL Design Unit name: 'riscv_load_store_unit', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:48646)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:13018)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.clk_gate_rdata_q_reg_0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:13007)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.clk_gate_data_sign_ext_q_reg_0_ 

================================================================================

Elaborated Name: 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'
    (RTL Design Unit name: 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:44115)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_117'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12995)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__9__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_116'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12982)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__8__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_115'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12969)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__7__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_114'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12956)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__6__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_113'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12943)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__5__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_112'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12930)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__4__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_111'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12917)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__3__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_110'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12904)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__2__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_109'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12891)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__1__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_108'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12878)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__15__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_107'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12865)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__14__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_106'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12852)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__13__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_105'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12839)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__12__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_104'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12826)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__11__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_103'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12813)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__10__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_102'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12800)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__0__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_101'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12787)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dscratch0_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_100'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12774)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dscratch1_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_99'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12761)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mscratch_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_98'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12748)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mepc_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_97'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12735)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_depc_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_96'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12722)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_uepc_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_95'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12709)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__3__7_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_94'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12696)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__12__4_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_93'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12683)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__10__4_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_92'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12670)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mtvec_q_reg_23_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_91'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12657)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_utvec_q_reg_22_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_90'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12644)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__4__2_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_89'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12631)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dcsr_q_reg_zero2__27_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_88'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12618)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_ucause_q_reg_5_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_87'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12605)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mcause_q_reg_5_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_86'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12592)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dcsr_q_reg_prv__1_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_85'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12579)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_PCCR_q_reg_0__9_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_84'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12566)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mstatus_q_reg_mprv_ 

================================================================================

Elaborated Name: 'riscv_pmp_N_PMP_ENTRIES16'
    (RTL Design Unit name: 'riscv_pmp_N_PMP_ENTRIES16', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:29578)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:54929)
     Parameters (Total: 0)
================================================================================
