image_ram.v,verilog,xil_defaultlib,../../../../project_FinalPRe.srcs/sources_1/ip/image_ram/sim/image_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
